TimeQuest Timing Analyzer report for DE0Nano_NIOSII
Fri Dec 07 18:41:53 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'
 61. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0Nano_NIOSII                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.3%      ;
;     Processor 3            ;  11.0%      ;
;     Processor 4            ;   7.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                                             ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; DE0Nano_NIOSII.sdc                                                                                                                                        ; OK     ; Fri Dec 07 18:41:48 2018 ;
; d:/tareas/arquitectura/proyectos/proyecto3/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Fri Dec 07 18:41:48 2018 ;
; d:/tareas/arquitectura/proyectos/proyecto3/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.sdc                  ; OK     ; Fri Dec 07 18:41:48 2018 ;
; d:/tareas/arquitectura/proyectos/proyecto3/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.sdc                           ; OK     ; Fri Dec 07 18:41:48 2018 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+
; Clock Name                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                       ; Targets                        ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+
; altera_reserved_tck        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                              ; { altera_reserved_tck }        ;
; CLOCK_50                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                              ; { CLOCK_50 }                   ;
; u0|sys_pll|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|sys_pll|sd1|pll7|inclk[0] ; { u0|sys_pll|sd1|pll7|clk[0] } ;
; u0|sys_pll|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|sys_pll|sd1|pll7|inclk[0] ; { u0|sys_pll|sd1|pll7|clk[1] } ;
+----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------+--------------------------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 121.65 MHz ; 121.65 MHz      ; u0|sys_pll|sd1|pll7|clk[0] ;      ;
; 123.3 MHz  ; 123.3 MHz       ; altera_reserved_tck        ;      ;
; 134.37 MHz ; 134.37 MHz      ; CLOCK_50                   ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 1.780  ; 0.000         ;
; CLOCK_50                   ; 6.279  ; 0.000         ;
; altera_reserved_tck        ; 45.945 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 0.310 ; 0.000         ;
; CLOCK_50                   ; 0.318 ; 0.000         ;
; altera_reserved_tck        ; 0.358 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 6.673  ; 0.000         ;
; CLOCK_50                   ; 16.737 ; 0.000         ;
; altera_reserved_tck        ; 48.468 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary              ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 1.070 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 1.908 ; 0.000         ;
; CLOCK_50                   ; 2.025 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.737  ; 0.000         ;
; CLOCK_50                   ; 9.490  ; 0.000         ;
; altera_reserved_tck        ; 49.541 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                      ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.780 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[21] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.164      ;
; 1.780 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[20] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.164      ;
; 1.780 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[27] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.164      ;
; 1.780 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.164      ;
; 1.780 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.164      ;
; 1.780 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.164      ;
; 1.780 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.164      ;
; 1.796 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.133      ;
; 1.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[26] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.133      ;
; 1.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[25] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.133      ;
; 1.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[24] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.133      ;
; 1.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[23] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.133      ;
; 1.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.133      ;
; 1.806 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[19] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.133      ;
; 1.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[21] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.137      ;
; 1.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[20] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.137      ;
; 1.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[27] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.137      ;
; 1.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.137      ;
; 1.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.137      ;
; 1.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.137      ;
; 1.807 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.137      ;
; 1.821 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.118      ;
; 1.821 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.118      ;
; 1.821 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.118      ;
; 1.821 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.118      ;
; 1.821 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.118      ;
; 1.821 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.118      ;
; 1.821 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.118      ;
; 1.821 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.118      ;
; 1.823 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.106      ;
; 1.827 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.115      ;
; 1.827 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[31] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.115      ;
; 1.830 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[26] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.109      ;
; 1.830 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[25] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.109      ;
; 1.830 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[24] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.109      ;
; 1.830 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[23] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.109      ;
; 1.830 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[22] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.109      ;
; 1.830 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[19] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.109      ;
; 1.830 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[30] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.109      ;
; 1.833 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[26] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.106      ;
; 1.833 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[25] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.106      ;
; 1.833 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[24] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.106      ;
; 1.833 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[23] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.106      ;
; 1.833 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.106      ;
; 1.833 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[19] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.106      ;
; 1.848 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.091      ;
; 1.848 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.091      ;
; 1.848 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.091      ;
; 1.848 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.091      ;
; 1.848 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.091      ;
; 1.848 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.091      ;
; 1.848 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.091      ;
; 1.848 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.091      ;
; 1.854 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.088      ;
; 1.854 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[31] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.088      ;
; 1.857 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[26] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.082      ;
; 1.857 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[25] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.082      ;
; 1.857 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[24] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.082      ;
; 1.857 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[23] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.082      ;
; 1.857 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[22] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.082      ;
; 1.857 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[19] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.082      ;
; 1.857 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[30] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.082      ;
; 1.876 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.068      ;
; 1.876 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.068      ;
; 1.876 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.068      ;
; 1.876 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.068      ;
; 1.876 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.068      ;
; 1.876 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.068      ;
; 1.876 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.068      ;
; 1.897 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.042      ;
; 1.897 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.042      ;
; 1.897 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.042      ;
; 1.897 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.042      ;
; 1.897 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.042      ;
; 1.897 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.042      ;
; 1.897 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.042      ;
; 1.897 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.042      ;
; 1.903 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.041      ;
; 1.903 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.041      ;
; 1.903 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.041      ;
; 1.903 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.041      ;
; 1.903 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.041      ;
; 1.903 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.041      ;
; 1.903 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.041      ;
; 1.910 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.022      ;
; 1.915 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.017      ;
; 1.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[7]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.015      ;
; 1.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.015      ;
; 1.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[5]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.015      ;
; 1.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.015      ;
; 1.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[3]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.015      ;
; 1.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.015      ;
; 1.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.015      ;
; 1.924 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[8]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.015      ;
; 1.927 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.005      ;
; 1.929 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.003      ;
; 1.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[41] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.931      ;
; 1.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[28] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.931      ;
; 1.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[29] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.931      ;
; 1.998 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[32] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.931      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                               ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.279 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.896      ;
; 6.316 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.859      ;
; 6.402 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.773      ;
; 6.424 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.752      ;
; 6.424 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.752      ;
; 6.424 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.752      ;
; 6.424 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.752      ;
; 6.424 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.752      ;
; 6.424 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.752      ;
; 6.424 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.752      ;
; 6.461 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.715      ;
; 6.461 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.715      ;
; 6.461 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.715      ;
; 6.461 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.715      ;
; 6.461 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.715      ;
; 6.461 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.715      ;
; 6.461 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.715      ;
; 6.467 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.708      ;
; 6.489 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.686      ;
; 6.512 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.663      ;
; 6.545 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.630      ;
; 6.547 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.629      ;
; 6.547 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.629      ;
; 6.547 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.629      ;
; 6.547 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.629      ;
; 6.547 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.629      ;
; 6.547 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.629      ;
; 6.547 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.629      ;
; 6.584 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.591      ;
; 6.612 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.564      ;
; 6.612 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.564      ;
; 6.612 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.564      ;
; 6.612 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.564      ;
; 6.612 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.564      ;
; 6.612 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.564      ;
; 6.612 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.564      ;
; 6.634 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.542      ;
; 6.634 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.542      ;
; 6.634 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.542      ;
; 6.634 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.542      ;
; 6.634 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.542      ;
; 6.634 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.542      ;
; 6.634 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.542      ;
; 6.647 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.529      ;
; 6.647 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.529      ;
; 6.647 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.529      ;
; 6.647 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.529      ;
; 6.647 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.529      ;
; 6.647 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.529      ;
; 6.647 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.529      ;
; 6.655 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.520      ;
; 6.672 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.503      ;
; 6.689 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.486      ;
; 6.690 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.486      ;
; 6.690 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.486      ;
; 6.690 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.486      ;
; 6.690 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.486      ;
; 6.690 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.486      ;
; 6.690 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.486      ;
; 6.690 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.486      ;
; 6.719 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.456      ;
; 6.719 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.457      ;
; 6.719 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.457      ;
; 6.719 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.457      ;
; 6.719 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.457      ;
; 6.719 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.457      ;
; 6.719 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.457      ;
; 6.719 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.457      ;
; 6.738 ; Ultrasonido:u7|contador1[11] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.437      ;
; 6.764 ; Ultrasonido:u7|contador1[7]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.411      ;
; 6.766 ; Ultrasonido:u7|contador2[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.410      ;
; 6.800 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.376      ;
; 6.800 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.376      ;
; 6.800 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.376      ;
; 6.800 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.376      ;
; 6.800 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.376      ;
; 6.800 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.376      ;
; 6.800 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.376      ;
; 6.807 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.369      ;
; 6.807 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.369      ;
; 6.807 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.369      ;
; 6.807 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.369      ;
; 6.807 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.369      ;
; 6.807 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.369      ;
; 6.807 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.369      ;
; 6.823 ; Ultrasonido:u7|contador1[12] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 3.352      ;
; 6.834 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.342      ;
; 6.834 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.342      ;
; 6.834 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.342      ;
; 6.834 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.342      ;
; 6.834 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.342      ;
; 6.834 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.342      ;
; 6.834 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.342      ;
; 6.854 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.322      ;
; 6.854 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.322      ;
; 6.854 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.322      ;
; 6.854 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.322      ;
; 6.854 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.322      ;
; 6.854 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.322      ;
; 6.854 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.322      ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 4.217      ;
; 46.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 4.016      ;
; 46.570 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.596      ;
; 46.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.563      ;
; 46.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.422      ;
; 47.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.048      ;
; 47.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.992      ;
; 47.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.978      ;
; 47.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.947      ;
; 47.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.832      ;
; 47.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.637      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.609      ;
; 47.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.591      ;
; 47.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.562      ;
; 47.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.361      ;
; 48.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.084      ;
; 48.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.932      ;
; 48.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 1.851      ;
; 48.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.712      ;
; 49.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 0.935      ;
; 49.330 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 0.858      ;
; 95.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.405      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.374      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.309      ;
; 95.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.298      ;
; 95.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.219      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.190      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.190      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.135      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.132      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.132      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.132      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.132      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.132      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.132      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.106      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.082      ;
; 95.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.091      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.071      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.071      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.071      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.071      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.071      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.071      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.071      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.068      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.068      ;
; 95.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.066      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.992      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.949      ;
; 95.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.945      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.895      ;
; 96.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.869      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.868      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.868      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.310 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.883      ;
; 0.310 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.876      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.885      ;
; 0.313 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[7]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.886      ;
; 0.316 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.882      ;
; 0.318 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.883      ;
; 0.319 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[8]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.892      ;
; 0.322 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.895      ;
; 0.322 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.888      ;
; 0.323 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.896      ;
; 0.324 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[4]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.897      ;
; 0.324 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.897      ;
; 0.339 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 0.913      ;
; 0.340 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.906      ;
; 0.342 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.348 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.914      ;
; 0.352 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.918      ;
; 0.356 ; niosII:u0|niosII_adc_0:adc_0|go                                                                                                                                                                                              ; niosII:u0|niosII_adc_0:adc_0|go                                                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_adc_0:adc_0|auto_run                                                                                                                                                                                        ; niosII:u0|niosII_adc_0:adc_0|auto_run                                                                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                                        ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|ack_refresh_request                                                                                                                                                                             ; niosII:u0|niosII_sdram:sdram|ack_refresh_request                                                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|refresh_request                                                                                                                                                                                 ; niosII:u0|niosII_sdram:sdram|refresh_request                                                                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                                                     ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                              ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; niosII:u0|niosII_sdram:sdram|init_done                                                                                                                                                                                       ; niosII:u0|niosII_sdram:sdram|init_done                                                                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|refresh[7]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[7]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|refresh[5]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[5]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|refresh[4]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[4]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|refresh[6]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[6]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                            ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                              ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                              ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                              ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                              ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                            ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                           ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                             ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                             ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                             ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                             ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                        ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                           ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                             ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                             ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                             ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                             ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                        ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                           ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                               ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                               ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                               ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                           ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                          ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                          ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_error                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_error                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.318 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.885      ;
; 0.318 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.883      ;
; 0.318 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.883      ;
; 0.319 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.886      ;
; 0.335 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.902      ;
; 0.342 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.907      ;
; 0.343 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.910      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.347 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.914      ;
; 0.357 ; Leds:u8|salida                                                                                                                                                                                        ; Leds:u8|salida                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                           ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Ultrasonido:u7|estado                                                                                                                                                                                 ; Ultrasonido:u7|estado                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Leds:u9|salida                                                                                                                                                                                        ; Leds:u9|salida                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                         ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                     ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.924      ;
; 0.361 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.366 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 0.870      ;
; 0.367 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.934      ;
; 0.371 ; moduloPWM:u6|contador:contadorBajada|salida                                                                                                                                                           ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 0.877      ;
; 0.374 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.596      ;
; 0.377 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|contador[19]                                                                                                                                ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|contador[19]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.597      ;
; 0.379 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.612      ;
; 0.380 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.613      ;
; 0.381 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.385 ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.580      ;
; 0.385 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 0.891      ;
; 0.389 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.608      ;
; 0.392 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.610      ;
; 0.393 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                       ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 0.898      ;
; 0.394 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.598      ;
; 0.397 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 0.901      ;
; 0.405 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.624      ;
; 0.406 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.625      ;
; 0.423 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.642      ;
; 0.435 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 0.939      ;
; 0.447 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.002      ;
; 0.450 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.005      ;
; 0.457 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.012      ;
; 0.460 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.015      ;
; 0.461 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.016      ;
; 0.479 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.697      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.607      ;
; 0.391 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.609      ;
; 0.393 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.611      ;
; 0.395 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.410 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.653      ;
; 0.481 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.486 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.487 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.488 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.499 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.500 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.734      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.720      ;
; 0.501 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.502 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.530 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.748      ;
; 0.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.751      ;
; 0.538 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.756      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.768      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.772      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.774      ;
; 0.560 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.780      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.786      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.790      ;
; 0.573 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.791      ;
; 0.575 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.793      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 6.673 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.173     ; 3.046      ;
; 6.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.172     ; 3.044      ;
; 6.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 3.046      ;
; 6.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 3.046      ;
; 6.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 3.046      ;
; 6.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.173     ; 3.043      ;
; 6.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 3.046      ;
; 6.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 3.046      ;
; 6.676 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 3.046      ;
; 6.737 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.200     ; 2.955      ;
; 6.740 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.193     ; 2.959      ;
; 6.740 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.193     ; 2.959      ;
; 6.743 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.194     ; 2.955      ;
; 6.743 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.194     ; 2.955      ;
; 6.756 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.048      ;
; 6.758 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 3.035      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.048      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.048      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.047      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.049      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.046      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.047      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.045      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.046      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.048      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.048      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.048      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.048      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.045      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.048      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.048      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.046      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.045      ;
; 6.759 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 3.045      ;
; 6.760 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 3.035      ;
; 6.760 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 3.035      ;
; 6.760 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.047      ;
; 6.762 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.039      ;
; 6.763 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.028      ;
; 6.763 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.039      ;
; 6.763 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.039      ;
; 6.763 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.028      ;
; 6.766 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.035      ;
; 6.766 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.035      ;
; 6.772 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 2.930      ;
; 6.772 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 2.930      ;
; 6.774 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 3.025      ;
; 6.795 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.010      ;
; 6.795 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.010      ;
; 6.825 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.089      ;
; 6.825 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[26]                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.089      ;
; 6.825 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.089      ;
; 6.825 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.089      ;
; 6.825 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.089      ;
; 6.825 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.089      ;
; 6.825 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.089      ;
; 6.838 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.073      ;
; 6.838 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.073      ;
; 6.838 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.073      ;
; 6.846 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.061      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][5]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][21]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][22]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][27]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][24]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][4]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][0]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.056      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.056      ;
; 6.860 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][84]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.053      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[7]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[4]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.863 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][4]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.049      ;
; 6.864 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.052      ;
; 6.869 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.045      ;
; 6.869 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.045      ;
; 6.869 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.045      ;
; 6.869 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.045      ;
; 6.869 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.045      ;
; 6.869 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.045      ;
; 6.869 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.045      ;
; 6.869 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.045      ;
; 6.874 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.040      ;
; 6.874 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.040      ;
; 6.874 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.039      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.737 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.177      ;
; 16.737 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.177      ;
; 16.737 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.177      ;
; 16.754 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.142      ;
; 16.754 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 3.142      ;
; 16.757 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.149      ;
; 16.757 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.149      ;
; 16.757 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.149      ;
; 16.762 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.150      ;
; 16.762 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.150      ;
; 16.765 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.130      ;
; 16.765 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.130      ;
; 16.765 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.130      ;
; 16.765 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.130      ;
; 16.765 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.130      ;
; 16.765 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.130      ;
; 16.979 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 3.154      ;
; 16.979 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 3.154      ;
; 16.979 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 3.154      ;
; 16.979 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 3.154      ;
; 16.979 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 3.154      ;
; 16.979 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 3.154      ;
; 16.979 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 3.154      ;
; 16.979 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 3.154      ;
; 17.087 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.819      ;
; 17.087 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.819      ;
; 17.087 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.819      ;
; 17.087 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.819      ;
; 17.087 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.819      ;
; 17.088 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.801      ;
; 17.088 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.801      ;
; 17.088 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.801      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.803      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.094 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.802      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.806      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.807      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_wr                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.807      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rvalid                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.807      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read2                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.807      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|fifo_AF                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|t_dav                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.806      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write2                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.806      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
; 17.102 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|av_waitrequest                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.810      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.723      ;
; 48.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.562      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.363      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.363      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.363      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.363      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.363      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.363      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.363      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.969      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.969      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.956      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.956      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.956      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.956      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.944      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.949      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.919      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.919      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.919      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.919      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.919      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.919      ;
; 98.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.723      ;
; 98.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.723      ;
; 98.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.723      ;
; 98.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.723      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.707      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.691      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.691      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.691      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
; 98.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.450      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.070  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.289      ;
; 1.298  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.520      ;
; 1.298  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.520      ;
; 1.298  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.520      ;
; 1.303  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.542      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.542      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.542      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.542      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.524  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.771      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.781      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.778      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.788      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.788      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.808      ;
; 1.951  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.168      ;
; 1.951  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.168      ;
; 1.951  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.168      ;
; 1.951  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.168      ;
; 1.951  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.168      ;
; 1.951  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.168      ;
; 1.951  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.168      ;
; 50.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.317      ; 1.442      ;
; 51.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.321      ; 1.555      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.908 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 2.528      ;
; 1.909 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.531      ;
; 1.909 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.531      ;
; 1.909 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.531      ;
; 1.909 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.531      ;
; 1.909 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.531      ;
; 1.909 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.531      ;
; 1.909 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.531      ;
; 1.909 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.531      ;
; 1.932 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 2.542      ;
; 1.933 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.521      ;
; 1.933 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.521      ;
; 1.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_new_inst                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 2.524      ;
; 1.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 2.524      ;
; 1.935 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 2.524      ;
; 1.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_valid                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.527      ;
; 1.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.527      ;
; 1.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.527      ;
; 1.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.527      ;
; 1.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.527      ;
; 1.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.527      ;
; 1.936 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.527      ;
; 1.939 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.526      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.537      ;
; 1.940 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.537      ;
; 1.955 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 2.521      ;
; 1.955 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 2.521      ;
; 1.955 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[6]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 2.521      ;
; 1.955 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 2.521      ;
; 1.955 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 2.521      ;
; 1.962 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.550      ;
; 1.962 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.550      ;
; 1.962 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[3]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.550      ;
; 1.962 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[0]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.550      ;
; 1.963 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009|saved_grant[0]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 2.529      ;
; 1.986 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[20]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.563      ;
; 1.986 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.563      ;
; 1.986 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.563      ;
; 1.986 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[23]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.563      ;
; 1.986 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.563      ;
; 1.986 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.563      ;
; 1.986 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.563      ;
; 1.986 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.563      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[19]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[21]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[31]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[16]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][3]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.987 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.564      ;
; 1.995 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.526      ;
; 1.995 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.526      ;
; 2.007 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[15]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.538      ;
; 2.007 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[14]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.538      ;
; 2.007 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[13]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.538      ;
; 2.007 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[12]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.538      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.526      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.521      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.521      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 2.518      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 2.518      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 2.518      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 2.518      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.521      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.521      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.521      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.521      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.521      ;
; 2.288 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[4]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.518      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[7]                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.518      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.518      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[9]                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[10]                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.518      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.517      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.518      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.518      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.521      ;
; 2.289 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator|av_readdata_pre[8]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.531      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.025 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.623      ;
; 2.025 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.623      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.065 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.616      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.085 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|prev_reset                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.624      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.623      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.616      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.402 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.617      ;
; 2.407 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.615      ;
; 2.407 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.615      ;
; 2.407 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.615      ;
; 2.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.633      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.303
Worst Case Available Settling Time: 13.391 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 134.77 MHz ; 134.77 MHz      ; u0|sys_pll|sd1|pll7|clk[0] ;      ;
; 140.37 MHz ; 140.37 MHz      ; altera_reserved_tck        ;      ;
; 149.39 MHz ; 149.39 MHz      ; CLOCK_50                   ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 2.580  ; 0.000         ;
; CLOCK_50                   ; 6.653  ; 0.000         ;
; altera_reserved_tck        ; 46.438 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 0.298 ; 0.000         ;
; CLOCK_50                   ; 0.300 ; 0.000         ;
; altera_reserved_tck        ; 0.311 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 7.002  ; 0.000         ;
; CLOCK_50                   ; 17.095 ; 0.000         ;
; altera_reserved_tck        ; 48.695 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 0.973 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 1.696 ; 0.000         ;
; CLOCK_50                   ; 1.806 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.739  ; 0.000         ;
; CLOCK_50                   ; 9.490  ; 0.000         ;
; altera_reserved_tck        ; 49.501 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.580 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.371      ;
; 2.580 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.371      ;
; 2.580 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.371      ;
; 2.580 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.371      ;
; 2.580 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.371      ;
; 2.580 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.371      ;
; 2.580 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.371      ;
; 2.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.353      ;
; 2.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.353      ;
; 2.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.353      ;
; 2.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.353      ;
; 2.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.353      ;
; 2.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.353      ;
; 2.598 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.353      ;
; 2.606 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.331      ;
; 2.610 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[26]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.335      ;
; 2.610 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[25]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.335      ;
; 2.610 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[24]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.335      ;
; 2.610 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[23]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.335      ;
; 2.610 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.335      ;
; 2.610 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[19]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.335      ;
; 2.624 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.313      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[7]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.320      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[6]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.320      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[5]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.320      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[4]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.320      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[3]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.320      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[2]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.320      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[0]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.320      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 7.324      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[31]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 7.324      ;
; 2.625 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[8]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.320      ;
; 2.628 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[26]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.317      ;
; 2.628 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[25]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.317      ;
; 2.628 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[24]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.317      ;
; 2.628 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[23]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.317      ;
; 2.628 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.317      ;
; 2.628 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[19]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.317      ;
; 2.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[26]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.308      ;
; 2.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[25]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.308      ;
; 2.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[24]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.308      ;
; 2.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[23]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.308      ;
; 2.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[22]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.308      ;
; 2.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[19]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.308      ;
; 2.637 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.308      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[7]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.302      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[6]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.302      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[5]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.302      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[4]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.302      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[3]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.302      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[2]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.302      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[0]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.302      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 7.306      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[31]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 7.306      ;
; 2.643 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[8]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.302      ;
; 2.655 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[26]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.290      ;
; 2.655 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[25]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.290      ;
; 2.655 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[24]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.290      ;
; 2.655 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[23]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.290      ;
; 2.655 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[22]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.290      ;
; 2.655 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[19]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.290      ;
; 2.655 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.290      ;
; 2.664 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.276      ;
; 2.666 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.274      ;
; 2.678 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.273      ;
; 2.678 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.273      ;
; 2.678 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.273      ;
; 2.678 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.273      ;
; 2.678 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.273      ;
; 2.678 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.273      ;
; 2.678 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.273      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[7]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.254      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.254      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[5]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.254      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.254      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[3]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.254      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.254      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.254      ;
; 2.691 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[8]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.254      ;
; 2.696 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.255      ;
; 2.696 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.255      ;
; 2.696 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.255      ;
; 2.696 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.255      ;
; 2.696 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.255      ;
; 2.696 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.255      ;
; 2.696 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.255      ;
; 2.709 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[7]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.236      ;
; 2.709 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.236      ;
; 2.709 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[5]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.236      ;
; 2.709 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.236      ;
; 2.709 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[3]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.236      ;
; 2.709 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.236      ;
; 2.709 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.236      ;
; 2.709 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[8]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.236      ;
; 2.729 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.211      ;
; 2.736 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.204      ;
; 2.759 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.256      ; 7.492      ;
; 2.768 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.183      ;
; 2.768 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.183      ;
; 2.768 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[23] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.183      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.653 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.524      ;
; 6.713 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.464      ;
; 6.749 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.428      ;
; 6.799 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.379      ;
; 6.799 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.379      ;
; 6.799 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.379      ;
; 6.799 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.379      ;
; 6.799 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.379      ;
; 6.799 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.379      ;
; 6.799 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.379      ;
; 6.846 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.331      ;
; 6.852 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.325      ;
; 6.859 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.319      ;
; 6.859 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.319      ;
; 6.859 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.319      ;
; 6.859 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.319      ;
; 6.859 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.319      ;
; 6.859 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.319      ;
; 6.859 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.319      ;
; 6.871 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.306      ;
; 6.895 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.283      ;
; 6.895 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.283      ;
; 6.895 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.283      ;
; 6.895 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.283      ;
; 6.895 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.283      ;
; 6.895 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.283      ;
; 6.895 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.283      ;
; 6.917 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.260      ;
; 6.927 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.250      ;
; 6.992 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.186      ;
; 6.992 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.186      ;
; 6.992 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.186      ;
; 6.992 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.186      ;
; 6.992 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.186      ;
; 6.992 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.186      ;
; 6.992 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.186      ;
; 6.993 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.185      ;
; 6.993 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.185      ;
; 6.993 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.185      ;
; 6.993 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.185      ;
; 6.993 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.185      ;
; 6.993 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.185      ;
; 6.993 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.185      ;
; 6.996 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.181      ;
; 6.998 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.180      ;
; 6.998 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.180      ;
; 6.998 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.180      ;
; 6.998 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.180      ;
; 6.998 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.180      ;
; 6.998 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.180      ;
; 6.998 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.180      ;
; 7.012 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.165      ;
; 7.048 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.129      ;
; 7.049 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.128      ;
; 7.057 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.121      ;
; 7.057 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.121      ;
; 7.057 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.121      ;
; 7.057 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.121      ;
; 7.057 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.121      ;
; 7.057 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.121      ;
; 7.057 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.121      ;
; 7.063 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.115      ;
; 7.063 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.115      ;
; 7.063 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.115      ;
; 7.063 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.115      ;
; 7.063 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.115      ;
; 7.063 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.115      ;
; 7.063 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.115      ;
; 7.070 ; Ultrasonido:u7|contador1[11] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.107      ;
; 7.085 ; Ultrasonido:u7|contador1[7]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.092      ;
; 7.105 ; Ultrasonido:u7|contador2[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.073      ;
; 7.127 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.051      ;
; 7.127 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.051      ;
; 7.127 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.051      ;
; 7.127 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.051      ;
; 7.127 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.051      ;
; 7.127 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.051      ;
; 7.127 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.051      ;
; 7.134 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.044      ;
; 7.134 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.044      ;
; 7.134 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.044      ;
; 7.134 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.044      ;
; 7.134 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.044      ;
; 7.134 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.044      ;
; 7.134 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.044      ;
; 7.144 ; Ultrasonido:u7|contador1[12] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.033      ;
; 7.168 ; Ultrasonido:u7|contador1[5]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.009      ;
; 7.170 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.008      ;
; 7.170 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.008      ;
; 7.170 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.008      ;
; 7.170 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.008      ;
; 7.170 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.008      ;
; 7.170 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.008      ;
; 7.170 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 3.008      ;
; 7.195 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 2.983      ;
; 7.195 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 2.983      ;
; 7.195 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 2.983      ;
; 7.195 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 2.983      ;
; 7.195 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 2.983      ;
; 7.195 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.183      ; 2.983      ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 3.775      ;
; 46.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 3.561      ;
; 47.012 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.205      ;
; 47.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.164      ;
; 47.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.044      ;
; 47.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.769      ;
; 47.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.687      ;
; 47.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.662      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.657      ;
; 47.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.517      ;
; 47.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 2.398      ;
; 47.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.357      ;
; 47.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.317      ;
; 47.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.297      ;
; 48.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.153      ;
; 48.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.854      ;
; 48.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 1.767      ;
; 48.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.659      ;
; 48.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.516      ;
; 49.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.831      ;
; 49.472 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 0.764      ;
; 95.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.980      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.945      ;
; 96.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.859      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.847      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.777      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.777      ;
; 96.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.760      ;
; 96.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.719      ;
; 96.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.719      ;
; 96.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.719      ;
; 96.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.719      ;
; 96.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.719      ;
; 96.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.719      ;
; 96.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.719      ;
; 96.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.720      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.691      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.661      ;
; 96.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.658      ;
; 96.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.658      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.639      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.639      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.639      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.639      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.639      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.639      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.639      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.647      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.592      ;
; 96.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.574      ;
; 96.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.553      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.491      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.499      ;
; 96.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.499      ;
; 96.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.469      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.298 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                                 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.304 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.811      ;
; 0.308 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.821      ;
; 0.310 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.823      ;
; 0.311 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.818      ;
; 0.311 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|resetlatch                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|resetlatch                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|jtag_break                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|jtag_break                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|break_on_reset                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                                        ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|ack_refresh_request                                                                                                                                                                             ; niosII:u0|niosII_sdram:sdram|ack_refresh_request                                                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|m_state.000100000                                                                                                                                                                               ; niosII:u0|niosII_sdram:sdram|m_state.000100000                                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|refresh_request                                                                                                                                                                                 ; niosII:u0|niosII_sdram:sdram|refresh_request                                                                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                                                     ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                              ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_sdram:sdram|init_done                                                                                                                                                                                       ; niosII:u0|niosII_sdram:sdram|init_done                                                                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|refresh[7]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[7]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|refresh[5]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[5]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|refresh[4]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[4]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|refresh[6]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[6]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                            ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                              ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                              ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                              ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                              ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                            ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                    ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                           ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                             ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                             ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                             ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                             ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                        ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[7]                                                                                                                  ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.825      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.819      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                           ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                             ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                             ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                             ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                             ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                        ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                           ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                               ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                               ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                               ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                           ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                          ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                          ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_error                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_error                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|go                                                                                                                                                                                              ; niosII:u0|niosII_adc_0:adc_0|go                                                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|refresh[2]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[2]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|refresh[0]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[0]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|refresh[1]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[1]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_adc_0:adc_0|refresh[3]                                                                                                                                                                                      ; niosII:u0|niosII_adc_0:adc_0|refresh[3]                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.309 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.818      ;
; 0.309 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.818      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Ultrasonido:u7|estado                                                                                                                                                                                 ; Ultrasonido:u7|estado                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Leds:u8|salida                                                                                                                                                                                        ; Leds:u8|salida                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Leds:u9|salida                                                                                                                                                                                        ; Leds:u9|salida                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                           ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                         ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                     ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.314 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.821      ;
; 0.316 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.823      ;
; 0.321 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.323 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.832      ;
; 0.330 ; moduloPWM:u6|contador:contadorBajada|salida                                                                                                                                                           ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.839      ;
; 0.333 ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.335 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|contador[19]                                                                                                                                ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|contador[19]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.844      ;
; 0.336 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.535      ;
; 0.338 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.845      ;
; 0.338 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.341 ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.519      ;
; 0.341 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.541      ;
; 0.342 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.542      ;
; 0.342 ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.540      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.556      ;
; 0.345 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.556      ;
; 0.345 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.354 ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.537      ;
; 0.354 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.861      ;
; 0.356 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.865      ;
; 0.357 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.280      ; 0.806      ;
; 0.357 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                       ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.361 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.560      ;
; 0.362 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.561      ;
; 0.366 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.280      ; 0.815      ;
; 0.374 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.280      ; 0.823      ;
; 0.375 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.574      ;
; 0.385 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.280      ; 0.834      ;
; 0.389 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.280      ; 0.838      ;
; 0.419 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.916      ;
; 0.421 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.280      ; 0.870      ;
; 0.422 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.919      ;
; 0.423 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.920      ;
; 0.426 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.923      ;
; 0.427 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.924      ;
; 0.432 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.631      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.327 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.540      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.356 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.570      ;
; 0.371 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.570      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.591      ;
; 0.433 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.437 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.636      ;
; 0.438 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.438 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.439 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.439 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.439 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.449 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.651      ;
; 0.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.664      ;
; 0.452 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.665      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.670      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.670      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.672      ;
; 0.484 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.697      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.698      ;
; 0.502 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.702      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.705      ;
; 0.505 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.704      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.710      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.715      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 7.002 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.162     ; 2.733      ;
; 7.004 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 2.733      ;
; 7.004 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 2.734      ;
; 7.004 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 2.734      ;
; 7.004 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 2.730      ;
; 7.004 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 2.734      ;
; 7.004 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 2.734      ;
; 7.004 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 2.734      ;
; 7.005 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 2.731      ;
; 7.077 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 2.739      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.739      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.739      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.738      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 2.741      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.738      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.736      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.739      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.740      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.740      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.740      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.736      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.740      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.740      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.739      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.736      ;
; 7.079 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.736      ;
; 7.080 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.737      ;
; 7.080 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.737      ;
; 7.080 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.737      ;
; 7.087 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.187     ; 2.623      ;
; 7.094 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.182     ; 2.621      ;
; 7.094 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.179     ; 2.624      ;
; 7.094 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.179     ; 2.624      ;
; 7.094 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.182     ; 2.621      ;
; 7.106 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.705      ;
; 7.106 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.705      ;
; 7.107 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.701      ;
; 7.107 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.701      ;
; 7.108 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.709      ;
; 7.108 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.701      ;
; 7.112 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.704      ;
; 7.112 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.704      ;
; 7.114 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.705      ;
; 7.114 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.705      ;
; 7.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.180     ; 2.600      ;
; 7.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.180     ; 2.600      ;
; 7.123 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 2.692      ;
; 7.134 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 2.684      ;
; 7.134 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 2.684      ;
; 7.189 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.734      ;
; 7.189 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[26]                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.734      ;
; 7.189 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.734      ;
; 7.189 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.734      ;
; 7.189 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.734      ;
; 7.189 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.734      ;
; 7.189 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.734      ;
; 7.198 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.722      ;
; 7.198 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.722      ;
; 7.198 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.722      ;
; 7.200 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 2.715      ;
; 7.216 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.706      ;
; 7.216 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.706      ;
; 7.216 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.706      ;
; 7.216 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.706      ;
; 7.216 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.706      ;
; 7.216 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.706      ;
; 7.216 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.706      ;
; 7.216 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.706      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][5]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][21]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][22]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][27]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][24]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][4]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][0]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[7]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 2.705      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 2.705      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 2.705      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[4]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][4]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 2.701      ;
; 7.220 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][84]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.702      ;
; 7.229 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.694      ;
; 7.229 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.694      ;
; 7.229 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 2.694      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.095 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.831      ;
; 17.095 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.831      ;
; 17.095 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.831      ;
; 17.109 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.799      ;
; 17.109 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.799      ;
; 17.111 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.806      ;
; 17.111 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.806      ;
; 17.111 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.806      ;
; 17.118 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.789      ;
; 17.118 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.806      ;
; 17.118 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.806      ;
; 17.119 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.788      ;
; 17.119 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.788      ;
; 17.119 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.788      ;
; 17.119 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.788      ;
; 17.119 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.788      ;
; 17.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 2.818      ;
; 17.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 2.818      ;
; 17.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 2.818      ;
; 17.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 2.818      ;
; 17.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 2.818      ;
; 17.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 2.818      ;
; 17.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 2.818      ;
; 17.295 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 2.818      ;
; 17.400 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.498      ;
; 17.400 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.498      ;
; 17.400 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.498      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.515      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.515      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.515      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.515      ;
; 17.401 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.515      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.408 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.500      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.409 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.499      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.507      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.507      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.507      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.507      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.507      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.507      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.507      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
; 17.414 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.508      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.544      ;
; 48.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.393      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.124      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.124      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.124      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.124      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.124      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.124      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.124      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.773      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.761      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.761      ;
; 98.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.742      ;
; 98.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.742      ;
; 98.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.742      ;
; 98.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.742      ;
; 98.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.742      ;
; 98.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.742      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.740      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.740      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.740      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.740      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.743      ;
; 98.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.735      ;
; 98.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.540      ;
; 98.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.540      ;
; 98.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.540      ;
; 98.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.540      ;
; 98.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.527      ;
; 98.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.527      ;
; 98.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.527      ;
; 98.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.527      ;
; 98.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.527      ;
; 98.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.527      ;
; 98.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.527      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.510      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.510      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.510      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.291      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.173      ;
; 1.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.377      ;
; 1.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.377      ;
; 1.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.377      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.382      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.382      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.382      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.382      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.382      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.382      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.382      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.396      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.396      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.396      ;
; 1.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.396      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.603      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.603      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.603      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.603      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.603      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.603      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.609      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.609      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.609      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.609      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.620      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.612      ;
; 1.417  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.620      ;
; 1.417  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.620      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.643      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.972      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.972      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.972      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.972      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.972      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.972      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.972      ;
; 50.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.351      ; 1.301      ;
; 50.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.355      ; 1.405      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.696 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.257      ;
; 1.698 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.259      ;
; 1.698 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.259      ;
; 1.698 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.259      ;
; 1.698 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.259      ;
; 1.698 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.259      ;
; 1.698 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.259      ;
; 1.698 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.259      ;
; 1.698 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.259      ;
; 1.718 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 2.270      ;
; 1.722 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.250      ;
; 1.722 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.250      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_valid                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.255      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_new_inst                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.253      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.253      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.255      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.255      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.255      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.255      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.255      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.253      ;
; 1.725 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.255      ;
; 1.727 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.265      ;
; 1.727 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.265      ;
; 1.727 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 2.254      ;
; 1.743 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.364      ; 2.251      ;
; 1.743 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.364      ; 2.251      ;
; 1.743 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[6]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.364      ; 2.251      ;
; 1.743 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.364      ; 2.251      ;
; 1.743 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.364      ; 2.251      ;
; 1.750 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009|saved_grant[0]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.364      ; 2.258      ;
; 1.754 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.282      ;
; 1.754 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.282      ;
; 1.754 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[3]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.282      ;
; 1.754 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[0]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.282      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[19]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[20]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.293      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.293      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[21]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.293      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[23]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.293      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.293      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.293      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[31]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[16]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][3]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.294      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.293      ;
; 1.774 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 2.293      ;
; 1.786 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.328      ; 2.258      ;
; 1.786 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.328      ; 2.258      ;
; 1.797 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[15]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.330      ; 2.271      ;
; 1.797 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[14]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.330      ; 2.271      ;
; 1.797 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[13]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.330      ; 2.271      ;
; 1.797 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[12]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.330      ; 2.271      ;
; 2.037 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.246      ;
; 2.037 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.246      ;
; 2.037 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.246      ;
; 2.037 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.246      ;
; 2.037 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator|av_readdata_pre[8]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.258      ;
; 2.037 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.258      ;
; 2.037 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator|av_readdata_pre[0]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.258      ;
; 2.038 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.254      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.248      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.251      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.248      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.248      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.248      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.246      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.251      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.248      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.248      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.250      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.246      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.251      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.246      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.251      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.251      ;
; 2.039 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.248      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.806 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.348      ;
; 1.806 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.348      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.846 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 2.340      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 2.348      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 2.348      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 2.348      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 2.348      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 2.348      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 2.348      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 2.349      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 2.349      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 2.349      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 2.349      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 2.349      ;
; 1.865 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 2.349      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.135 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.348      ;
; 2.136 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.349      ;
; 2.136 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.349      ;
; 2.136 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.349      ;
; 2.136 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.349      ;
; 2.136 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.349      ;
; 2.136 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.349      ;
; 2.136 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.349      ;
; 2.136 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|prev_reset                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.349      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.144 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.340      ;
; 2.145 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.340      ;
; 2.145 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.340      ;
; 2.145 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.340      ;
; 2.145 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.340      ;
; 2.152 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.357      ;
; 2.152 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.357      ;
; 2.152 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.357      ;
; 2.152 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.357      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.303
Worst Case Available Settling Time: 14.034 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 5.264  ; 0.000         ;
; CLOCK_50                   ; 8.316  ; 0.000         ;
; altera_reserved_tck        ; 47.976 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 0.148 ; 0.000         ;
; CLOCK_50                   ; 0.155 ; 0.000         ;
; altera_reserved_tck        ; 0.186 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 8.075  ; 0.000         ;
; CLOCK_50                   ; 18.057 ; 0.000         ;
; altera_reserved_tck        ; 49.423 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; altera_reserved_tck        ; 0.578 ; 0.000         ;
; u0|sys_pll|sd1|pll7|clk[0] ; 1.120 ; 0.000         ;
; CLOCK_50                   ; 1.186 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; u0|sys_pll|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                   ; 9.209  ; 0.000         ;
; altera_reserved_tck        ; 49.313 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 5.264 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.684      ;
; 5.266 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 4.686      ;
; 5.272 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 4.680      ;
; 5.273 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[26]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.682      ;
; 5.273 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[25]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.682      ;
; 5.273 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[24]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.682      ;
; 5.273 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[23]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.682      ;
; 5.273 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.682      ;
; 5.273 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[19]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.682      ;
; 5.278 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.680      ;
; 5.278 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.680      ;
; 5.278 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.680      ;
; 5.278 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.680      ;
; 5.278 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.680      ;
; 5.278 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.680      ;
; 5.278 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.680      ;
; 5.285 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[7]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.670      ;
; 5.285 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[6]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.670      ;
; 5.285 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[5]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.670      ;
; 5.285 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[4]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.670      ;
; 5.285 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[3]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.670      ;
; 5.285 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[2]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.670      ;
; 5.285 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[0]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.670      ;
; 5.285 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[8]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.670      ;
; 5.286 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.671      ;
; 5.286 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[31]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.671      ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[26]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.667      ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[25]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.667      ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[24]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.667      ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[23]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.667      ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[22]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.667      ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[19]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.667      ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.667      ;
; 5.298 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.660      ;
; 5.298 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.660      ;
; 5.298 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.660      ;
; 5.298 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.660      ;
; 5.298 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.660      ;
; 5.298 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.660      ;
; 5.298 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.660      ;
; 5.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[7]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.638      ;
; 5.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.638      ;
; 5.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[5]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.638      ;
; 5.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.638      ;
; 5.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[3]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.638      ;
; 5.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[2]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.638      ;
; 5.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[0]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.638      ;
; 5.317 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[8]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.638      ;
; 5.336 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[31]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.612      ;
; 5.338 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_valid_from_R                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 4.614      ;
; 5.344 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_valid                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 4.608      ;
; 5.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[26]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.610      ;
; 5.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[25]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.610      ;
; 5.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[24]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.610      ;
; 5.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[23]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.610      ;
; 5.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[22]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.610      ;
; 5.345 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[19]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.610      ;
; 5.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.608      ;
; 5.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.608      ;
; 5.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.608      ;
; 5.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[38]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.608      ;
; 5.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[37]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.608      ;
; 5.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.608      ;
; 5.350 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[33]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.608      ;
; 5.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[7]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.598      ;
; 5.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[6]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.598      ;
; 5.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[5]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.598      ;
; 5.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[4]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.598      ;
; 5.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[3]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.598      ;
; 5.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[2]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.598      ;
; 5.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[0]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.598      ;
; 5.357 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[8]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.598      ;
; 5.358 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.599      ;
; 5.358 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[31]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.599      ;
; 5.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[26]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.595      ;
; 5.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[25]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.595      ;
; 5.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[24]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.595      ;
; 5.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[23]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.595      ;
; 5.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[22]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.595      ;
; 5.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[19]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.595      ;
; 5.360 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_0[30]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.595      ;
; 5.362 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 4.778      ;
; 5.363 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[31]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.582      ;
; 5.363 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[29]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.582      ;
; 5.363 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[28]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.582      ;
; 5.363 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[27]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.582      ;
; 5.363 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[26]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.582      ;
; 5.363 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[25]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.582      ;
; 5.363 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[26] ; niosII:u0|niosII_port_gpio_0:port_gpio_0|direction[24]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.582      ;
; 5.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[21]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.588      ;
; 5.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[20]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.588      ;
; 5.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[27]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.588      ;
; 5.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[38]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.588      ;
; 5.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[37]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.588      ;
; 5.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[34]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.588      ;
; 5.370 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[33]                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.588      ;
; 5.389 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[7]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.566      ;
; 5.389 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[6]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.566      ;
; 5.389 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[5]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.566      ;
; 5.389 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[24] ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entry_1[4]                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.566      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.316 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.190      ;
; 8.344 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.162      ;
; 8.391 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.116      ;
; 8.391 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.116      ;
; 8.391 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.116      ;
; 8.391 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.116      ;
; 8.391 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.116      ;
; 8.391 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.116      ;
; 8.391 ; Ultrasonido:u7|contador1[3]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.116      ;
; 8.409 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.097      ;
; 8.416 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.090      ;
; 8.419 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.088      ;
; 8.419 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.088      ;
; 8.419 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.088      ;
; 8.419 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.088      ;
; 8.419 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.088      ;
; 8.419 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.088      ;
; 8.419 ; Ultrasonido:u7|contador1[9]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.088      ;
; 8.452 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.054      ;
; 8.457 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.049      ;
; 8.484 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.023      ;
; 8.484 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.023      ;
; 8.484 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.023      ;
; 8.484 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.023      ;
; 8.484 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.023      ;
; 8.484 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.023      ;
; 8.484 ; Ultrasonido:u7|contador1[1]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.023      ;
; 8.488 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.018      ;
; 8.491 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.016      ;
; 8.491 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.016      ;
; 8.491 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.016      ;
; 8.491 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.016      ;
; 8.491 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.016      ;
; 8.491 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.016      ;
; 8.491 ; Ultrasonido:u7|contador1[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.016      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[14]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[13]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[15]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[11]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[10]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[9]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[8]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[12]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[6]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[5]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[4]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[3]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.499 ; Ultrasonido:u7|estado        ; Ultrasonido:u7|contador1[7]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.892      ;
; 8.512 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.994      ;
; 8.527 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.980      ;
; 8.527 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.980      ;
; 8.527 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.980      ;
; 8.527 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.980      ;
; 8.527 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.980      ;
; 8.527 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.980      ;
; 8.527 ; Ultrasonido:u7|contador1[8]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.980      ;
; 8.532 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.975      ;
; 8.532 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.975      ;
; 8.532 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.975      ;
; 8.532 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.975      ;
; 8.532 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.975      ;
; 8.532 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.975      ;
; 8.532 ; Ultrasonido:u7|contador1[0]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.975      ;
; 8.535 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.971      ;
; 8.538 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.968      ;
; 8.563 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.944      ;
; 8.563 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.944      ;
; 8.563 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.944      ;
; 8.563 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.944      ;
; 8.563 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.944      ;
; 8.563 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.944      ;
; 8.563 ; Ultrasonido:u7|contador1[6]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.944      ;
; 8.574 ; Ultrasonido:u7|contador1[4]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.932      ;
; 8.584 ; Ultrasonido:u7|contador1[11] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.922      ;
; 8.585 ; Ultrasonido:u7|contador1[15] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.921      ;
; 8.587 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.920      ;
; 8.587 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.920      ;
; 8.587 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.920      ;
; 8.587 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.920      ;
; 8.587 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.920      ;
; 8.587 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.920      ;
; 8.587 ; Ultrasonido:u7|contador1[14] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.920      ;
; 8.610 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.897      ;
; 8.610 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.897      ;
; 8.610 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.897      ;
; 8.610 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.897      ;
; 8.610 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.897      ;
; 8.610 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.897      ;
; 8.610 ; Ultrasonido:u7|contador1[2]  ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.897      ;
; 8.613 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.894      ;
; 8.613 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.894      ;
; 8.613 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.894      ;
; 8.613 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.894      ;
; 8.613 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.894      ;
; 8.613 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.894      ;
; 8.613 ; Ultrasonido:u7|contador1[10] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 1.894      ;
; 8.624 ; Ultrasonido:u7|contador2[13] ; Ultrasonido:u7|Ultrasonido_Conteo_Out[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 1.884      ;
+-------+------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 2.432      ;
; 48.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 2.305      ;
; 48.321 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 2.091      ;
; 48.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.015      ;
; 48.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.934      ;
; 48.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.724      ;
; 48.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.686      ;
; 48.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.679      ;
; 48.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.665      ;
; 48.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.603      ;
; 48.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.495      ;
; 48.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.462      ;
; 48.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.475      ;
; 48.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.441      ;
; 49.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.289      ;
; 49.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.159      ;
; 49.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.128      ;
; 49.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.067      ;
; 49.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.960      ;
; 49.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.511      ;
; 49.949 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.476      ;
; 97.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.601      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.528      ;
; 97.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.484      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.468      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.409      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.389      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.389      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.389      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.389      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.389      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.389      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.389      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.382      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.382      ;
; 97.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.365      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.364      ;
; 97.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.344      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.347      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.347      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.347      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.347      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.347      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.347      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.347      ;
; 97.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.355      ;
; 97.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.355      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.338      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[25]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[16]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.316      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.295      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[26]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.270      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[27]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.270      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.270      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.270      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.148 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.150 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.153 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.155 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.159 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.161 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                                                                     ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.162 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.168 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.490      ;
; 0.176 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.177 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                    ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.179 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                               ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.508      ;
; 0.186 ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                            ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                     ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                                                                               ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                                                                                          ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                                                                                 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                                                                                 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                                                                                 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                                                                               ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                                                                                          ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                                                                                       ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff                                                                                                        ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff                                                                                                        ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                                                                              ; niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                                                                                                                  ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                                                                                                                  ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                                                                                                                  ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                                                                                                              ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                                                                                                             ; niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                                                                                                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_adc_0:adc_0|go                                                                                                                                                                                                                                                                                 ; niosII:u0|niosII_adc_0:adc_0|go                                                                                                                                                                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_gpio_0_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_1_avalon_rs232_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_adc_0:adc_0|auto_run                                                                                                                                                                                                                                                                           ; niosII:u0|niosII_adc_0:adc_0|auto_run                                                                                                                                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                           ; niosII:u0|niosII_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                         ; niosII:u0|niosII_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                ; niosII:u0|niosII_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                    ; niosII:u0|niosII_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                     ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                        ; niosII:u0|niosII_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                     ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                     ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|wr_address                                                                                                                                                                                                     ; niosII:u0|niosII_sdram:sdram|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module|wr_address                                                                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_sw_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.155 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.484      ;
; 0.165 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.169 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.495      ;
; 0.169 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.495      ;
; 0.178 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.501      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.506      ;
; 0.185 ; Ultrasonido:u7|estado                                                                                                                                                                                 ; Ultrasonido:u7|estado                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Leds:u8|salida                                                                                                                                                                                        ; Leds:u8|salida                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Leds:u9|salida                                                                                                                                                                                        ; Leds:u9|salida                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                           ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                         ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                     ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.473      ;
; 0.193 ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                  ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                    ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.481      ;
; 0.197 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|contador[19]                                                                                                                                ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|contador[19]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate1                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate2                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|estado                                                                                                                                      ; moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador|outSignal                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; moduloPWM:u6|contador:contadorBajada|salida                                                                                                                                                           ; moduloPWM:u6|salidaActual                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.486      ;
; 0.204 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.489      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.490      ;
; 0.205 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[17]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[18]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst1                                                                                                                       ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rst2                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[20]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; niosII:u0|niosII_jtag:jtag|r_val                                                                                                                                                                      ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|r_ena1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.314      ;
; 0.210 ; matrix_ctrl:u3|clk_driver_reg~2                                                                                                                                                                       ; matrix_ctrl:u3|clk_driver_reg~1                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.320      ;
; 0.211 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.332      ;
; 0.218 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; niosII:u0|niosII_jtag:jtag|fifo_AE                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.339      ;
; 0.223 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.509      ;
; 0.237 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.539      ;
; 0.240 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.542      ;
; 0.241 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.543      ;
; 0.243 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.545      ;
; 0.245 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                        ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.547      ;
; 0.252 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                         ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.373      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.193 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[36]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[4]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[17]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[18]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[6]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[30]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.335      ;
; 0.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.352      ;
; 0.254 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[13]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[12]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[9]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.260 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[24]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[23]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                               ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[32]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[31]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.405      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.298 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                   ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[3]                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[20]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[19]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[22]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[21]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.421      ;
; 0.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[34]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[28]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 8.075 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[7]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 1.752      ;
; 8.076 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[10]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 1.753      ;
; 8.076 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[11]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 1.753      ;
; 8.076 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[13]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 1.753      ;
; 8.076 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[14]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 1.753      ;
; 8.077 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[2]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 1.751      ;
; 8.077 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[8]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 1.752      ;
; 8.077 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[12]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 1.749      ;
; 8.077 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[9]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 1.752      ;
; 8.092 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[3]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.124     ; 1.722      ;
; 8.098 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[4]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 1.721      ;
; 8.098 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[5]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 1.724      ;
; 8.098 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[6]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 1.724      ;
; 8.098 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[15]                                                                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 1.721      ;
; 8.103 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 1.771      ;
; 8.104 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 1.766      ;
; 8.104 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 1.764      ;
; 8.104 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 1.766      ;
; 8.106 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 1.763      ;
; 8.106 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 1.763      ;
; 8.110 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.765      ;
; 8.110 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.768      ;
; 8.110 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.768      ;
; 8.110 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[15]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.765      ;
; 8.111 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 1.761      ;
; 8.113 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[1]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 1.707      ;
; 8.113 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|za_data[0]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 1.707      ;
; 8.115 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 1.760      ;
; 8.116 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[4]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 1.762      ;
; 8.116 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[10]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.761      ;
; 8.116 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[11]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.761      ;
; 8.116 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[13]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.761      ;
; 8.116 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[14]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.761      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.760      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.760      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[3]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.760      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[5]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.759      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[6]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.760      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_addr[7]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.757      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[2]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.759      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[8]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.760      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[9]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.760      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[12]                                                                                                                                ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.757      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_bank[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.759      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_bank[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.760      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_dqm[0]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.757      ;
; 8.117 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_dqm[1]                                                                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.757      ;
; 8.125 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[0]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 1.751      ;
; 8.125 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_sdram:sdram|m_data[1]                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 1.751      ;
; 8.131 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.807      ;
; 8.131 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[26]                              ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.807      ;
; 8.131 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.807      ;
; 8.131 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.807      ;
; 8.131 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.807      ;
; 8.131 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.807      ;
; 8.131 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.807      ;
; 8.138 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.798      ;
; 8.138 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.798      ;
; 8.138 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.798      ;
; 8.143 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.784      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][5]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][21]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][22]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][27]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][29]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][24]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][4]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[0][0]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[7]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 1.790      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 1.790      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 1.790      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|data_to_cpu[4]                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][4]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 1.786      ;
; 8.151 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][84]                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.787      ;
; 8.157 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.781      ;
; 8.157 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.781      ;
; 8.157 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.781      ;
; 8.157 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 1.781      ;
; 8.158 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.778      ;
; 8.158 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.778      ;
; 8.158 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.778      ;
; 8.158 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.778      ;
; 8.158 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.778      ;
; 8.158 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.778      ;
; 8.158 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.778      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.057 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.882      ;
; 18.057 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.882      ;
; 18.057 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.882      ;
; 18.064 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.868      ;
; 18.064 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.863      ;
; 18.064 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.863      ;
; 18.064 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.868      ;
; 18.064 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.868      ;
; 18.070 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.856      ;
; 18.070 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.856      ;
; 18.070 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.856      ;
; 18.070 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.856      ;
; 18.070 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.856      ;
; 18.070 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.856      ;
; 18.070 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.868      ;
; 18.070 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.868      ;
; 18.212 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 1.851      ;
; 18.212 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 1.851      ;
; 18.212 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 1.851      ;
; 18.212 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 1.851      ;
; 18.212 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 1.851      ;
; 18.212 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 1.851      ;
; 18.212 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 1.851      ;
; 18.212 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 1.851      ;
; 18.258 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.674      ;
; 18.258 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.674      ;
; 18.258 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.674      ;
; 18.258 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.674      ;
; 18.258 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.674      ;
; 18.258 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.659      ;
; 18.258 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.659      ;
; 18.258 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|niosII_sys_pll_stdsync_sv6:stdsync2|niosII_sys_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.659      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.265 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.662      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|pause_irq                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|ac                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|rvalid                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
; 18.268 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.668      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.005      ;
; 49.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.883      ;
; 98.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.430      ;
; 98.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.430      ;
; 98.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.430      ;
; 98.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.430      ;
; 98.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.430      ;
; 98.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.430      ;
; 98.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.430      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.155      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.150      ;
; 98.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.150      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.137      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.138      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.138      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.138      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.138      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.138      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.138      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.139      ;
; 98.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.998      ;
; 98.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.998      ;
; 98.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.998      ;
; 98.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.998      ;
; 98.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.995      ;
; 98.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.995      ;
; 98.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.995      ;
; 98.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.995      ;
; 98.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.995      ;
; 98.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.995      ;
; 98.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.995      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.981      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.981      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.981      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
; 99.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.824      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.851      ;
; 0.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.851      ;
; 0.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.851      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.860      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.860      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.860      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.860      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.860      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.860      ;
; 0.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.860      ;
; 0.739  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.861      ;
; 0.739  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.861      ;
; 0.739  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.861      ;
; 0.739  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.861      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.974      ;
; 0.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.991      ;
; 0.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.991      ;
; 0.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.991      ;
; 0.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.991      ;
; 0.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.991      ;
; 0.853  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.991      ;
; 0.857  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.995      ;
; 0.857  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.995      ;
; 0.857  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.995      ;
; 0.857  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.995      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.990      ;
; 0.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.990      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.231      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.231      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.231      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.231      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.231      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.231      ;
; 1.113  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.231      ;
; 50.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.513      ; 0.783      ;
; 50.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag:jtag|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.517      ; 0.870      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|sys_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.120 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.455      ;
; 1.120 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.455      ;
; 1.120 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.455      ;
; 1.120 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.455      ;
; 1.120 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.455      ;
; 1.120 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.455      ;
; 1.120 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.455      ;
; 1.120 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.455      ;
; 1.121 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.454      ;
; 1.130 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.460      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_valid                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.451      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.451      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.451      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.451      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.451      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.451      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.447      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.447      ;
; 1.133 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.451      ;
; 1.134 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_new_inst                                                                                                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.450      ;
; 1.134 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_write                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.450      ;
; 1.134 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                  ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.450      ;
; 1.135 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.450      ;
; 1.137 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.460      ;
; 1.137 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.460      ;
; 1.141 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.449      ;
; 1.141 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.449      ;
; 1.141 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[6]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.449      ;
; 1.141 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.449      ;
; 1.141 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.449      ;
; 1.147 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009|saved_grant[0]                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.454      ;
; 1.162 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.473      ;
; 1.162 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.473      ;
; 1.162 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[3]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.473      ;
; 1.162 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[0]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.473      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[19]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][19]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[20]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.480      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][20]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.480      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[21]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][21]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][8]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.480      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[23]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.480      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][23]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.480      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][26]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.480      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][28]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[31]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][31]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[16]                                                                       ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][16]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][3]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][2]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.481      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                                        ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.480      ;
; 1.174 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|mem[1][6]                                                                                    ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.480      ;
; 1.176 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.196      ; 1.456      ;
; 1.176 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.196      ; 1.456      ;
; 1.182 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[15]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.464      ;
; 1.182 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[14]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.464      ;
; 1.182 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[13]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.464      ;
; 1.182 ; niosII:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; niosII:u0|niosII_epcs:epcs|niosII_epcs_sub:the_niosII_epcs_sub|endofpacketvalue_reg[12]                                                                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.464      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[7]                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[9]                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[10]                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator|av_readdata_pre[8]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.455      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.455      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator|av_readdata_pre[0]                                                                               ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.455      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[4]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[6]                                                                                                                                                             ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.321 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[11]                                                                                                                                                            ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                      ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.451      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.446      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.446      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.446      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]                                                                         ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.446      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.445      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.447      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.447      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.447      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.447      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.446      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.446      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]                                                                                   ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
; 1.322 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                 ; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.449      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.186 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.513      ;
; 1.186 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.513      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.209 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.508      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.224 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.206      ; 1.514      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_sys_pll:sys_pll|prev_reset                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.384 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.513      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.390 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.508      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.508      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.508      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.508      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.508      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.391 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.509      ;
; 1.397 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.520      ;
; 1.397 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_jtag:jtag|woverflow                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.520      ;
; 1.397 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.520      ;
; 1.397 ; niosII:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.520      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.303
Worst Case Available Settling Time: 16.293 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+-----------------------------+--------+-------+----------+---------+---------------------+
; Clock                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack            ; 1.780  ; 0.148 ; 6.673    ; 0.578   ; 4.737               ;
;  CLOCK_50                   ; 6.279  ; 0.155 ; 16.737   ; 1.186   ; 9.209               ;
;  altera_reserved_tck        ; 45.945 ; 0.186 ; 48.468   ; 0.578   ; 49.313              ;
;  u0|sys_pll|sd1|pll7|clk[0] ; 1.780  ; 0.148 ; 6.673    ; 1.120   ; 4.737               ;
; Design-wide TNS             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|sys_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 1544       ; 0          ; 40       ; 3        ;
; CLOCK_50                   ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; CLOCK_50                   ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 6806       ; 33         ; 296      ; 1        ;
; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50                   ; 26         ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; u0|sys_pll|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                   ; u0|sys_pll|sd1|pll7|clk[0] ; 33         ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 93346      ; 0          ; 0        ; 0        ;
+----------------------------+----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+------------+------------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 1544       ; 0          ; 40       ; 3        ;
; CLOCK_50                   ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; altera_reserved_tck        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; CLOCK_50                   ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 6806       ; 33         ; 296      ; 1        ;
; u0|sys_pll|sd1|pll7|clk[0] ; CLOCK_50                   ; 26         ; 0          ; 0        ; 0        ;
; altera_reserved_tck        ; u0|sys_pll|sd1|pll7|clk[0] ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                   ; u0|sys_pll|sd1|pll7|clk[0] ; 33         ; 0          ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 93346      ; 0          ; 0        ; 0        ;
+----------------------------+----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 223      ; 0        ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 1412     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; altera_reserved_tck        ; altera_reserved_tck        ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50                   ; CLOCK_50                   ; 223      ; 0        ; 0        ; 0        ;
; u0|sys_pll|sd1|pll7|clk[0] ; u0|sys_pll|sd1|pll7|clk[0] ; 1412     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 279   ; 279  ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                 ;
+-------------------------------------------------------------+----------------------------+-----------+---------------+
; Target                                                      ; Clock                      ; Type      ; Status        ;
+-------------------------------------------------------------+----------------------------+-----------+---------------+
; CLOCK_50                                                    ; CLOCK_50                   ; Base      ; Constrained   ;
; altera_reserved_tck                                         ; altera_reserved_tck        ; Base      ; Constrained   ;
; matrix_ctrl:u3|clk_driver_reg~0                             ;                            ; Base      ; Unconstrained ;
; matrix_ctrl:u3|state_reg.MAIN_LOOP                          ;                            ; Base      ; Unconstrained ;
; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ;                            ; Base      ; Unconstrained ;
; u0|sys_pll|sd1|pll7|clk[0]                                  ; u0|sys_pll|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; u0|sys_pll|sd1|pll7|clk[1]                                  ; u0|sys_pll|sd1|pll7|clk[1] ; Generated ; Constrained   ;
+-------------------------------------------------------------+----------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; ADC_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_IN[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_IN[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; ADC_CS_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; ADC_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_IN[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_IN[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; ADC_CS_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 07 18:41:46 2018
Info: Command: quartus_sta DE0Nano_NIOSII -c DE0Nano_NIOSII
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0Nano_NIOSII.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|sys_pll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|sys_pll|sd1|pll7|clk[0]} {u0|sys_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|sys_pll|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {u0|sys_pll|sd1|pll7|clk[1]} {u0|sys_pll|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'd:/tareas/arquitectura/proyectos/proyecto3/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'd:/tareas/arquitectura/proyectos/proyecto3/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'd:/tareas/arquitectura/proyectos/proyecto3/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'
Critical Warning (332012): Synopsys Design Constraints File file not found: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: matrix_ctrl:u3|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:u3|ctrl_sr[1] is being clocked by matrix_ctrl:u3|state_reg.MAIN_LOOP
Warning (332060): Node: matrix_ctrl:u3|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register matrix_ctrl:u3|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0] is being clocked by matrix_ctrl:u3|clk_driver_reg~0
Warning (332060): Node: niosII:u0|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by niosII:u0|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.780               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     6.279               0.000 CLOCK_50 
    Info (332119):    45.945               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.318               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.673               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    16.737               0.000 CLOCK_50 
    Info (332119):    48.468               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.070               0.000 altera_reserved_tck 
    Info (332119):     1.908               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     2.025               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.737               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.490               0.000 CLOCK_50 
    Info (332119):    49.541               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.303
    Info (332114): Worst Case Available Settling Time: 13.391 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: matrix_ctrl:u3|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:u3|ctrl_sr[1] is being clocked by matrix_ctrl:u3|state_reg.MAIN_LOOP
Warning (332060): Node: matrix_ctrl:u3|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register matrix_ctrl:u3|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0] is being clocked by matrix_ctrl:u3|clk_driver_reg~0
Warning (332060): Node: niosII:u0|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by niosII:u0|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.580               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     6.653               0.000 CLOCK_50 
    Info (332119):    46.438               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.300               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.002               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    17.095               0.000 CLOCK_50 
    Info (332119):    48.695               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.973
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.973               0.000 altera_reserved_tck 
    Info (332119):     1.696               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     1.806               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.739               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.490               0.000 CLOCK_50 
    Info (332119):    49.501               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.303
    Info (332114): Worst Case Available Settling Time: 14.034 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: matrix_ctrl:u3|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:u3|ctrl_sr[1] is being clocked by matrix_ctrl:u3|state_reg.MAIN_LOOP
Warning (332060): Node: matrix_ctrl:u3|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register matrix_ctrl:u3|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0] is being clocked by matrix_ctrl:u3|clk_driver_reg~0
Warning (332060): Node: niosII:u0|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by niosII:u0|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.264               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     8.316               0.000 CLOCK_50 
    Info (332119):    47.976               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     0.155               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 8.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.075               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):    18.057               0.000 CLOCK_50 
    Info (332119):    49.423               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.578
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.578               0.000 altera_reserved_tck 
    Info (332119):     1.120               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     1.186               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 u0|sys_pll|sd1|pll7|clk[0] 
    Info (332119):     9.209               0.000 CLOCK_50 
    Info (332119):    49.313               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.303
    Info (332114): Worst Case Available Settling Time: 16.293 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Fri Dec 07 18:41:53 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


