# Reading C:/modeltech_6.6d/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do run.do 
# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling interface tb_ifc
# -- Compiling module instr_register_test
# -- Compiling module top
# ** Error: ../lab2/lab01_testbench-interface/top.sv(10): near "clk": syntax error, unexpected "IDENTIFIER", expecting "or" or ')' or ','
# ** Error: ../lab2/lab01_testbench-interface/top.sv(16): near "endclocking": syntax error, unexpected "endclocking"
# ** Error: C:/modeltech_6.6d/win32/vlog failed.
# Error in macro ./run.do line 20
# C:/modeltech_6.6d/win32/vlog failed.
#     while executing
# "vlog -sv -timescale "1ns/1ns" -work work       -f sources.txt"
#     invoked from within
# "if {$compile_on || [batch_mode] == 0} {
#   vlib work
#   vlog -sv -timescale "1ns/1ns" -work work       -f sources.txt
# }"
