{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1392206095671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1392206095671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 19:54:55 2014 " "Processing started: Wed Feb 12 19:54:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1392206095671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1392206095671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex20 -c ex20 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex20 -c ex20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1392206095671 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1392206096406 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ex20 ex20.v(5) " "Verilog Module Declaration warning at ex20.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ex20\"" {  } { { "ex20.v" "" { Text "D:/FpgaExample/ex20/ex20.v" 5 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1392206096531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex20.v 1 1 " "Found 1 design units, including 1 entities, in source file ex20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex20 " "Found entity 1: ex20" {  } { { "ex20.v" "" { Text "D:/FpgaExample/ex20/ex20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392206096546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392206096546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydebug.v 1 1 " "Found 1 design units, including 1 entities, in source file mydebug.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydebug " "Found entity 1: mydebug" {  } { { "mydebug.v" "" { Text "D:/FpgaExample/ex20/mydebug.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392206096546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392206096546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex20 " "Elaborating entity \"ex20\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1392206096609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydebug mydebug:mydebug_inst " "Elaborating entity \"mydebug\" for hierarchy \"mydebug:mydebug_inst\"" {  } { { "ex20.v" "mydebug_inst" { Text "D:/FpgaExample/ex20/ex20.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392206096656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe mydebug:mydebug_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\"" {  } { { "mydebug.v" "altsource_probe_component" { Text "D:/FpgaExample/ex20/mydebug.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392206096687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mydebug:mydebug_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\"" {  } { { "mydebug.v" "" { Text "D:/FpgaExample/ex20/mydebug.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1392206096703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mydebug:mydebug_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1392206096703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1392206096703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 8 " "Parameter \"probe_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1392206096703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1392206096703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1392206096703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1392206096703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1392206096703 ""}  } { { "mydebug.v" "" { Text "D:/FpgaExample/ex20/mydebug.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1392206096703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392206097593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392206097640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"mydebug:mydebug_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392206097703 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "source altsource_probe_component 1 2 " "Port \"source\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "mydebug.v" "altsource_probe_component" { Text "D:/FpgaExample/ex20/mydebug.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1392206097906 "|ex20|mydebug:mydebug_inst|altsource_probe:altsource_probe_component"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1392206100703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1392206101109 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1392206101203 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1392206101203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1392206101531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1392206102593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1392206102593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1392206102671 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1392206102671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "197 " "Implemented 197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1392206102671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1392206102671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1392206102718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 19:55:02 2014 " "Processing ended: Wed Feb 12 19:55:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1392206102718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1392206102718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1392206102718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1392206102718 ""}
