<root><simulation><result_generated_time />2023-05-16 18:12:20<layer><layer_spec />{'B': 1, 'K': 486, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />54867456<total_data_size_element />{'W': 1119744, 'I': 112896, 'O': 23814}<total_data_reuse />{'W': 49, 'I': 486.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [81, 1, 1], 'I': [21, 1, 1], 'O': [189, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 3)], [('FY', 3), ('K', 9)]], [], []]<I />[[[('K', 3)], [('K', 9)]], [[('OY', 7)], [('FY', 3)]], [], []]<O />[[[], [('FY', 3)]], [[('OY', 7), ('K', 3)], [('K', 9)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 16), ('FX', 3), ('C', 4), ('C', 4), ('OX', 7), ('K', 18)], []]<I />[[], [('C', 16), ('FX', 3), ('C', 4), ('C', 4), ('OX', 7), ('K', 18)], []]<O />[[('C', 16), ('FX', 3), ('C', 4), ('C', 4)], [('OX', 7), ('K', 18)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 1, 7, 1], 'I': [63.0, 0.43, 18.0, 1.0], 'O': [3.0, 768, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 8957952, 8957952], 'I': [8, 903168, 903168], 'O': [8, 190512, 190512], 'O_partial': [8, 0, 0], 'O_final': [0, 190512, 190512]}<actual_mem_utilization_individual />{'W': [0.02, 0.27, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.3, 0.0], 'I': [0.02, 0.3, 0.0], 'O': [0.02, 0.3, 0.0]}<effective_mem_size_bit />{'W': [8, 497664, 8957952], 'I': [8, 903168, 903168], 'O': [8, 27216, 190512], 'O_partial': [8, 0, 0], 'O_final': [0, 27216, 190512]}<total_unit_count />{'W': [567, 81, 1, 1], 'I': [567, 21, 1, 1], 'O': [567, 189, 1, 1]}<unique_unit_count />{'W': [81, 81, 1, 1], 'I': [9, 21, 1, 1], 'O': [189, 189, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [63.0, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7838208, 7838208], [7838208, 1119744], [1119744, 0]]<I />[[870911, 2032128], [2032128, 112896], [112896, 0]]<O />[[(18265338, 18289152), (23814, 0)], [(0, 23814), (23814, 0)], [(0, 23814), (0, 0)]]<O_partial />[[(18265338, 18289152), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (23814, 0)], [(0, 23814), (23814, 0)], [(0, 23814), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[979776, 979776], [122472, 17496], [4374, 0]]<I />[[108864, 254016], [31752, 1764], [441, 0]]<O />[[(2283167, 2286144), (2977, 0)], [(0, 372), (372, 0)], [(0, 93), (0, 0)]]<O_partial />[([2283167, 2286144], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [2977, 0]), ([0, 372], [372, 0]), ([0, 93], [0, 0])]</mem_access_count_word><mac_count><active />54867456<idle />44222976</mac_count></basic_info><energy><total_energy />122178461.3<mem_energy_breakdown><W />[686.4, 14519.3, 5825.5]<I />[129.2, 3506.7, 587.3]<O />[1601.6, 73.7, 123.9]</mem_energy_breakdown><MAC_energy><active_MAC />119940258.8<idle_MAC />2211148.8<total />122151407.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4618<utilization_without_data_loading />0.5537<utilization_spatial />0.5537<utilization_temporal_with_data_loading />0.834<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />116029<latency_cycle_without_data_loading />96768<ideal_computing_cycle />96768<data_loading><load_cycle_total />19261<load_cycle_individual />{'W': [2, 17496, 0], 'I': [1, 1764, 0]}<load_cycle_combined />{'W': 17496, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-96767], [-96767, 0], [-96768, -96768]], 'I': [[-96767], [-96767, -96767], [-96768, -96768]], 'O': [[-96768], [-96768, -96390], [-96396, -96675]]}<mem_stall_cycle_shared />{'W': [[-96767], [-96767, 0], [0, 0]], 'I': [[-96767], [-96767, 0], [0, 0]], 'O': [[-96768], [-96768, -96390], [-96396, -96675]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 8957952, 8957952], 'I': [8, 903168, 903168], 'O': [8, 190512, 190512], 'O_partial': [8, 0, 0], 'O_final': [0, 190512, 190512]}<data_size_each_level_total />{'W': [648, 8957952, 8957952], 'I': [168, 903168, 903168], 'O': [1512, 190512, 190512]}<loop_cycles_each_level />{'W': [1, 96768, 96768], 'I': [1, 96768, 96768], 'O': [768, 96768, 96768]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 18, 1], 'O': [768, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [648.0, 92.6], [92.6, 92.6]], 'I': [[3.4, 8.0], [168.0, 9.3], [9.3, 9.3]], 'O': [[8.0, 0.0], [2.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [648.0, 92.6], [92.6, 92.6]], 'I': [[3.4, 8.0], [168.0, 168.0], [168.0, 9.3]], 'O': [[8.0, 8.0], [1512.0, 2.0], [2.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [648.0, 92.6], [92.6, 0]], 'I': [[3.4, 8.0], [168.0, 9.3], [9.3, 0]], 'O': [[8.0, 0.0], [2.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [818.0, 103.9], [101.9, 2.0]], 'I': [[3.4, 8.0], [818.0, 103.9], [101.9, 2.0]], 'O': [[8.0, 0.0], [818.0, 103.9], [101.9, 2.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 96768], [1, 1, 96768], [96768, 96768, 1]], 'I': [[1, 1, 96768], [1, 1, 96768], [96768, 96768, 1]], 'O': [[1, 1, 96768], [768, 768, 126], [96768, 96768, 1]]}<trans_time_real />{'W': [[0, 1, 96768], [[0, 1, 96768], [1, 1, 96768]], [[17496, 96768, 1], [4374, 96768, 1]]], 'I': [[0, 1, 96768], [[0, 1, 96768], [0, 1, 96768]], [[1764, 96768, 1], [441, 96768, 1]]], 'O': [[0, 1, 96768], [[0, 768, 126], [3, 768, 126]], [[372, 96768, 1], [93, 96768, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-79272, -92394]], 'I': [[-1], [-1, -1], [-95004, -96327]], 'O': [[-1], [-768, -765], [-96396, -96675]]}<single_stall_count />{'W': [96767, 96767, 0], 'I': [96767, 96767, 0], 'O': [96768, 126, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [372, 0]}, 1: {'W': [96767, 0], 'I': [0, 0], 'O': [378, 372]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-96768, -96768], [-96396, -96768]], 1: [[-1, -96768], [-96390, -96396]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>