LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY registro_universal IS
	PORT(clock,reset,en,en2,R,L,enR,enL,: IN STD_LOGIC;
		 Ent,Ent2: IN STD_LOGIC_VECTOR(7 downto 0);
		 Q : OUT STD_LOGIC_VECTOR (7 downto 0));
END registro_universal;

ARCHITECTURE solution OF registro_universal IS
BEGIN
	PROCESS(clock,reset)
	BEGIN
		if reset='0' then temp<="00000000";
		elsif (clock'event and clock='1') then
			if(en='1') then 
				Q<=Ent;
			elsif(enR='1') then
				desplazamiento: for i in 0 to k-2 loop
				Q(i) <= Q(i+1);
				end loop;
				Q(k-1) <= R;
			elsif(enL='1') then
				desplazamiento: for i in n to k-2 loop  
                Q(i)<= Q(i-1);  
				end loop;  
				Q(k-1)<= R;
			elsif(en2='1') then
				Q<=Ent2;
			end if;
		end if;
	end process;
END solution;
