// Seed: 1211789401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri   id_0,
    output logic id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  logic id_4,
    input  wor   id_5,
    output tri   id_6,
    input  tri1  id_7,
    output tri   id_8
);
  wire id_10;
  wire id_11;
  always @(1 or posedge 1'h0) begin
    id_1 <= id_4;
  end
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
