#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 10 21:35:28 2021
# Process ID: 15860
# Current directory: C:/Users/raoja/Desktop/uni/520/finalproject/maybe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10804 C:\Users\raoja\Desktop\uni\520\finalproject\maybe\maybe.xpr
# Log file: C:/Users/raoja/Desktop/uni/520/finalproject/maybe/vivado.log
# Journal file: C:/Users/raoja/Desktop/uni/520/finalproject/maybe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/raoja/Desktop/uni/520/finalproject/maybe/maybe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/raoja/Desktop/uni/520/finalproject/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/raoja/Desktop/uni/520/sources/zybo/adventures_with_ip_integrator/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.914 ; gain = 275.793
open_bd_design {C:/Users/raoja/Desktop/uni/520/finalproject/maybe/maybe.srcs/sources_1/bd/halol/halol.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <halol> from BD file <C:/Users/raoja/Desktop/uni/520/finalproject/maybe/maybe.srcs/sources_1/bd/halol/halol.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1251.895 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 10 21:41:20 2021...
