[COREGEN.VHDL Component Instantiation.ram]
type=template
text000=" "
text001=" "
text002="-- The following code must appear in the VHDL architecture header:"
text003=" "
text004="component ram"
text005="    port ("
text006="    addr: IN std_logic_VECTOR(7 downto 0);"
text007="    clk: IN std_logic;"
text008="    din: IN std_logic_VECTOR(7 downto 0);"
text009="    dout: OUT std_logic_VECTOR(7 downto 0);"
text010="    we: IN std_logic);"
text011="end component;"
text012=""
text013=""
text014=""
text015=""
text016=" "
text017="-------------------------------------------------------------"
text018=" "
text019="-- The following code must appear in the VHDL architecture body."
text020="-- Substitute your own instance name and net names."
text021=" "
text022="your_instance_name : ram"
text023="        port map ("
text024="            addr => addr,"
text025="            clk => clk,"
text026="            din => din,"
text027="            dout => dout,"
text028="            we => we);"
text029=" "
[COREGEN.VERILOG Component Instantiation.ram]
type=template
text000=" "
text001=" "
text002="// The following must be inserted into your Verilog file for this"
text003="// core to be instantiated. Change the instance name and port connections"
text004="// (in parentheses) to your own signal names."
text005=" "
text006="ram YourInstanceName ("
text007="    .addr(addr),"
text008="    .clk(clk),"
text009="    .din(din),"
text010="    .dout(dout),"
text011="    .we(we));"
text012=""
text013=" "
[COREGEN.VHDL Component Instantiation.rom]
type=template
text000=" "
text001=" "
text002="-- The following code must appear in the VHDL architecture header:"
text003=" "
text004="component rom"
text005="    port ("
text006="    addr: IN std_logic_VECTOR(9 downto 0);"
text007="    clk: IN std_logic;"
text008="    dout: OUT std_logic_VECTOR(13 downto 0));"
text009="end component;"
text010=""
text011=""
text012=""
text013=""
text014=" "
text015="-------------------------------------------------------------"
text016=" "
text017="-- The following code must appear in the VHDL architecture body."
text018="-- Substitute your own instance name and net names."
text019=" "
text020="your_instance_name : rom"
text021="        port map ("
text022="            addr => addr,"
text023="            clk => clk,"
text024="            dout => dout);"
text025=" "
[COREGEN.VERILOG Component Instantiation.rom]
type=template
text000=" "
text001=" "
text002="// The following must be inserted into your Verilog file for this"
text003="// core to be instantiated. Change the instance name and port connections"
text004="// (in parentheses) to your own signal names."
text005=" "
text006="rom YourInstanceName ("
text007="    .addr(addr),"
text008="    .clk(clk),"
text009="    .dout(dout));"
text010=""
text011=" "
