<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3660' ll='3666' type='llvm::SDValue llvm::TargetLowering::joinRegisterPartsIntoValue(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, const llvm::SDValue * Parts, unsigned int NumParts, llvm::MVT PartVT, llvm::EVT ValueVT, Optional&lt;CallingConv::ID&gt; CC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3659'>/// Target-specific combining of register parts into its original value</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='171' u='c' c='_ZL16getCopyFromPartsRN4llvm12SelectionDAGERKNS_5SDLocEPKNS_7SDValueEjNS_3MVTENS_3EVTEPKNS_5ValueENS_8OptionalIjEENSD_INS_3ISD8NodeTypeEEE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4230' c='_ZNK4llvm17ARMTargetLowering26joinRegisterPartsIntoValueERNS_12SelectionDAGERKNS_5SDLocEPKNS_7SDValueEjNS_3MVTENS_3EVTENS_8OptionalIjEE'/>
