`default_nettype none

module mac (
    input wire clk,
    input wire rst_n,
    input wire [7:0] data_in,
    input wire [1:0] op,
    output reg signed [23:0] acc,
    output reg valid,
    output reg overflow
);

    localparam OP_NOP   = 2'b00;
    localparam OP_LOADW = 2'b01;
    localparam OP_MAC   = 2'b10;
    localparam OP_CLEAR = 2'b11;


    reg signed [7:0] weight;

    reg signed [7:0] s1_act;
    reg [1:0] s1_op;

    reg signed [15:0] s2_product;
    reg [1:0]  s2_op;

    wire signed [23:0] product_ext = {{8{s2_product[15]}}, s2_product};
    wire signed [23:0] sum = acc + product_ext;

    wire add_ovf = (acc[23] == product_ext[23]) && (sum[23] != acc[23]);

    //3 Stage Pipeline
    //First Stage, Capture Inputs and Load Weights

    always @(posedge clk) begin
        if (!rst_n) begin
            weight <= 8'sd0;
            s1_act <= 8'sd0;
            s1_op  <= OP_NOP;
        end else begin
            s1_act <= $signed(data_in);
            s1_op  <= op;
            if (op == OP_LOADW)
                weight <= $signed(data_in);
        end
    end

    //Second Stage, Multiply

    always @(posedge clk) begin
        if (!rst_n) begin
            s2_product <= 16'sd0;
            s2_op      <= OP_NOP;
        end else begin
            s2_op <= s1_op;
            if (s1_op == OP_MAC)
                s2_product <= weight * s1_act;
            else
                s2_product <= 16'sd0;
        end
    end

    //Third Stage, Accum

    always @(posedge clk) begin
        if (!rst_n) begin
            acc      <= 24'sd0;
            overflow <= 1'b0;
            valid    <= 1'b0;
        end else begin
            valid <= (s2_op == OP_MAC);
            case (s2_op)
                OP_MAC: begin
                    acc <= sum;
                    if (add_ovf)
                        overflow <= 1'b1;
                end
                OP_CLEAR: begin
                    acc      <= 24'sd0;
                    overflow <= 1'b0;
                end
                default: ;
            endcase
        end
    end


endmodule