{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "16", "@timestamp": "2019-12-16T05:26:38.000038-05:00", "@year": "2019", "@month": "12"}, "ait:date-sort": {"@day": "01", "@year": "2016", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-05-07T17:07:51.003289Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "@orcid": "0000-0002-6684-9416", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Silva", "@auid": "57212234933", "ce:indexed-name": "Silva J."}]}, "citation-title": "On-chip reconfigurable hardware accelerators for popcount computations", "abstracts": "\u00a9 2016 Valery Sklyarov et al.Popcount computations are widely used in such areas as combinatorial search, data processing, statistical analysis, and bio- and chemical informatics. In many practical problems the size of initial data is very large and increase in throughput is important. The paper suggests two types of hardware accelerators that are (1) designed in FPGAS and (2) implemented in Zynq-7000 all programmable systems-on-chip with partitioning of algorithms that use popcounts between software of ARM Cortex-A9 processing system and advanced programmable logic. A three-level system architecture that includes a general-purpose computer, the problem-specific ARM, and reconfigurable hardware is then proposed. The results of experiments and comparisons with existing benchmarks demonstrate that although throughput of popcount computations is increased in FPGA-based designs interacting with general-purpose computers, communication overheads (in experiments with PCI express) are significant and actual advantages can be gained if not only popcount but also other types of relevant computations are implemented in hardware. The comparison of software/hardware designs for Zynq-7000 all programmable systems-on-chip with pure software implementations in the same Zynq-7000 devices demonstrates increase in performance by a factor ranging from 5 to 19 (taking into account all the involved communication overheads between the programmable logic and the processing systems).", "correspondence": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "http://www.hindawi.com/journals/ijrc/", "@type": "email"}}, "translated-sourcetitle": {"$": "International Journal of Reconfigurable Computing", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "2016"}}, "@type": "j", "sourcetitle": "International Journal of Reconfigurable Computing", "publicationdate": {"year": "2016", "date-text": {"@xfab-added": "true", "$": "2016"}}, "sourcetitle-abbrev": "Int. J. Reconfigurable Comput.", "@country": "usa", "issn": [{"$": "16877209", "@type": "electronic"}, {"$": "16877195", "@type": "print"}], "publicationyear": {"@first": "2016"}, "publisher": {"affiliation": {"address-part": "410 Park Avenue, 15th Floor, 287 pmb", "postal-code": "NY 10022", "@country": "usa", "city": "New York"}, "publishername": "Hindawi Publishing Corporation"}, "article-number": "8972065", "@srcid": "19700182337"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.2", "classification-description": "Data Processing"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": "1708"}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2016 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "07", "@timestamp": "BST 14:57:29", "@year": "2016", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "609230800", "@idtype": "PUI"}, {"$": "647769679", "@idtype": "CAR-ID"}, {"$": "20161402193146", "@idtype": "CPX"}, {"$": "84961904282", "@idtype": "SCP"}, {"$": "84961904282", "@idtype": "SGR"}], "ce:doi": "10.1155/2016/8972065"}}, "tail": {"bibliography": {"@refcount": "44", "reference": [{"ref-fulltext": "K. H. Rosen, J. G. Michaels, J. L. Gross, J. W. Grossman, and D. R. Shier, Eds., Handbook of Discrete and Combinatorial Mathematics, CRC Press, Boca Raton, Fla, USA, 2000.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003442186", "@idtype": "SGR"}}, "ref-text": "CRC Press, Boca Raton, Fla, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.H.", "@_fa": "true", "ce:surname": "Rosen", "ce:indexed-name": "Rosen K.H."}, {"@seq": "2", "ce:initials": "J.G.", "@_fa": "true", "ce:surname": "Michaels", "ce:indexed-name": "Michaels J.G."}, {"@seq": "3", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Gross", "ce:indexed-name": "Gross J.L."}, {"@seq": "4", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Grossman", "ce:indexed-name": "Grossman J.W."}, {"@seq": "5", "ce:initials": "D.R.", "@_fa": "true", "ce:surname": "Shier", "ce:indexed-name": "Shier D.R."}]}, "ref-sourcetitle": "Handbook of Discrete and Combinatorial Mathematics"}}, {"ref-fulltext": "T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, Introduction to Algorithms, MIT Press, Cambridge, Mass, USA, 3rd edition, 2009.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "MIT Press, Cambridge, Mass, USA, 3rd edition", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stein", "ce:indexed-name": "Stein C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottosin, and L. Cheremisiniva, Combinatorial Algorithms of Discrete Mathematics, TUT Press, 2008.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, and A. Sudnitson, \"Fast matrix covering in all programmable systems-on-chip, \" Elektronika ir Elektrotechnika, vol. 20, no. 5, pp. 150-153, 2014.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Fast matrix covering in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84901019834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "20", "@issue": "5"}, "pagerange": {"@first": "150", "@last": "153"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Elektronika Ir Elektrotechnika"}}, {"ref-fulltext": "P. P. Putnam, G. Zhang, and P. A. Wilsey, \"Acomparisonstudyof succinct data structures for use inGWAS, \" BMC Bioinformatics, vol. 14, no. 1, article 369, 2013.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Acomparisonstudyof succinct data structures for use inGWAS"}, "refd-itemidlist": {"itemid": {"$": "84890495673", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}}, "ref-text": "article 369", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.P.", "@_fa": "true", "ce:surname": "Putnam", "ce:indexed-name": "Putnam P.P."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang G."}, {"@seq": "3", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Wilsey", "ce:indexed-name": "Wilsey P.A."}]}, "ref-sourcetitle": "BMC Bioinformatics"}}, {"ref-fulltext": "G. Jacobson, \"Space-efficient static trees and graphs, \" in Proceedings of the 30th Annual Symposiumon Foundations ofComputer Science (SFCS 89), pp. 549-554, Research Triangle Park, NC, USA, November 1989.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1989"}, "ref-title": {"ref-titletext": "Space-efficient static trees and graphs"}, "refd-itemidlist": {"itemid": {"$": "0024770899", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "549", "@last": "554"}}, "ref-text": "Research Triangle Park, NC, USA, November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Jacobson", "ce:indexed-name": "Jacobson G."}]}, "ref-sourcetitle": "Proceedings of the 30th Annual Symposiumon Foundations OfComputer Science (SFCS 89)"}}, {"ref-fulltext": "X. Wan, C. Yang, Q. Yang et al., \"BOOST: a fast approach to detecting gene-gene interactions in genome-wide case-control studies, \"The American Journal of Human Genetics, vol. 87, no. 3, pp. 325-340, 2010.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "BOOST: A fast approach to detecting gene-gene interactions in genome-wide case-control studies"}, "refd-itemidlist": {"itemid": {"$": "77956395423", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "87", "@issue": "3"}, "pagerange": {"@first": "325", "@last": "340"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wan", "ce:indexed-name": "Wan X."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Yang", "ce:indexed-name": "Yang C."}, {"@seq": "3", "ce:initials": "Q.", "@_fa": "true", "ce:surname": "Yang", "ce:indexed-name": "Yang Q."}], "et-al": null}, "ref-sourcetitle": "The American Journal of Human Genetics"}}, {"ref-fulltext": "A. Gyenesei, J. Moody, A. Laiho, C. A. M. Semple, C. S. Haley, and W.-H. Wei, \"BiForce toolbox: powerful high-throughput computational analysis of gene-gene interactions in genomewide association studies, \" Nucleic Acids Research, vol. 40, no. 1, pp. W628-W632, 2012.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "BiForce toolbox: Powerful high-throughput computational analysis of gene-gene interactions in genomewide association studies"}, "refd-itemidlist": {"itemid": {"$": "84864431927", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "40", "@issue": "1"}, "pagerange": {"@first": "W628", "@last": "W632"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Gyenesei", "ce:indexed-name": "Gyenesei A."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Moody", "ce:indexed-name": "Moody J."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Laiho", "ce:indexed-name": "Laiho A."}, {"@seq": "4", "ce:initials": "C.A.M.", "@_fa": "true", "ce:surname": "Semple", "ce:indexed-name": "Semple C.A.M."}, {"@seq": "5", "ce:initials": "C.S.", "@_fa": "true", "ce:surname": "Haley", "ce:indexed-name": "Haley C.S."}, {"@seq": "6", "ce:initials": "W.-H.", "@_fa": "true", "ce:surname": "Wei", "ce:indexed-name": "Wei W.-H."}]}, "ref-sourcetitle": "Nucleic Acids Research"}}, {"ref-fulltext": "C. Hafemeister, R. Krause, and A. Schliep, \"Selecting oligonucleotide probes for whole-genome tiling arrays with a crosshybridization potential, \" IEEE/ACM Transactions on Computational Biology and Bioinformatics, vol. 8, no. 6, pp. 1642-1652, 2011.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Selecting oligonucleotide probes for whole-genome tiling arrays with a crosshybridization potential"}, "refd-itemidlist": {"itemid": {"$": "80052877292", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "6"}, "pagerange": {"@first": "1642", "@last": "1652"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Hafemeister", "ce:indexed-name": "Hafemeister C."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Krause", "ce:indexed-name": "Krause R."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Schliep", "ce:indexed-name": "Schliep A."}]}, "ref-sourcetitle": "IEEE/ACM Transactions on Computational Biology and Bioinformatics"}}, {"ref-fulltext": "O. Milenkovic and N. Kashyap, \"On the design of codes for DNA computing, \" in Coding and Cryptography, O. Ytrehus, Ed., vol. 3969 of Lecture Notes in Computer Science, pp. 100-119, Springer, Berlin, Germany, 2006.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "On the design of codes for DNA computing"}, "refd-itemidlist": {"itemid": {"$": "33746718103", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "100", "@last": "119"}}, "ref-text": "O. Ytrehus, Ed., vol. 3969 of Lecture Notes in Computer Science Springer, Berlin, Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Milenkovic", "ce:indexed-name": "Milenkovic O."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Kashyap", "ce:indexed-name": "Kashyap N."}]}, "ref-sourcetitle": "Coding and Cryptography"}}, {"ref-fulltext": "A. M. Bolger, M. Lohse, and B. Usadel, \"Trimmomatic: a flexible trimmer for Illumina sequence data, \" Bioinformatics, vol. 30, no. 15, pp. 2114-2120, 2014.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Trimmomatic: A flexible trimmer for Illumina sequence data"}, "refd-itemidlist": {"itemid": {"$": "84905049901", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "30", "@issue": "15"}, "pagerange": {"@first": "2114", "@last": "2120"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.M.", "@_fa": "true", "ce:surname": "Bolger", "ce:indexed-name": "Bolger A.M."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Lohse", "ce:indexed-name": "Lohse M."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Usadel", "ce:indexed-name": "Usadel B."}]}, "ref-sourcetitle": "Bioinformatics"}}, {"ref-fulltext": "T. D. Wu and S. Nacu, \"Fast and SNP-tolerant detection of complex variants and splicing in short reads, \" Bioinformatics, vol. 26, no. 7, pp. 873-881, 2010.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Fast and SNP-tolerant detection of complex variants and splicing in short reads"}, "refd-itemidlist": {"itemid": {"$": "77951820899", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "26", "@issue": "7"}, "pagerange": {"@first": "873", "@last": "881"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.D.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu T.D."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Nacu", "ce:indexed-name": "Nacu S."}]}, "ref-sourcetitle": "Bioinformatics"}}, {"ref-fulltext": "R. Nasr, R. Vernica, C. Li, and P. Baldi, \"Speeding up chemical searches using the inverted index: the convergence of chemoinformatics and text search methods, \" Journal of Chemical Information and Modeling, vol. 52, no. 4, pp. 891-900, 2012.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Speeding up chemical searches using the inverted index: The convergence of chemoinformatics and text search methods"}, "refd-itemidlist": {"itemid": {"$": "84862022229", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "52", "@issue": "4"}, "pagerange": {"@first": "891", "@last": "900"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Nasr", "ce:indexed-name": "Nasr R."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Vernica", "ce:indexed-name": "Vernica R."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li C."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Baldi", "ce:indexed-name": "Baldi P."}]}, "ref-sourcetitle": "Journal of Chemical Information and Modeling"}}, {"ref-fulltext": "Dalke Scientific Software, Faster Population Counts, 2011, http://dalkescientific.com/writings/diary/archive/2011/11/02/faster-popcount-update.html.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84961921576", "@idtype": "SGR"}}, "ref-sourcetitle": "Dalke Scientific Software and Faster Population Counts"}}, {"ref-fulltext": "X. Zhang, J. Qin, W. Wang, Y. Sun, and J. Lu, \"HmSearch: an efficient hamming distance query processing algorithm, \" in Proceedings of the 25th International Conference on Scientific and Statistical Database Management (SSDBM 13), Baltimore, Md, USA, July 2013.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "HmSearch: An efficient hamming distance query processing algorithm"}, "refd-itemidlist": {"itemid": {"$": "84960911780", "@idtype": "SGR"}}, "ref-text": "Baltimore, Md, USA, July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang X."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Qin", "ce:indexed-name": "Qin J."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang W."}, {"@seq": "4", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun Y."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lu", "ce:indexed-name": "Lu J."}]}, "ref-sourcetitle": "Proceedings of the 25th International Conference on Scientific and Statistical Database Management (SSDBM 13)"}}, {"ref-fulltext": "Intel Corporation, \"Intel\u00ae SSE4 Programming Reference, \" 2007, https://software.intel.com/sites/default/files/m/8/b/8/D9156103.pdf.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-website": {"ce:e-address": {"$": "https://software.intel.com/sites/default/files/m/8/b/8/D9156103.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "51849135153", "@idtype": "SGR"}}, "ref-text": "Intel Corporation", "ref-sourcetitle": "Intel\u00ae SSE4 Programming Reference"}}, {"ref-fulltext": "ARM, NEON\u2122 Version: 1. 0 Programmers Guide, 2013, http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957059049", "@idtype": "SGR"}}, "ref-text": "ARM", "ref-sourcetitle": "NEON\u2122 Version: 1.0 Programmers Guide"}}, {"ref-fulltext": "G. S. Manku, A. Jain, and A. D. Sarma, \"Detecting nearduplicates for web crawling, \" in Proceedings of the 16th InternationalWorldWideWeb Conference (WWW07), pp. 141-150, Banff, Canada, May 2007.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Detecting nearduplicates for web crawling"}, "refd-itemidlist": {"itemid": {"$": "35348911985", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "141", "@last": "150"}}, "ref-text": "Banff, Canada, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.S.", "@_fa": "true", "ce:surname": "Manku", "ce:indexed-name": "Manku G.S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Jain", "ce:indexed-name": "Jain A."}, {"@seq": "3", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Sarma", "ce:indexed-name": "Sarma A.D."}]}, "ref-sourcetitle": "Proceedings of the 16th InternationalWorldWideWeb Conference (WWW07)"}}, {"ref-fulltext": "K. Chen, \"Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions, \" IEEE Transactions on Circuits and Systems, vol. 36, no. 6, pp. 785-794, 1992.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "1992"}, "ref-title": {"ref-titletext": "Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions"}, "refd-itemidlist": {"itemid": {"$": "84939764389", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "36", "@issue": "6"}, "pagerange": {"@first": "785", "@last": "794"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen K."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems"}}, {"ref-fulltext": "P. D. Wendt, E. J. Coyle, and N. C. Gallagher, \"Stack filters, \" IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 34, no. 4, pp. 898-908, 1986.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "ref-title": {"ref-titletext": "Stack filters"}, "refd-itemidlist": {"itemid": {"$": "84939706148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "4"}, "pagerange": {"@first": "898", "@last": "908"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.D.", "@_fa": "true", "ce:surname": "Wendt", "ce:indexed-name": "Wendt P.D."}, {"@seq": "2", "ce:initials": "E.J.", "@_fa": "true", "ce:surname": "Coyle", "ce:indexed-name": "Coyle E.J."}, {"@seq": "3", "ce:initials": "N.C.", "@_fa": "true", "ce:surname": "Gallagher", "ce:indexed-name": "Gallagher N.C."}]}, "ref-sourcetitle": "IEEE Transactions on Acoustics, Speech, and Signal Processing"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Digital Hamming weight and distance analyzers for binary vectors and matrices, \" International Journal of Innovative Computing, Information and Control, vol. 9, no. 12, pp. 4825-4849, 2013.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "M. Storace and T. Poggi, \"Digital architectures realizing piecewise-linear multivariate functions: two FPGA implementations, \" International Journal of Circuit Theory and Applications, vol. 39, no. 1, pp. 1-15, 2011.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Digital architectures realizing piecewise-linear multivariate functions: Two FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "78651499977", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Storace", "ce:indexed-name": "Storace M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Poggi", "ce:indexed-name": "Poggi T."}]}, "ref-sourcetitle": "International Journal of Circuit Theory and Applications"}}, {"ref-fulltext": "K. Asada, S. Kumatsu, and M. Ikeda, \"Associative memory with minimum Hamming distance detector and its application to bus data encoding, \" in Proceedings of the IEEE Asia-Pacific Application-Specific Integrated Circuits, pp. 16-18, Seoul, South Korea, 1999.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Associative memory with minimum Hamming distance detector and its application to bus data encoding"}, "refd-itemidlist": {"itemid": {"$": "34249044219", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "16", "@last": "18"}}, "ref-text": "Seoul, South Korea", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Asada", "ce:indexed-name": "Asada K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kumatsu", "ce:indexed-name": "Kumatsu S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ikeda", "ce:indexed-name": "Ikeda M."}]}, "ref-sourcetitle": "Proceedings of the IEEE Asia-Pacific Application-Specific Integrated Circuits"}}, {"ref-fulltext": "C. Barral, J. S. Coron, and D. Naccache, \"Externalized fingerprint matching, \" in Proceedings of the International Conference on Biometric Authentication (ICBA 04), pp. 309-315, Hong Kong, 2004.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Externalized fingerprint matching"}, "refd-itemidlist": {"itemid": {"$": "34249093015", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "309", "@last": "315"}}, "ref-text": "Hong Kong", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Barral", "ce:indexed-name": "Barral C."}, {"@seq": "2", "ce:initials": "J.S.", "@_fa": "true", "ce:surname": "Coron", "ce:indexed-name": "Coron J.S."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Naccache", "ce:indexed-name": "Naccache D."}]}, "ref-sourcetitle": "Proceedings of the International Conference on Biometric Authentication (ICBA 04)"}}, {"ref-fulltext": "B. Zhang, R. Cheng, and F. Zhang, \"Secure Hamming distance based record linkage with malicious adversaries, \" Computers and Electrical Engineering, vol. 40, no. 6, pp. 1906-1916, 2014.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Secure Hamming distance based record linkage with malicious adversaries"}, "refd-itemidlist": {"itemid": {"$": "84906047190", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "40", "@issue": "6"}, "pagerange": {"@first": "1906", "@last": "1916"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang B."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Cheng", "ce:indexed-name": "Cheng R."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang F."}]}, "ref-sourcetitle": "Computers and Electrical Engineering"}}, {"ref-fulltext": "B. Parhami, \"Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters, \" IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 2, pp. 167-171, 2009.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems II: Express Briefs"}}, {"ref-fulltext": "S. J. Piestrak, \"EfficientHamming weight comparators of binary vectors, \" Electronics Letters, vol. 43, no. 11, pp. 611-612, 2007.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "EfficientHamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronics Letters"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and implementation of counting networks, \" Computing, vol. 97, no. 6, pp. 557-577, 2015.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing"}}, {"ref-fulltext": "E. El-Qawasmeh, \"Beating the popcount, \" International Journal of Information Technology, vol. 9, no. 1, pp. 1-18, 2003.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Beating the popcount"}, "refd-itemidlist": {"itemid": {"$": "84928377419", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "18"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "El-Qawasmeh", "ce:indexed-name": "El-Qawasmeh E."}]}, "ref-sourcetitle": "International Journal of Information Technology"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Multi-core DSP-based vector set bits counters/comparators, \" Journal of Signal Processing Systems, vol. 80, no. 3, pp. 309-322, 2015.", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Multi-core DSP-based vector set bits counters/comparators"}, "refd-itemidlist": {"itemid": {"$": "84928376304", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "80", "@issue": "3"}, "pagerange": {"@first": "309", "@last": "322"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Journal of Signal Processing Systems"}}, {"ref-fulltext": "D. E. Knuth, The Art of Computer Programming, Sorting and Searching, vol. 3, Addison-Wesley, London, UK, 2011.", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The Art of Computer Programming"}, "refd-itemidlist": {"itemid": {"$": "0003352252", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Addison-Wesley, London, UK", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "Sorting and Searching"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA, \" Microprocessors and Microsystems, vol. 38, no. 5, pp. 470-484, 2014.", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, and L. Titarenko, Synthesis and Optimization of FPGA-Based Systems, Springer, Berlin, Germany, 2014.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer, Berlin, Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-Based Systems"}}, {"ref-fulltext": "Xilinx, \"Zynq-7000 All Programmable SoC Technical Reference Manual, \" 2015, http://www.xilinx.com/support/documentation/user-guides/ug585-Zynq-7000-TRM.pdf.", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84947773005", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "Digilent, Nexys4\u2122 FPGA Board Reference Manual, 2013, http://www.digilentinc.com/Data/Products/NEXYS4/Nexys4-RM-VB1-Final-3.pdf.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/Data/Products/NEXYS4/Nexys4_RM_VB1_Final_3.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84949986102", "@idtype": "SGR"}}, "ref-text": "Digilent", "ref-sourcetitle": "Nexys4\u2122 FPGA Board Reference Manual"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, and C. Cardoso, Hardware/Software Co-Design for Programmable Systems-on-Chip, TUT Press, 2014.", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-Design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "Xilinx, \"VC707 Evaluation Board for the Virtex-7 FPGA User Guide, \" 2015, http://www.xilinx.com/support/documentation/boards-and-kits/vc707/ug885-VC707-Eval-Bd.pdf.", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/boards_and_kits/vc707/ug885_VC707_Eval_Bd.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84944047505", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "VC707 Evaluation Board for the Virtex-7 FPGA User Guide"}}, {"ref-fulltext": "Xilinx, 7 SeriesDSP48E1 SliceUser Guide, Xilinx, San Jose, Calif, USA, 2014, http://www.xilinx.com/support/documentation/user-guides/ug479-7Series-DSP48E1.pdf.", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84961966923", "@idtype": "SGR"}}, "ref-text": "Xilinx Xilinx, San Jose, Calif, USA", "ref-sourcetitle": "7 SeriesDSP48E1 SliceUser Guide"}}, {"ref-fulltext": "Avnet, \"ZedBoard (Zynq\u2122 Evaluation and Development) Hardware Users Guide, \" 2014, http://www.zedboard.org/sites/default/files/documentations/ZedBoard-HW-UG-v2-2.pdf.", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-text": "Avnet", "ref-sourcetitle": "ZedBoard (Zynq\u2122 Evaluation and Development) Hardware Users Guide"}}, {"ref-fulltext": "Digilent, ZyBo Reference Manual, 2014, http://digilentinc.com/Data/Products/ZYBO/ZYBO-RM-B-V6.pdf.", "@id": "40", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901851247", "@idtype": "SGR"}}, "ref-sourcetitle": "Digilent ZyBo Reference Manual"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Hardware implementations of software programs based on hierarchical finite state machine models, \" Computers and Electrical Engineering, vol. 39, no. 7, pp. 2145-2160, 2013.", "@id": "41", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Hardware implementations of software programs based on hierarchical finite state machine models"}, "refd-itemidlist": {"itemid": {"$": "84885601459", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "7"}, "pagerange": {"@first": "2145", "@last": "2160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computers and Electrical Engineering"}}, {"ref-fulltext": "S. E. Anderson, \"Counting bits set, in parallel, \" http://graphics.stanford.edu/~seander/bithacks.html#CountBitsSetParallel.", "@id": "42", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://graphics.stanford.edu/~seander/bithacks.html#CountBitsSetParallel", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901841271", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.E.", "@_fa": "true", "ce:surname": "Anderson", "ce:indexed-name": "Anderson S.E."}]}, "ref-sourcetitle": "Counting Bits Set, in Parallel"}}, {"ref-fulltext": "Xilinx, \"OS and Libraries Document Collection, Standalone (v. 4. 1). UG647, \" 2014, http://www.xilinx.com/support/documentation/sw-manuals/xilinx2014-2/oslib-rm.pdf.", "@id": "43", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/oslib_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84961952944", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "OS and Libraries Document Collection, Standalone (V. 4. 1).UG647"}}, {"ref-fulltext": "J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhang, \"High-level synthesis for FPGAs: from prototyping to deployment, \" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 4, pp. 473-491, 2011.", "@id": "44", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "High-level synthesis for FPGAS: From prototyping to deployment"}, "refd-itemidlist": {"itemid": {"$": "79953076698", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "30", "@issue": "4"}, "pagerange": {"@first": "473", "@last": "491"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Cong", "ce:indexed-name": "Cong J."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Liu", "ce:indexed-name": "Liu B."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Neuendorffer", "ce:indexed-name": "Neuendorffer S."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Noguera", "ce:indexed-name": "Noguera J."}, {"@seq": "5", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Vissers", "ce:indexed-name": "Vissers K."}, {"@seq": "6", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang Z."}]}, "ref-sourcetitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-84961904282", "dc:description": "\u00a9 2016 Valery Sklyarov et al.Popcount computations are widely used in such areas as combinatorial search, data processing, statistical analysis, and bio- and chemical informatics. In many practical problems the size of initial data is very large and increase in throughput is important. The paper suggests two types of hardware accelerators that are (1) designed in FPGAS and (2) implemented in Zynq-7000 all programmable systems-on-chip with partitioning of algorithms that use popcounts between software of ARM Cortex-A9 processing system and advanced programmable logic. A three-level system architecture that includes a general-purpose computer, the problem-specific ARM, and reconfigurable hardware is then proposed. The results of experiments and comparisons with existing benchmarks demonstrate that although throughput of popcount computations is increased in FPGA-based designs interacting with general-purpose computers, communication overheads (in experiments with PCI express) are significant and actual advantages can be gained if not only popcount but also other types of relevant computations are implemented in hardware. The comparison of software/hardware designs for Zynq-7000 all programmable systems-on-chip with pure software implementations in the same Zynq-7000 devices demonstrates increase in performance by a factor ranging from 5 to 19 (taking into account all the involved communication overheads between the programmable logic and the processing systems).", "prism:coverDate": "2016-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84961904282", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84961904282"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84961904282&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84961904282&origin=inward"}], "prism:publicationName": "International Journal of Reconfigurable Computing", "source-id": "19700182337", "citedby-count": "6", "prism:volume": "2016", "subtype": "ar", "dc:title": "On-chip reconfigurable hardware accelerators for popcount computations", "openaccess": "1", "openaccessFlag": "true", "prism:doi": "10.1155/2016/8972065", "prism:issn": "16877209 16877195", "article-number": "8972065", "dc:identifier": "SCOPUS_ID:84961904282", "dc:publisher": "Hindawi Publishing Corporation410 Park Avenue, 15th Floor, 287 pmbNew YorkNY 10022"}, "idxterms": {"mainterm": [{"$": "Chemical informatics", "@weight": "b", "@candidate": "n"}, {"$": "Combinatorial search", "@weight": "b", "@candidate": "n"}, {"$": "Communication overheads", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}, {"$": "Software implementation", "@weight": "b", "@candidate": "n"}, {"$": "Three level systems", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}]}}