0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/OmkarRPrabhu/Lab09/Lab09.srcs/sim_1/new/Dual_Port_Register_tb.v,1710838443,verilog,,,,Dual_Port_Register_tb,,,,,,,,
C:/Users/OmkarRPrabhu/Lab09/Lab09.srcs/sources_1/new/Dual_Port_Register.v,1711098781,verilog,,C:/Users/OmkarRPrabhu/Lab09/Lab09.srcs/sim_1/new/Dual_Port_Register_tb.v,,Dual_Port_Register,,,,,,,,
