.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* P0_2_Green */
.set P0_2_Green__0__DM__MASK, 0x1C0
.set P0_2_Green__0__DM__SHIFT, 6
.set P0_2_Green__0__DR, CYREG_PRT0_DR
.set P0_2_Green__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_2_Green__0__HSIOM_MASK, 0x00000F00
.set P0_2_Green__0__HSIOM_SHIFT, 8
.set P0_2_Green__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_2_Green__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_2_Green__0__MASK, 0x04
.set P0_2_Green__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_2_Green__0__OUT_SEL_SHIFT, 4
.set P0_2_Green__0__OUT_SEL_VAL, 0
.set P0_2_Green__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_2_Green__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_2_Green__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_2_Green__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_2_Green__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_2_Green__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_2_Green__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_2_Green__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_2_Green__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_2_Green__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_2_Green__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_2_Green__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_2_Green__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_2_Green__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_2_Green__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_2_Green__0__PC, CYREG_PRT0_PC
.set P0_2_Green__0__PC2, CYREG_PRT0_PC2
.set P0_2_Green__0__PORT, 0
.set P0_2_Green__0__PS, CYREG_PRT0_PS
.set P0_2_Green__0__SHIFT, 2
.set P0_2_Green__DR, CYREG_PRT0_DR
.set P0_2_Green__INTCFG, CYREG_PRT0_INTCFG
.set P0_2_Green__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_2_Green__MASK, 0x04
.set P0_2_Green__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_2_Green__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_2_Green__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_2_Green__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_2_Green__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_2_Green__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_2_Green__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_2_Green__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_2_Green__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_2_Green__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_2_Green__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_2_Green__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_2_Green__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_2_Green__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_2_Green__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_2_Green__PC, CYREG_PRT0_PC
.set P0_2_Green__PC2, CYREG_PRT0_PC2
.set P0_2_Green__PORT, 0
.set P0_2_Green__PS, CYREG_PRT0_PS
.set P0_2_Green__SHIFT, 2

/* PWM_3CMP_1 */
.set PWM_3CMP_1_datapath_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set PWM_3CMP_1_datapath_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set PWM_3CMP_1_datapath_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set PWM_3CMP_1_datapath_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set PWM_3CMP_1_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_3CMP_1_datapath_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set PWM_3CMP_1_datapath_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set PWM_3CMP_1_datapath_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set PWM_3CMP_1_datapath_u0__A0_REG, CYREG_UDB_W8_A0_02
.set PWM_3CMP_1_datapath_u0__A1_REG, CYREG_UDB_W8_A1_02
.set PWM_3CMP_1_datapath_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set PWM_3CMP_1_datapath_u0__D0_REG, CYREG_UDB_W8_D0_02
.set PWM_3CMP_1_datapath_u0__D1_REG, CYREG_UDB_W8_D1_02
.set PWM_3CMP_1_datapath_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_3CMP_1_datapath_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set PWM_3CMP_1_datapath_u0__F0_REG, CYREG_UDB_W8_F0_02
.set PWM_3CMP_1_datapath_u0__F1_REG, CYREG_UDB_W8_F1_02

/* P0_3_Blue */
.set P0_3_Blue__0__DM__MASK, 0xE00
.set P0_3_Blue__0__DM__SHIFT, 9
.set P0_3_Blue__0__DR, CYREG_PRT0_DR
.set P0_3_Blue__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_3_Blue__0__HSIOM_MASK, 0x0000F000
.set P0_3_Blue__0__HSIOM_SHIFT, 12
.set P0_3_Blue__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_3_Blue__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_3_Blue__0__MASK, 0x08
.set P0_3_Blue__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_3_Blue__0__OUT_SEL_SHIFT, 6
.set P0_3_Blue__0__OUT_SEL_VAL, 3
.set P0_3_Blue__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_3_Blue__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_3_Blue__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_3_Blue__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_3_Blue__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_3_Blue__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_3_Blue__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_3_Blue__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_3_Blue__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_3_Blue__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_3_Blue__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_3_Blue__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_3_Blue__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_3_Blue__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_3_Blue__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_3_Blue__0__PC, CYREG_PRT0_PC
.set P0_3_Blue__0__PC2, CYREG_PRT0_PC2
.set P0_3_Blue__0__PORT, 0
.set P0_3_Blue__0__PS, CYREG_PRT0_PS
.set P0_3_Blue__0__SHIFT, 3
.set P0_3_Blue__DR, CYREG_PRT0_DR
.set P0_3_Blue__INTCFG, CYREG_PRT0_INTCFG
.set P0_3_Blue__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_3_Blue__MASK, 0x08
.set P0_3_Blue__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_3_Blue__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_3_Blue__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_3_Blue__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_3_Blue__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_3_Blue__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_3_Blue__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_3_Blue__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_3_Blue__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_3_Blue__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_3_Blue__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_3_Blue__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_3_Blue__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_3_Blue__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_3_Blue__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_3_Blue__PC, CYREG_PRT0_PC
.set P0_3_Blue__PC2, CYREG_PRT0_PC2
.set P0_3_Blue__PORT, 0
.set P0_3_Blue__PS, CYREG_PRT0_PS
.set P0_3_Blue__SHIFT, 3

/* P1_6_Red */
.set P1_6_Red__0__DM__MASK, 0x1C0000
.set P1_6_Red__0__DM__SHIFT, 18
.set P1_6_Red__0__DR, CYREG_PRT1_DR
.set P1_6_Red__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_6_Red__0__HSIOM_MASK, 0x0F000000
.set P1_6_Red__0__HSIOM_SHIFT, 24
.set P1_6_Red__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_6_Red__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6_Red__0__MASK, 0x40
.set P1_6_Red__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_6_Red__0__OUT_SEL_SHIFT, 12
.set P1_6_Red__0__OUT_SEL_VAL, 2
.set P1_6_Red__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6_Red__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6_Red__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6_Red__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6_Red__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6_Red__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6_Red__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6_Red__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6_Red__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6_Red__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6_Red__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6_Red__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6_Red__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6_Red__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6_Red__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6_Red__0__PC, CYREG_PRT1_PC
.set P1_6_Red__0__PC2, CYREG_PRT1_PC2
.set P1_6_Red__0__PORT, 1
.set P1_6_Red__0__PS, CYREG_PRT1_PS
.set P1_6_Red__0__SHIFT, 6
.set P1_6_Red__DR, CYREG_PRT1_DR
.set P1_6_Red__INTCFG, CYREG_PRT1_INTCFG
.set P1_6_Red__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6_Red__MASK, 0x40
.set P1_6_Red__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6_Red__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6_Red__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6_Red__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6_Red__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6_Red__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6_Red__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6_Red__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6_Red__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6_Red__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6_Red__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6_Red__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6_Red__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6_Red__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6_Red__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6_Red__PC, CYREG_PRT1_PC
.set P1_6_Red__PC2, CYREG_PRT1_PC2
.set P1_6_Red__PORT, 1
.set P1_6_Red__PS, CYREG_PRT1_PS
.set P1_6_Red__SHIFT, 6

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A00

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
