// Seed: 1167402086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_9;
  assign id_3 = id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    output wire id_6,
    output wand id_7,
    input tri0 id_8
);
  if (1) wire id_10;
  else begin : id_11
    wire id_12;
  end
  xor (id_6, id_10, id_8, id_1);
  module_0(
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
