#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Mon Apr  8 13:36:25 2024
# Process ID: 12740
# Current directory: D:/Users/hehey/Documents/MIPSproject_nexys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31752 D:\Users\hehey\Documents\MIPSproject_nexys\MIPSproject.xpr
# Log file: D:/Users/hehey/Documents/MIPSproject_nexys/vivado.log
# Journal file: D:/Users/hehey/Documents/MIPSproject_nexys\vivado.jou
# Running On: sanchuan, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 68321 MB
#-----------------------------------------------------------
start_gui
open_project D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Users/hehey/Documents/MIPSproject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1576.555 ; gain = 283.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/utils_1/imports/synth_1/mips.dcp with file D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.runs/synth_1/mips.dcp
launch_runs synth_1 -jobs 8
[Mon Apr  8 13:38:41 2024] Launched synth_1...
Run output will be captured here: D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.runs/synth_1/runme.log
close [ open D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v w ]
add_files D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/SEG8_LUT.v w ]
add_files D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/SEG8_LUT.v
update_compile_order -fileset sources_1
close [ open D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Divide_to_1Hz.v w ]
add_files D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Divide_to_1Hz.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/DV2_2000.v w ]
add_files D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/DV2_2000.v
close [ open D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v w ]
add_files D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mips_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/irom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_sim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/sim/InstrROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/MainCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/mips_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_sim_behav xil_defaultlib.mips_sim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mips_sim_behav xil_defaultlib.mips_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'd' is not connected on this instance [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MainCtr
Compiling module xil_defaultlib.ALUCtr
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="a...
Compiling module xil_defaultlib.DataRAM
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="a...
Compiling module xil_defaultlib.InstrROM
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_sim_behav -key {Behavioral:sim_1:Functional:mips_sim} -tclbatch {mips_sim.tcl} -view {D:/Users/hehey/Documents/MIPSproject_nexys/mips_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Users/hehey/Documents/MIPSproject_nexys/mips_sim_behav.wcfg
source mips_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.672 ; gain = 99.430
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18316
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2117.504 ; gain = 344.773
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'MainCtr' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/MainCtr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MainCtr' (3#1) [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/MainCtr.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALUCtr' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALUCtr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALUCtr' (4#1) [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALUCtr.v:3]
INFO: [Synth 8-638] synthesizing module 'DataRAM' [d:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/DataRAM/synth/DataRAM.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 10101010101010101010101010101010 - type: string 
	Parameter C_DEPTH bound to: 64 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_14' declared at 'd:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3191' bound to instance 'U0' of component 'dist_mem_gen_v8_0_14' [d:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/DataRAM/synth/DataRAM.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'DataRAM' (8#1) [d:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/DataRAM/synth/DataRAM.vhd:69]
INFO: [Synth 8-638] synthesizing module 'InstrROM' [d:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/synth/InstrROM.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: InstrROM.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_14' declared at 'd:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3191' bound to instance 'U0' of component 'dist_mem_gen_v8_0_14' [d:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/synth/InstrROM.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'InstrROM' (9#1) [d:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/synth/InstrROM.vhd:69]
WARNING: [Synth 8-7071] port 'd' of module 'InstrROM' is unconnected for instance 'U7' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v:98]
WARNING: [Synth 8-7071] port 'we' of module 'InstrROM' is unconnected for instance 'U7' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v:98]
WARNING: [Synth 8-7023] instance 'U7' of module 'InstrROM' has 5 connections declared, but only 3 given [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v:98]
INFO: [Synth 8-6155] done synthesizing module 'mips' (10#1) [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'Divide_to_1Hz' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Divide_to_1Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Divide_to_1Hz' (11#1) [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Divide_to_1Hz.v:23]
ERROR: [Synth 8-685] variable 'CP' should not be used in output port connection [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:40]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.754 ; gain = 460.023
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 3 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.754 ; gain = 460.023
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/utils_1/imports/synth_1/mips.dcp with file D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.runs/synth_1/mips.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Apr  8 14:10:37 2024] Launched synth_1...
Run output will be captured here: D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/mips_sim.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/mips_sim.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/top_sim.v w ]
add_files -fileset sim_1 D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/top_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/irom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/DV2_2000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DV2_2000
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Divide_to_1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide_to_1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/SEG8_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG8_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module flag_exchange
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'CP' on this module [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:54]
ERROR: [VRFC 10-3180] cannot find port 'HEX' on this module [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:63]
ERROR: [VRFC 10-8530] module 'dist_mem_gen_v8_0_14(C_FAMILY="artix7",C_DEFAULT_DATA="10101010101010101010101010101010",C_MEM_INIT_FILE="no_coe_file_loaded",C_SYNC_ENABLE=1,C_WIDTH=32)' is ignored due to previous errors [/wrk/ci/prod/2023.2.2/sw/continuous/728/packages/customer/vivado/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v:123]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/irom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/sim/InstrROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/DV2_2000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DV2_2000
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Divide_to_1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide_to_1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/MainCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/SEG8_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG8_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module flag_exchange
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'flag' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'InDIG' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v:30]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'CP' is not permitted [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'CP_2000' is not permitted [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr  8 14:17:58 2024] Launched synth_1...
Run output will be captured here: D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr  8 14:19:10 2024] Launched synth_1...
Run output will be captured here: D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr  8 14:19:46 2024] Launched synth_1...
Run output will be captured here: D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/InstrROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/irom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/sim/InstrROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/DV2_2000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DV2_2000
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Divide_to_1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide_to_1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/MainCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/SEG8_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG8_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module flag_exchange
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'flag' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'InDIG' [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v:30]
WARNING: [VRFC 10-5021] port 'd' is not connected on this instance [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v:98]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'outHEX' is not permitted [D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 14:22:49 2024...
