
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017c8 <.init>:
  4017c8:	stp	x29, x30, [sp, #-16]!
  4017cc:	mov	x29, sp
  4017d0:	bl	401cb0 <ferror@plt+0x60>
  4017d4:	ldp	x29, x30, [sp], #16
  4017d8:	ret

Disassembly of section .plt:

00000000004017e0 <mbrtowc@plt-0x20>:
  4017e0:	stp	x16, x30, [sp, #-16]!
  4017e4:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4017e8:	ldr	x17, [x16, #4088]
  4017ec:	add	x16, x16, #0xff8
  4017f0:	br	x17
  4017f4:	nop
  4017f8:	nop
  4017fc:	nop

0000000000401800 <mbrtowc@plt>:
  401800:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401804:	ldr	x17, [x16]
  401808:	add	x16, x16, #0x0
  40180c:	br	x17

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401814:	ldr	x17, [x16, #8]
  401818:	add	x16, x16, #0x8
  40181c:	br	x17

0000000000401820 <_exit@plt>:
  401820:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401824:	ldr	x17, [x16, #16]
  401828:	add	x16, x16, #0x10
  40182c:	br	x17

0000000000401830 <fwrite_unlocked@plt>:
  401830:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401834:	ldr	x17, [x16, #24]
  401838:	add	x16, x16, #0x18
  40183c:	br	x17

0000000000401840 <strtoul@plt>:
  401840:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401844:	ldr	x17, [x16, #32]
  401848:	add	x16, x16, #0x20
  40184c:	br	x17

0000000000401850 <strlen@plt>:
  401850:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401854:	ldr	x17, [x16, #40]
  401858:	add	x16, x16, #0x28
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401864:	ldr	x17, [x16, #48]
  401868:	add	x16, x16, #0x30
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401874:	ldr	x17, [x16, #56]
  401878:	add	x16, x16, #0x38
  40187c:	br	x17

0000000000401880 <getuid@plt>:
  401880:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401884:	ldr	x17, [x16, #64]
  401888:	add	x16, x16, #0x40
  40188c:	br	x17

0000000000401890 <__cxa_atexit@plt>:
  401890:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401894:	ldr	x17, [x16, #72]
  401898:	add	x16, x16, #0x48
  40189c:	br	x17

00000000004018a0 <setvbuf@plt>:
  4018a0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018a4:	ldr	x17, [x16, #80]
  4018a8:	add	x16, x16, #0x50
  4018ac:	br	x17

00000000004018b0 <lseek@plt>:
  4018b0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018b4:	ldr	x17, [x16, #88]
  4018b8:	add	x16, x16, #0x58
  4018bc:	br	x17

00000000004018c0 <__fpending@plt>:
  4018c0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018c4:	ldr	x17, [x16, #96]
  4018c8:	add	x16, x16, #0x60
  4018cc:	br	x17

00000000004018d0 <stpcpy@plt>:
  4018d0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018d4:	ldr	x17, [x16, #104]
  4018d8:	add	x16, x16, #0x68
  4018dc:	br	x17

00000000004018e0 <fileno@plt>:
  4018e0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018e4:	ldr	x17, [x16, #112]
  4018e8:	add	x16, x16, #0x70
  4018ec:	br	x17

00000000004018f0 <fclose@plt>:
  4018f0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4018f4:	ldr	x17, [x16, #120]
  4018f8:	add	x16, x16, #0x78
  4018fc:	br	x17

0000000000401900 <getpid@plt>:
  401900:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401904:	ldr	x17, [x16, #128]
  401908:	add	x16, x16, #0x80
  40190c:	br	x17

0000000000401910 <nl_langinfo@plt>:
  401910:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401914:	ldr	x17, [x16, #136]
  401918:	add	x16, x16, #0x88
  40191c:	br	x17

0000000000401920 <fopen@plt>:
  401920:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401924:	ldr	x17, [x16, #144]
  401928:	add	x16, x16, #0x90
  40192c:	br	x17

0000000000401930 <malloc@plt>:
  401930:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401934:	ldr	x17, [x16, #152]
  401938:	add	x16, x16, #0x98
  40193c:	br	x17

0000000000401940 <open@plt>:
  401940:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401944:	ldr	x17, [x16, #160]
  401948:	add	x16, x16, #0xa0
  40194c:	br	x17

0000000000401950 <getppid@plt>:
  401950:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401954:	ldr	x17, [x16, #168]
  401958:	add	x16, x16, #0xa8
  40195c:	br	x17

0000000000401960 <strncmp@plt>:
  401960:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401964:	ldr	x17, [x16, #176]
  401968:	add	x16, x16, #0xb0
  40196c:	br	x17

0000000000401970 <bindtextdomain@plt>:
  401970:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401974:	ldr	x17, [x16, #184]
  401978:	add	x16, x16, #0xb8
  40197c:	br	x17

0000000000401980 <__libc_start_main@plt>:
  401980:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401984:	ldr	x17, [x16, #192]
  401988:	add	x16, x16, #0xc0
  40198c:	br	x17

0000000000401990 <__printf_chk@plt>:
  401990:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401994:	ldr	x17, [x16, #200]
  401998:	add	x16, x16, #0xc8
  40199c:	br	x17

00000000004019a0 <memset@plt>:
  4019a0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019a4:	ldr	x17, [x16, #208]
  4019a8:	add	x16, x16, #0xd0
  4019ac:	br	x17

00000000004019b0 <fdopen@plt>:
  4019b0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019b4:	ldr	x17, [x16, #216]
  4019b8:	add	x16, x16, #0xd8
  4019bc:	br	x17

00000000004019c0 <gettimeofday@plt>:
  4019c0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019c4:	ldr	x17, [x16, #224]
  4019c8:	add	x16, x16, #0xe0
  4019cc:	br	x17

00000000004019d0 <__strtoul_internal@plt>:
  4019d0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019d4:	ldr	x17, [x16, #232]
  4019d8:	add	x16, x16, #0xe8
  4019dc:	br	x17

00000000004019e0 <calloc@plt>:
  4019e0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019e4:	ldr	x17, [x16, #240]
  4019e8:	add	x16, x16, #0xf0
  4019ec:	br	x17

00000000004019f0 <bcmp@plt>:
  4019f0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  4019f4:	ldr	x17, [x16, #248]
  4019f8:	add	x16, x16, #0xf8
  4019fc:	br	x17

0000000000401a00 <realloc@plt>:
  401a00:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a04:	ldr	x17, [x16, #256]
  401a08:	add	x16, x16, #0x100
  401a0c:	br	x17

0000000000401a10 <close@plt>:
  401a10:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a14:	ldr	x17, [x16, #264]
  401a18:	add	x16, x16, #0x108
  401a1c:	br	x17

0000000000401a20 <strrchr@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a24:	ldr	x17, [x16, #272]
  401a28:	add	x16, x16, #0x110
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a34:	ldr	x17, [x16, #280]
  401a38:	add	x16, x16, #0x118
  401a3c:	br	x17

0000000000401a40 <abort@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a44:	ldr	x17, [x16, #288]
  401a48:	add	x16, x16, #0x120
  401a4c:	br	x17

0000000000401a50 <posix_fadvise@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a54:	ldr	x17, [x16, #296]
  401a58:	add	x16, x16, #0x128
  401a5c:	br	x17

0000000000401a60 <mbsinit@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a64:	ldr	x17, [x16, #304]
  401a68:	add	x16, x16, #0x130
  401a6c:	br	x17

0000000000401a70 <fread_unlocked@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a74:	ldr	x17, [x16, #312]
  401a78:	add	x16, x16, #0x138
  401a7c:	br	x17

0000000000401a80 <textdomain@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a84:	ldr	x17, [x16, #320]
  401a88:	add	x16, x16, #0x140
  401a8c:	br	x17

0000000000401a90 <getopt_long@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401a94:	ldr	x17, [x16, #328]
  401a98:	add	x16, x16, #0x148
  401a9c:	br	x17

0000000000401aa0 <__fprintf_chk@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401aa4:	ldr	x17, [x16, #336]
  401aa8:	add	x16, x16, #0x150
  401aac:	br	x17

0000000000401ab0 <strcmp@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ab4:	ldr	x17, [x16, #344]
  401ab8:	add	x16, x16, #0x158
  401abc:	br	x17

0000000000401ac0 <__ctype_b_loc@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ac4:	ldr	x17, [x16, #352]
  401ac8:	add	x16, x16, #0x160
  401acc:	br	x17

0000000000401ad0 <fseeko@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ad4:	ldr	x17, [x16, #360]
  401ad8:	add	x16, x16, #0x168
  401adc:	br	x17

0000000000401ae0 <fread@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ae4:	ldr	x17, [x16, #368]
  401ae8:	add	x16, x16, #0x170
  401aec:	br	x17

0000000000401af0 <free@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401af4:	ldr	x17, [x16, #376]
  401af8:	add	x16, x16, #0x178
  401afc:	br	x17

0000000000401b00 <__ctype_get_mb_cur_max@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b04:	ldr	x17, [x16, #384]
  401b08:	add	x16, x16, #0x180
  401b0c:	br	x17

0000000000401b10 <getgid@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b14:	ldr	x17, [x16, #392]
  401b18:	add	x16, x16, #0x188
  401b1c:	br	x17

0000000000401b20 <freopen@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b24:	ldr	x17, [x16, #400]
  401b28:	add	x16, x16, #0x190
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b34:	ldr	x17, [x16, #408]
  401b38:	add	x16, x16, #0x198
  401b3c:	br	x17

0000000000401b40 <fwrite@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b44:	ldr	x17, [x16, #416]
  401b48:	add	x16, x16, #0x1a0
  401b4c:	br	x17

0000000000401b50 <fcntl@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b54:	ldr	x17, [x16, #424]
  401b58:	add	x16, x16, #0x1a8
  401b5c:	br	x17

0000000000401b60 <ftello@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b64:	ldr	x17, [x16, #432]
  401b68:	add	x16, x16, #0x1b0
  401b6c:	br	x17

0000000000401b70 <fflush@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b74:	ldr	x17, [x16, #440]
  401b78:	add	x16, x16, #0x1b8
  401b7c:	br	x17

0000000000401b80 <__explicit_bzero_chk@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b84:	ldr	x17, [x16, #448]
  401b88:	add	x16, x16, #0x1c0
  401b8c:	br	x17

0000000000401b90 <read@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401b94:	ldr	x17, [x16, #456]
  401b98:	add	x16, x16, #0x1c8
  401b9c:	br	x17

0000000000401ba0 <memchr@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401ba4:	ldr	x17, [x16, #464]
  401ba8:	add	x16, x16, #0x1d0
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401bb4:	ldr	x17, [x16, #472]
  401bb8:	add	x16, x16, #0x1d8
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401bc4:	ldr	x17, [x16, #480]
  401bc8:	add	x16, x16, #0x1e0
  401bcc:	br	x17

0000000000401bd0 <fputs_unlocked@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401bd4:	ldr	x17, [x16, #488]
  401bd8:	add	x16, x16, #0x1e8
  401bdc:	br	x17

0000000000401be0 <__freading@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401be4:	ldr	x17, [x16, #496]
  401be8:	add	x16, x16, #0x1f0
  401bec:	br	x17

0000000000401bf0 <dup2@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401bf4:	ldr	x17, [x16, #504]
  401bf8:	add	x16, x16, #0x1f8
  401bfc:	br	x17

0000000000401c00 <iswprint@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c04:	ldr	x17, [x16, #512]
  401c08:	add	x16, x16, #0x200
  401c0c:	br	x17

0000000000401c10 <__assert_fail@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c14:	ldr	x17, [x16, #520]
  401c18:	add	x16, x16, #0x208
  401c1c:	br	x17

0000000000401c20 <__errno_location@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c24:	ldr	x17, [x16, #528]
  401c28:	add	x16, x16, #0x210
  401c2c:	br	x17

0000000000401c30 <__uflow@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c34:	ldr	x17, [x16, #536]
  401c38:	add	x16, x16, #0x218
  401c3c:	br	x17

0000000000401c40 <setlocale@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c44:	ldr	x17, [x16, #544]
  401c48:	add	x16, x16, #0x220
  401c4c:	br	x17

0000000000401c50 <ferror@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x183b0>
  401c54:	ldr	x17, [x16, #552]
  401c58:	add	x16, x16, #0x228
  401c5c:	br	x17

Disassembly of section .text:

0000000000401c60 <.text>:
  401c60:	mov	x29, #0x0                   	// #0
  401c64:	mov	x30, #0x0                   	// #0
  401c68:	mov	x5, x0
  401c6c:	ldr	x1, [sp]
  401c70:	add	x2, sp, #0x8
  401c74:	mov	x6, sp
  401c78:	movz	x0, #0x0, lsl #48
  401c7c:	movk	x0, #0x0, lsl #32
  401c80:	movk	x0, #0x40, lsl #16
  401c84:	movk	x0, #0x1ffc
  401c88:	movz	x3, #0x0, lsl #48
  401c8c:	movk	x3, #0x0, lsl #32
  401c90:	movk	x3, #0x40, lsl #16
  401c94:	movk	x3, #0x87a0
  401c98:	movz	x4, #0x0, lsl #48
  401c9c:	movk	x4, #0x0, lsl #32
  401ca0:	movk	x4, #0x40, lsl #16
  401ca4:	movk	x4, #0x8820
  401ca8:	bl	401980 <__libc_start_main@plt>
  401cac:	bl	401a40 <abort@plt>
  401cb0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401cb4:	ldr	x0, [x0, #4064]
  401cb8:	cbz	x0, 401cc0 <ferror@plt+0x70>
  401cbc:	b	401a30 <__gmon_start__@plt>
  401cc0:	ret
  401cc4:	nop
  401cc8:	adrp	x0, 41a000 <ferror@plt+0x183b0>
  401ccc:	add	x0, x0, #0x2a8
  401cd0:	adrp	x1, 41a000 <ferror@plt+0x183b0>
  401cd4:	add	x1, x1, #0x2a8
  401cd8:	cmp	x1, x0
  401cdc:	b.eq	401cf4 <ferror@plt+0xa4>  // b.none
  401ce0:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401ce4:	ldr	x1, [x1, #2136]
  401ce8:	cbz	x1, 401cf4 <ferror@plt+0xa4>
  401cec:	mov	x16, x1
  401cf0:	br	x16
  401cf4:	ret
  401cf8:	adrp	x0, 41a000 <ferror@plt+0x183b0>
  401cfc:	add	x0, x0, #0x2a8
  401d00:	adrp	x1, 41a000 <ferror@plt+0x183b0>
  401d04:	add	x1, x1, #0x2a8
  401d08:	sub	x1, x1, x0
  401d0c:	lsr	x2, x1, #63
  401d10:	add	x1, x2, x1, asr #3
  401d14:	cmp	xzr, x1, asr #1
  401d18:	asr	x1, x1, #1
  401d1c:	b.eq	401d34 <ferror@plt+0xe4>  // b.none
  401d20:	adrp	x2, 408000 <ferror@plt+0x63b0>
  401d24:	ldr	x2, [x2, #2144]
  401d28:	cbz	x2, 401d34 <ferror@plt+0xe4>
  401d2c:	mov	x16, x2
  401d30:	br	x16
  401d34:	ret
  401d38:	stp	x29, x30, [sp, #-32]!
  401d3c:	mov	x29, sp
  401d40:	str	x19, [sp, #16]
  401d44:	adrp	x19, 41a000 <ferror@plt+0x183b0>
  401d48:	ldrb	w0, [x19, #736]
  401d4c:	cbnz	w0, 401d5c <ferror@plt+0x10c>
  401d50:	bl	401cc8 <ferror@plt+0x78>
  401d54:	mov	w0, #0x1                   	// #1
  401d58:	strb	w0, [x19, #736]
  401d5c:	ldr	x19, [sp, #16]
  401d60:	ldp	x29, x30, [sp], #32
  401d64:	ret
  401d68:	b	401cf8 <ferror@plt+0xa8>
  401d6c:	sub	sp, sp, #0xa0
  401d70:	stp	x20, x19, [sp, #144]
  401d74:	mov	w19, w0
  401d78:	stp	x29, x30, [sp, #112]
  401d7c:	stp	x22, x21, [sp, #128]
  401d80:	add	x29, sp, #0x70
  401d84:	cbnz	w0, 401fc0 <ferror@plt+0x370>
  401d88:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401d8c:	add	x1, x1, #0xa6f
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	401bc0 <dcgettext@plt>
  401d9c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  401da0:	ldr	x2, [x8, #760]
  401da4:	mov	x1, x0
  401da8:	mov	w0, #0x1                   	// #1
  401dac:	mov	x3, x2
  401db0:	mov	x4, x2
  401db4:	bl	401990 <__printf_chk@plt>
  401db8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401dbc:	add	x1, x1, #0xace
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	mov	x0, xzr
  401dc8:	bl	401bc0 <dcgettext@plt>
  401dcc:	adrp	x22, 41a000 <ferror@plt+0x183b0>
  401dd0:	ldr	x1, [x22, #712]
  401dd4:	bl	401bd0 <fputs_unlocked@plt>
  401dd8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401ddc:	add	x1, x1, #0xe51
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	mov	x0, xzr
  401de8:	bl	401bc0 <dcgettext@plt>
  401dec:	ldr	x1, [x22, #712]
  401df0:	bl	401bd0 <fputs_unlocked@plt>
  401df4:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401df8:	add	x1, x1, #0xe89
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, xzr
  401e04:	bl	401bc0 <dcgettext@plt>
  401e08:	ldr	x1, [x22, #712]
  401e0c:	bl	401bd0 <fputs_unlocked@plt>
  401e10:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e14:	add	x1, x1, #0xb11
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	mov	x0, xzr
  401e20:	bl	401bc0 <dcgettext@plt>
  401e24:	ldr	x1, [x22, #712]
  401e28:	bl	401bd0 <fputs_unlocked@plt>
  401e2c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e30:	add	x1, x1, #0xc8e
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	mov	x0, xzr
  401e3c:	bl	401bc0 <dcgettext@plt>
  401e40:	ldr	x1, [x22, #712]
  401e44:	bl	401bd0 <fputs_unlocked@plt>
  401e48:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e4c:	add	x1, x1, #0xcce
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	mov	x0, xzr
  401e58:	bl	401bc0 <dcgettext@plt>
  401e5c:	ldr	x1, [x22, #712]
  401e60:	bl	401bd0 <fputs_unlocked@plt>
  401e64:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e68:	add	x1, x1, #0xcfb
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	mov	x0, xzr
  401e74:	bl	401bc0 <dcgettext@plt>
  401e78:	ldr	x1, [x22, #712]
  401e7c:	bl	401bd0 <fputs_unlocked@plt>
  401e80:	adrp	x8, 408000 <ferror@plt+0x63b0>
  401e84:	add	x8, x8, #0x9d8
  401e88:	ldp	q0, q1, [x8, #48]
  401e8c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401e90:	adrp	x20, 408000 <ferror@plt+0x63b0>
  401e94:	add	x1, x1, #0xed4
  401e98:	str	q0, [sp, #48]
  401e9c:	ldp	q2, q0, [x8, #80]
  401ea0:	mov	x21, sp
  401ea4:	add	x20, x20, #0xd31
  401ea8:	stp	q1, q2, [sp, #64]
  401eac:	ldr	q1, [x8]
  401eb0:	str	q0, [sp, #96]
  401eb4:	ldp	q0, q3, [x8, #16]
  401eb8:	stp	q1, q0, [sp]
  401ebc:	str	q3, [sp, #32]
  401ec0:	mov	x0, x20
  401ec4:	bl	401ab0 <strcmp@plt>
  401ec8:	cbz	w0, 401ed4 <ferror@plt+0x284>
  401ecc:	ldr	x1, [x21, #16]!
  401ed0:	cbnz	x1, 401ec0 <ferror@plt+0x270>
  401ed4:	ldr	x8, [x21, #8]
  401ed8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401edc:	add	x1, x1, #0xf33
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	cmp	x8, #0x0
  401ee8:	mov	x0, xzr
  401eec:	csel	x21, x20, x8, eq  // eq = none
  401ef0:	bl	401bc0 <dcgettext@plt>
  401ef4:	adrp	x2, 408000 <ferror@plt+0x63b0>
  401ef8:	adrp	x3, 408000 <ferror@plt+0x63b0>
  401efc:	mov	x1, x0
  401f00:	add	x2, x2, #0xde4
  401f04:	add	x3, x3, #0xf4a
  401f08:	mov	w0, #0x1                   	// #1
  401f0c:	bl	401990 <__printf_chk@plt>
  401f10:	mov	w0, #0x5                   	// #5
  401f14:	mov	x1, xzr
  401f18:	bl	401c40 <setlocale@plt>
  401f1c:	cbz	x0, 401f50 <ferror@plt+0x300>
  401f20:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401f24:	add	x1, x1, #0xf72
  401f28:	mov	w2, #0x3                   	// #3
  401f2c:	bl	401960 <strncmp@plt>
  401f30:	cbz	w0, 401f50 <ferror@plt+0x300>
  401f34:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401f38:	add	x1, x1, #0xf76
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	mov	x0, xzr
  401f44:	bl	401bc0 <dcgettext@plt>
  401f48:	ldr	x1, [x22, #712]
  401f4c:	bl	401bd0 <fputs_unlocked@plt>
  401f50:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401f54:	add	x1, x1, #0xfbd
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	mov	x0, xzr
  401f60:	bl	401bc0 <dcgettext@plt>
  401f64:	adrp	x2, 408000 <ferror@plt+0x63b0>
  401f68:	mov	x1, x0
  401f6c:	add	x2, x2, #0xf4a
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	mov	x3, x20
  401f78:	bl	401990 <__printf_chk@plt>
  401f7c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401f80:	add	x1, x1, #0xfd8
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	mov	x0, xzr
  401f8c:	bl	401bc0 <dcgettext@plt>
  401f90:	adrp	x8, 409000 <ferror@plt+0x73b0>
  401f94:	adrp	x9, 408000 <ferror@plt+0x63b0>
  401f98:	add	x8, x8, #0x36b
  401f9c:	add	x9, x9, #0xef0
  401fa0:	cmp	x21, x20
  401fa4:	mov	x1, x0
  401fa8:	csel	x3, x9, x8, eq  // eq = none
  401fac:	mov	w0, #0x1                   	// #1
  401fb0:	mov	x2, x21
  401fb4:	bl	401990 <__printf_chk@plt>
  401fb8:	mov	w0, w19
  401fbc:	bl	401860 <exit@plt>
  401fc0:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  401fc4:	ldr	x20, [x8, #688]
  401fc8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  401fcc:	add	x1, x1, #0xa48
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, xzr
  401fd8:	bl	401bc0 <dcgettext@plt>
  401fdc:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  401fe0:	ldr	x3, [x8, #760]
  401fe4:	mov	x2, x0
  401fe8:	mov	w1, #0x1                   	// #1
  401fec:	mov	x0, x20
  401ff0:	bl	401aa0 <__fprintf_chk@plt>
  401ff4:	mov	w0, w19
  401ff8:	bl	401860 <exit@plt>
  401ffc:	sub	sp, sp, #0x120
  402000:	stp	x29, x30, [sp, #192]
  402004:	stp	x28, x27, [sp, #208]
  402008:	stp	x26, x25, [sp, #224]
  40200c:	stp	x24, x23, [sp, #240]
  402010:	stp	x22, x21, [sp, #256]
  402014:	stp	x20, x19, [sp, #272]
  402018:	ldr	x8, [x1]
  40201c:	mov	w26, w0
  402020:	add	x29, sp, #0xc0
  402024:	mov	x25, x1
  402028:	mov	x0, x8
  40202c:	bl	4030fc <ferror@plt+0x14ac>
  402030:	adrp	x1, 409000 <ferror@plt+0x73b0>
  402034:	add	x1, x1, #0x36b
  402038:	mov	w0, #0x6                   	// #6
  40203c:	bl	401c40 <setlocale@plt>
  402040:	adrp	x19, 408000 <ferror@plt+0x63b0>
  402044:	add	x19, x19, #0xde8
  402048:	adrp	x1, 408000 <ferror@plt+0x63b0>
  40204c:	add	x1, x1, #0xd36
  402050:	mov	x0, x19
  402054:	bl	401970 <bindtextdomain@plt>
  402058:	mov	x0, x19
  40205c:	bl	401a80 <textdomain@plt>
  402060:	adrp	x0, 402000 <ferror@plt+0x3b0>
  402064:	add	x0, x0, #0xb84
  402068:	bl	408828 <ferror@plt+0x6bd8>
  40206c:	mov	x23, xzr
  402070:	mov	x24, xzr
  402074:	mov	w21, wzr
  402078:	mov	w8, wzr
  40207c:	mov	x19, #0xffffffffffffffff    	// #-1
  402080:	mov	w27, #0xa                   	// #10
  402084:	mov	x9, #0xffffffffffffffff    	// #-1
  402088:	str	xzr, [sp, #8]
  40208c:	str	wzr, [sp, #52]
  402090:	str	x9, [sp, #40]
  402094:	b	4020a8 <ferror@plt+0x458>
  402098:	mov	w21, #0x1                   	// #1
  40209c:	mov	x23, x22
  4020a0:	mov	x24, x20
  4020a4:	mov	w8, w28
  4020a8:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4020ac:	adrp	x3, 408000 <ferror@plt+0x63b0>
  4020b0:	mov	w0, w26
  4020b4:	mov	x1, x25
  4020b8:	add	x2, x2, #0xd48
  4020bc:	add	x3, x3, #0x898
  4020c0:	mov	x4, xzr
  4020c4:	mov	w28, w8
  4020c8:	mov	x20, x24
  4020cc:	mov	x22, x23
  4020d0:	bl	401a90 <getopt_long@plt>
  4020d4:	cmp	w0, #0x64
  4020d8:	b.le	40231c <ferror@plt+0x6cc>
  4020dc:	sub	w8, w0, #0x65
  4020e0:	cmp	w8, #0x15
  4020e4:	b.hi	402214 <ferror@plt+0x5c4>  // b.pmore
  4020e8:	adrp	x11, 408000 <ferror@plt+0x63b0>
  4020ec:	add	x11, x11, #0x868
  4020f0:	adr	x9, 402098 <ferror@plt+0x448>
  4020f4:	ldrh	w10, [x11, x8, lsl #1]
  4020f8:	add	x9, x9, x10, lsl #2
  4020fc:	mov	w8, #0x1                   	// #1
  402100:	mov	x23, x22
  402104:	mov	x24, x20
  402108:	br	x9
  40210c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402110:	ldr	x23, [x8, #696]
  402114:	mov	w1, #0x2d                  	// #45
  402118:	stp	x26, x25, [sp, #16]
  40211c:	mov	w26, w21
  402120:	mov	x0, x23
  402124:	bl	401b30 <strchr@plt>
  402128:	ldr	w8, [sp, #52]
  40212c:	cmp	x0, #0x0
  402130:	cset	w21, eq  // eq = none
  402134:	tbnz	w8, #0, 402a20 <ferror@plt+0xdd0>
  402138:	adrp	x1, 408000 <ferror@plt+0x63b0>
  40213c:	mov	x24, x0
  402140:	add	x1, x1, #0xd70
  402144:	str	w27, [sp, #36]
  402148:	cbz	x0, 402254 <ferror@plt+0x604>
  40214c:	strb	wzr, [x24]
  402150:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402154:	ldr	x23, [x8, #696]
  402158:	adrp	x1, 408000 <ferror@plt+0x63b0>
  40215c:	mov	w2, #0x5                   	// #5
  402160:	mov	x0, xzr
  402164:	add	x1, x1, #0xd70
  402168:	bl	401bc0 <dcgettext@plt>
  40216c:	adrp	x25, 409000 <ferror@plt+0x73b0>
  402170:	add	x25, x25, #0x36b
  402174:	mov	x4, x0
  402178:	mov	x2, #0xffffffffffffffff    	// #-1
  40217c:	mov	x0, x23
  402180:	mov	x1, xzr
  402184:	mov	x3, x25
  402188:	mov	w5, wzr
  40218c:	bl	4067c0 <ferror@plt+0x4b70>
  402190:	mov	w8, #0x2d                  	// #45
  402194:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402198:	strb	w8, [x24], #1
  40219c:	add	x1, x1, #0xd70
  4021a0:	mov	x27, x0
  4021a4:	mov	x23, x24
  4021a8:	b	402260 <ferror@plt+0x610>
  4021ac:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4021b0:	ldr	x0, [x8, #696]
  4021b4:	add	x3, sp, #0x38
  4021b8:	mov	w2, #0xa                   	// #10
  4021bc:	mov	x1, xzr
  4021c0:	mov	x4, xzr
  4021c4:	bl	4067dc <ferror@plt+0x4b8c>
  4021c8:	cmp	w0, #0x1
  4021cc:	b.eq	40209c <ferror@plt+0x44c>  // b.none
  4021d0:	cbnz	w0, 402a2c <ferror@plt+0xddc>
  4021d4:	ldr	x8, [sp, #56]
  4021d8:	cmp	x19, x8
  4021dc:	csel	x19, x19, x8, cc  // cc = lo, ul, last
  4021e0:	b	40209c <ferror@plt+0x44c>
  4021e4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4021e8:	ldr	x23, [x8, #696]
  4021ec:	mov	x24, x20
  4021f0:	mov	w8, w28
  4021f4:	cbz	x22, 4020a8 <ferror@plt+0x458>
  4021f8:	mov	x0, x22
  4021fc:	mov	x1, x23
  402200:	bl	401ab0 <strcmp@plt>
  402204:	mov	x24, x20
  402208:	mov	w8, w28
  40220c:	cbz	w0, 4020a8 <ferror@plt+0x458>
  402210:	b	402a68 <ferror@plt+0xe18>
  402214:	cmp	w0, #0x100
  402218:	b.ne	402a18 <ferror@plt+0xdc8>  // b.any
  40221c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402220:	ldr	x24, [x8, #696]
  402224:	mov	x23, x22
  402228:	mov	w8, w28
  40222c:	cbz	x20, 4020a8 <ferror@plt+0x458>
  402230:	mov	x0, x20
  402234:	mov	x1, x24
  402238:	bl	401ab0 <strcmp@plt>
  40223c:	mov	x23, x22
  402240:	mov	w8, w28
  402244:	cbz	w0, 4020a8 <ferror@plt+0x458>
  402248:	b	402a74 <ferror@plt+0xe24>
  40224c:	mov	w27, wzr
  402250:	b	40209c <ferror@plt+0x44c>
  402254:	ldr	x27, [sp, #40]
  402258:	adrp	x25, 409000 <ferror@plt+0x73b0>
  40225c:	add	x25, x25, #0x36b
  402260:	mov	w2, #0x5                   	// #5
  402264:	mov	x0, xzr
  402268:	bl	401bc0 <dcgettext@plt>
  40226c:	mov	x4, x0
  402270:	mov	x2, #0xffffffffffffffff    	// #-1
  402274:	mov	x0, x23
  402278:	mov	x1, xzr
  40227c:	mov	x3, x25
  402280:	mov	w5, wzr
  402284:	bl	4067c0 <ferror@plt+0x4b70>
  402288:	subs	x8, x0, x27
  40228c:	cset	w9, cc  // cc = lo, ul, last
  402290:	cmn	x8, #0x1
  402294:	cset	w8, eq  // eq = none
  402298:	eor	w8, w9, w8
  40229c:	str	x27, [sp, #40]
  4022a0:	orr	w8, w8, w21
  4022a4:	ldr	w27, [sp, #36]
  4022a8:	mov	w21, w26
  4022ac:	ldp	x26, x25, [sp, #16]
  4022b0:	cmp	w8, #0x1
  4022b4:	mov	w8, #0x1                   	// #1
  4022b8:	str	w8, [sp, #52]
  4022bc:	mov	x23, x22
  4022c0:	mov	x24, x20
  4022c4:	mov	w8, w28
  4022c8:	str	x0, [sp, #8]
  4022cc:	b.ne	4020a8 <ferror@plt+0x458>  // b.any
  4022d0:	bl	401c20 <__errno_location@plt>
  4022d4:	ldr	w19, [x0]
  4022d8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4022dc:	add	x1, x1, #0xd70
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	mov	x0, xzr
  4022e8:	bl	401bc0 <dcgettext@plt>
  4022ec:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4022f0:	ldr	x8, [x8, #696]
  4022f4:	mov	x20, x0
  4022f8:	mov	x0, x8
  4022fc:	bl	404c2c <ferror@plt+0x2fdc>
  402300:	adrp	x2, 408000 <ferror@plt+0x63b0>
  402304:	mov	x4, x0
  402308:	add	x2, x2, #0xd84
  40230c:	mov	w0, #0x1                   	// #1
  402310:	mov	w1, w19
  402314:	mov	x3, x20
  402318:	bl	401870 <error@plt>
  40231c:	ldr	x11, [sp, #40]
  402320:	cmn	w0, #0x1
  402324:	str	w21, [sp, #24]
  402328:	b.ne	4029c8 <ferror@plt+0xd78>  // b.any
  40232c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402330:	ldrsw	x9, [x8, #704]
  402334:	ldr	w8, [sp, #52]
  402338:	eor	w21, w8, #0x1
  40233c:	eor	w8, w28, #0x1
  402340:	tbnz	w21, #0, 402348 <ferror@plt+0x6f8>
  402344:	tbz	w8, #0, 402aac <ferror@plt+0xe5c>
  402348:	sxtw	x10, w26
  40234c:	sub	x26, x10, x9
  402350:	add	x24, x25, x9, lsl #3
  402354:	ldr	w9, [sp, #52]
  402358:	tbz	w9, #0, 4023d0 <ferror@plt+0x780>
  40235c:	cmp	w26, #0x0
  402360:	b.gt	4023e0 <ferror@plt+0x790>
  402364:	tbz	w28, #0, 402424 <ferror@plt+0x7d4>
  402368:	cmp	w26, #0x0
  40236c:	b.le	4024dc <ferror@plt+0x88c>
  402370:	mov	w21, w26
  402374:	str	w27, [sp, #36]
  402378:	mov	x25, x24
  40237c:	mov	x27, x21
  402380:	mov	x23, x26
  402384:	ldr	x0, [x24], #8
  402388:	bl	401850 <strlen@plt>
  40238c:	subs	x27, x27, #0x1
  402390:	add	x23, x0, x23
  402394:	b.ne	402384 <ferror@plt+0x734>  // b.any
  402398:	mov	x0, x23
  40239c:	bl	40634c <ferror@plt+0x46fc>
  4023a0:	ldr	w27, [sp, #36]
  4023a4:	mov	x23, x0
  4023a8:	mov	x24, x25
  4023ac:	ldr	x1, [x24]
  4023b0:	mov	x0, x23
  4023b4:	bl	4018d0 <stpcpy@plt>
  4023b8:	str	x23, [x24], #8
  4023bc:	strb	w27, [x0], #1
  4023c0:	subs	x21, x21, #0x1
  4023c4:	mov	x23, x0
  4023c8:	b.ne	4023ac <ferror@plt+0x75c>  // b.any
  4023cc:	b	4024e8 <ferror@plt+0x898>
  4023d0:	cmp	w26, #0x2
  4023d4:	cset	w9, lt  // lt = tstop
  4023d8:	orn	w8, w9, w8
  4023dc:	tbnz	w8, #0, 402364 <ferror@plt+0x714>
  4023e0:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4023e4:	add	x1, x1, #0xe1f
  4023e8:	mov	w2, #0x5                   	// #5
  4023ec:	mov	x0, xzr
  4023f0:	bl	401bc0 <dcgettext@plt>
  4023f4:	and	x8, x21, #0x1
  4023f8:	ldr	x8, [x24, x8, lsl #3]
  4023fc:	mov	x19, x0
  402400:	mov	x0, x8
  402404:	bl	404c2c <ferror@plt+0x2fdc>
  402408:	mov	x3, x0
  40240c:	mov	w0, wzr
  402410:	mov	w1, wzr
  402414:	mov	x2, x19
  402418:	bl	401870 <error@plt>
  40241c:	mov	w0, #0x1                   	// #1
  402420:	bl	401d6c <ferror@plt+0x11c>
  402424:	ldr	w21, [sp, #24]
  402428:	ldr	w8, [sp, #52]
  40242c:	tbz	w8, #0, 402444 <ferror@plt+0x7f4>
  402430:	ldr	x8, [sp, #8]
  402434:	mov	x24, xzr
  402438:	sub	x8, x8, x11
  40243c:	add	x26, x8, #0x1
  402440:	b	402620 <ferror@plt+0x9d0>
  402444:	mov	x25, x24
  402448:	cmp	w26, #0x1
  40244c:	adrp	x24, 41a000 <ferror@plt+0x183b0>
  402450:	b.ne	402488 <ferror@plt+0x838>  // b.any
  402454:	ldr	x23, [x25]
  402458:	adrp	x1, 409000 <ferror@plt+0x73b0>
  40245c:	add	x1, x1, #0xc5
  402460:	mov	x0, x23
  402464:	bl	401ab0 <strcmp@plt>
  402468:	cbz	x19, 402488 <ferror@plt+0x838>
  40246c:	cbz	w0, 402488 <ferror@plt+0x838>
  402470:	ldr	x2, [x24, #720]
  402474:	adrp	x1, 409000 <ferror@plt+0x73b0>
  402478:	add	x1, x1, #0x270
  40247c:	mov	x0, x23
  402480:	bl	402c90 <ferror@plt+0x1040>
  402484:	cbz	x0, 402b50 <ferror@plt+0xf00>
  402488:	ldr	x0, [x24, #720]
  40248c:	mov	w1, #0x2                   	// #2
  402490:	bl	402c5c <ferror@plt+0x100c>
  402494:	cmn	x19, #0x1
  402498:	b.eq	402534 <ferror@plt+0x8e4>  // b.none
  40249c:	eor	w8, w21, #0x1
  4024a0:	tbz	w8, #0, 402534 <ferror@plt+0x8e4>
  4024a4:	cbz	x19, 4024c0 <ferror@plt+0x870>
  4024a8:	add	x2, sp, #0x38
  4024ac:	mov	w0, wzr
  4024b0:	mov	w1, wzr
  4024b4:	bl	401bb0 <__fxstat@plt>
  4024b8:	cbz	w0, 4024f8 <ferror@plt+0x8a8>
  4024bc:	ldr	w21, [sp, #24]
  4024c0:	mov	w8, #0x1                   	// #1
  4024c4:	mov	w25, w27
  4024c8:	mov	x24, xzr
  4024cc:	str	w8, [sp, #16]
  4024d0:	mov	x26, #0xffffffffffffffff    	// #-1
  4024d4:	mov	x1, #0xffffffffffffffff    	// #-1
  4024d8:	b	402660 <ferror@plt+0xa10>
  4024dc:	mov	x0, x26
  4024e0:	mov	x25, x24
  4024e4:	bl	40634c <ferror@plt+0x46fc>
  4024e8:	ldr	w21, [sp, #24]
  4024ec:	mov	x24, x25
  4024f0:	str	x0, [x25, x26, lsl #3]
  4024f4:	b	402620 <ferror@plt+0x9d0>
  4024f8:	ldr	w8, [sp, #72]
  4024fc:	and	w8, w8, #0xf000
  402500:	orr	w8, w8, #0x2000
  402504:	cmp	w8, #0xa, lsl #12
  402508:	b.ne	4024bc <ferror@plt+0x86c>  // b.any
  40250c:	ldr	x21, [sp, #104]
  402510:	mov	w2, #0x1                   	// #1
  402514:	mov	w0, wzr
  402518:	mov	x1, xzr
  40251c:	bl	4018b0 <lseek@plt>
  402520:	tbnz	x0, #63, 4024bc <ferror@plt+0x86c>
  402524:	sub	x8, x21, x0
  402528:	ldr	w21, [sp, #24]
  40252c:	cmp	x8, #0x800, lsl #12
  402530:	b.gt	4024c0 <ferror@plt+0x870>
  402534:	ldr	x0, [x24, #720]
  402538:	add	x1, sp, #0x38
  40253c:	bl	40599c <ferror@plt+0x3d4c>
  402540:	cbz	x0, 402a98 <ferror@plt+0xe48>
  402544:	ldr	x8, [sp, #56]
  402548:	mov	x23, x0
  40254c:	str	w27, [sp, #36]
  402550:	cbz	x8, 4025bc <ferror@plt+0x96c>
  402554:	add	x9, x8, x23
  402558:	ldurb	w9, [x9, #-1]
  40255c:	cmp	w9, w27, uxtb
  402560:	b.eq	402574 <ferror@plt+0x924>  // b.none
  402564:	add	x9, x8, #0x1
  402568:	str	x9, [sp, #56]
  40256c:	strb	w27, [x23, x8]
  402570:	ldr	x8, [sp, #56]
  402574:	cmp	x8, #0x1
  402578:	add	x27, x23, x8
  40257c:	mov	x26, xzr
  402580:	b.lt	4025cc <ferror@plt+0x97c>  // b.tstop
  402584:	ldr	w8, [sp, #36]
  402588:	mov	x0, x23
  40258c:	and	w24, w8, #0xff
  402590:	sub	x2, x27, x0
  402594:	mov	w1, w24
  402598:	bl	401ba0 <memchr@plt>
  40259c:	add	x0, x0, #0x1
  4025a0:	cmp	x0, x27
  4025a4:	add	x26, x26, #0x1
  4025a8:	b.cc	402590 <ferror@plt+0x940>  // b.lo, b.ul, b.last
  4025ac:	add	x8, x26, #0x1
  4025b0:	lsr	x9, x8, #60
  4025b4:	cbz	x9, 4025d0 <ferror@plt+0x980>
  4025b8:	bl	406688 <ferror@plt+0x4a38>
  4025bc:	mov	x26, xzr
  4025c0:	mov	w8, #0x1                   	// #1
  4025c4:	mov	x27, x23
  4025c8:	b	4025d0 <ferror@plt+0x980>
  4025cc:	mov	w8, #0x1                   	// #1
  4025d0:	lsl	x0, x8, #3
  4025d4:	bl	40634c <ferror@plt+0x46fc>
  4025d8:	mov	x25, x0
  4025dc:	str	x23, [x0]
  4025e0:	cbz	x26, 402614 <ferror@plt+0x9c4>
  4025e4:	ldr	w8, [sp, #36]
  4025e8:	mov	w21, #0x1                   	// #1
  4025ec:	and	w24, w8, #0xff
  4025f0:	sub	x2, x27, x23
  4025f4:	mov	x0, x23
  4025f8:	mov	w1, w24
  4025fc:	bl	401ba0 <memchr@plt>
  402600:	add	x23, x0, #0x1
  402604:	str	x23, [x25, x21, lsl #3]
  402608:	add	x21, x21, #0x1
  40260c:	cmp	x21, x26
  402610:	b.ls	4025f0 <ferror@plt+0x9a0>  // b.plast
  402614:	ldr	w27, [sp, #36]
  402618:	ldr	w21, [sp, #24]
  40261c:	mov	x24, x25
  402620:	cmp	x19, x26
  402624:	cset	w8, cc  // cc = lo, ul, last
  402628:	orr	w8, w21, w8
  40262c:	tst	w8, #0x1
  402630:	csel	x23, x19, x26, ne  // ne = any
  402634:	mov	w25, w27
  402638:	tbz	w21, #0, 402648 <ferror@plt+0x9f8>
  40263c:	str	wzr, [sp, #16]
  402640:	mov	x1, #0xffffffffffffffff    	// #-1
  402644:	b	402660 <ferror@plt+0xa10>
  402648:	mov	x0, x23
  40264c:	mov	x1, x26
  402650:	bl	404e1c <ferror@plt+0x31cc>
  402654:	mov	x1, x0
  402658:	mov	x19, x23
  40265c:	str	wzr, [sp, #16]
  402660:	mov	x0, x20
  402664:	bl	404c70 <ferror@plt+0x3020>
  402668:	cbz	x0, 402ad8 <ferror@plt+0xe88>
  40266c:	ldr	x23, [sp, #40]
  402670:	ldr	w8, [sp, #16]
  402674:	mov	x27, x0
  402678:	str	x24, [sp]
  40267c:	cbz	w8, 402724 <ferror@plt+0xad4>
  402680:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402684:	ldr	x26, [x8, #720]
  402688:	cmp	x19, #0x400
  40268c:	mov	w8, #0x400                 	// #1024
  402690:	csel	x20, x19, x8, cc  // cc = lo, ul, last
  402694:	mov	w1, #0x18                  	// #24
  402698:	mov	x0, x20
  40269c:	bl	4065b0 <ferror@plt+0x4960>
  4026a0:	mov	x24, x0
  4026a4:	mov	x23, xzr
  4026a8:	cbz	x19, 402794 <ferror@plt+0xb44>
  4026ac:	mov	w21, #0x18                  	// #24
  4026b0:	b	4026c0 <ferror@plt+0xa70>
  4026b4:	cmp	x19, x23
  4026b8:	add	x21, x21, #0x18
  4026bc:	b.eq	402738 <ferror@plt+0xae8>  // b.none
  4026c0:	add	x8, x24, x21
  4026c4:	sub	x0, x8, #0x18
  4026c8:	mov	x1, x26
  4026cc:	mov	w2, w25
  4026d0:	bl	402ffc <ferror@plt+0x13ac>
  4026d4:	cbz	x0, 402790 <ferror@plt+0xb40>
  4026d8:	add	x23, x23, #0x1
  4026dc:	cmp	x23, x20
  4026e0:	b.cc	4026b4 <ferror@plt+0xa64>  // b.lo, b.ul, b.last
  4026e4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  4026e8:	movk	x8, #0x5556
  4026ec:	add	x20, x20, #0x400
  4026f0:	movk	x8, #0x555, lsl #48
  4026f4:	cmp	x20, x8
  4026f8:	b.cs	4025b8 <ferror@plt+0x968>  // b.hs, b.nlast
  4026fc:	add	x8, x20, x20, lsl #1
  402700:	lsl	x1, x8, #3
  402704:	mov	x0, x24
  402708:	bl	4063cc <ferror@plt+0x477c>
  40270c:	mov	x24, x0
  402710:	add	x0, x0, x21
  402714:	mov	w2, #0x6000                	// #24576
  402718:	mov	w1, wzr
  40271c:	bl	4019a0 <memset@plt>
  402720:	b	4026b4 <ferror@plt+0xa64>
  402724:	mov	x24, xzr
  402728:	ldr	w8, [sp, #52]
  40272c:	orr	w8, w8, w28
  402730:	tbz	w8, #0, 4027b8 <ferror@plt+0xb68>
  402734:	b	4027c8 <ferror@plt+0xb78>
  402738:	add	x0, sp, #0x38
  40273c:	add	x20, sp, #0x38
  402740:	bl	402f04 <ferror@plt+0x12b4>
  402744:	mov	w21, #0x18                  	// #24
  402748:	mov	x23, x19
  40274c:	mov	x0, x27
  402750:	mov	x1, x23
  402754:	bl	404cac <ferror@plt+0x305c>
  402758:	madd	x8, x0, x21, x24
  40275c:	cmp	x0, x19
  402760:	csel	x0, x8, x20, cc  // cc = lo, ul, last
  402764:	mov	x1, x26
  402768:	mov	w2, w25
  40276c:	bl	402ffc <ferror@plt+0x13ac>
  402770:	cbz	x0, 402784 <ferror@plt+0xb34>
  402774:	add	x23, x23, #0x1
  402778:	cmp	x23, #0x1
  40277c:	b.ne	40274c <ferror@plt+0xafc>  // b.any
  402780:	b	402788 <ferror@plt+0xb38>
  402784:	cbz	x23, 402b2c <ferror@plt+0xedc>
  402788:	add	x0, sp, #0x38
  40278c:	bl	4030f4 <ferror@plt+0x14a4>
  402790:	ldr	w21, [sp, #24]
  402794:	ldrb	w8, [x26]
  402798:	tbnz	w8, #5, 402a98 <ferror@plt+0xe48>
  40279c:	cmp	x23, x19
  4027a0:	csel	x19, x19, x23, hi  // hi = pmore
  4027a4:	ldr	x23, [sp, #40]
  4027a8:	mov	x26, x19
  4027ac:	ldr	w8, [sp, #52]
  4027b0:	orr	w8, w8, w28
  4027b4:	tbnz	w8, #0, 4027c8 <ferror@plt+0xb78>
  4027b8:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4027bc:	ldr	x0, [x8, #720]
  4027c0:	bl	406f64 <ferror@plt+0x5314>
  4027c4:	cbnz	w0, 402a98 <ferror@plt+0xe48>
  4027c8:	tbz	w21, #0, 4027d8 <ferror@plt+0xb88>
  4027cc:	mov	x28, xzr
  4027d0:	cbnz	x22, 4027f0 <ferror@plt+0xba0>
  4027d4:	b	40280c <ferror@plt+0xbbc>
  4027d8:	mov	x0, x27
  4027dc:	mov	x1, x19
  4027e0:	mov	x2, x26
  4027e4:	bl	404e40 <ferror@plt+0x31f0>
  4027e8:	mov	x28, x0
  4027ec:	cbz	x22, 40280c <ferror@plt+0xbbc>
  4027f0:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4027f4:	ldr	x2, [x8, #712]
  4027f8:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4027fc:	add	x1, x1, #0xe30
  402800:	mov	x0, x22
  402804:	bl	402c90 <ferror@plt+0x1040>
  402808:	cbz	x0, 402af0 <ferror@plt+0xea0>
  40280c:	tbz	w21, #0, 402868 <ferror@plt+0xc18>
  402810:	ldr	x24, [sp]
  402814:	cbz	x19, 402978 <ferror@plt+0xd28>
  402818:	cbz	x26, 402b20 <ferror@plt+0xed0>
  40281c:	ldr	w8, [sp, #52]
  402820:	tbz	w8, #0, 4028f8 <ferror@plt+0xca8>
  402824:	ldr	x8, [sp, #8]
  402828:	adrp	x22, 409000 <ferror@plt+0x73b0>
  40282c:	and	w21, w25, #0xff
  402830:	add	x22, x22, #0x6e
  402834:	sub	x20, x8, x23
  402838:	mov	x0, x27
  40283c:	mov	x1, x20
  402840:	bl	404cac <ferror@plt+0x305c>
  402844:	add	x2, x0, x23
  402848:	mov	w0, #0x1                   	// #1
  40284c:	mov	x1, x22
  402850:	mov	w3, w21
  402854:	bl	401990 <__printf_chk@plt>
  402858:	tbnz	w0, #31, 40299c <ferror@plt+0xd4c>
  40285c:	subs	x19, x19, #0x1
  402860:	b.ne	402838 <ferror@plt+0xbe8>  // b.any
  402864:	b	402978 <ferror@plt+0xd28>
  402868:	ldr	w8, [sp, #16]
  40286c:	cbz	w8, 4028b0 <ferror@plt+0xc60>
  402870:	cbz	x26, 402978 <ferror@plt+0xd28>
  402874:	mov	w19, #0x18                  	// #24
  402878:	adrp	x20, 41a000 <ferror@plt+0x183b0>
  40287c:	ldr	x8, [x28]
  402880:	ldr	x3, [x20, #712]
  402884:	mov	w1, #0x1                   	// #1
  402888:	madd	x21, x8, x19, x24
  40288c:	ldp	x2, x0, [x21, #8]
  402890:	bl	401830 <fwrite_unlocked@plt>
  402894:	ldr	x8, [x21, #8]
  402898:	cmp	x0, x8
  40289c:	b.ne	40299c <ferror@plt+0xd4c>  // b.any
  4028a0:	subs	x26, x26, #0x1
  4028a4:	add	x28, x28, #0x8
  4028a8:	b.ne	40287c <ferror@plt+0xc2c>  // b.any
  4028ac:	b	402978 <ferror@plt+0xd28>
  4028b0:	ldr	w8, [sp, #52]
  4028b4:	ldr	x22, [sp]
  4028b8:	tbz	w8, #0, 40293c <ferror@plt+0xcec>
  4028bc:	cbz	x19, 402978 <ferror@plt+0xd28>
  4028c0:	adrp	x21, 409000 <ferror@plt+0x73b0>
  4028c4:	and	w20, w25, #0xff
  4028c8:	add	x21, x21, #0x6e
  4028cc:	ldr	x8, [x28]
  4028d0:	mov	w0, #0x1                   	// #1
  4028d4:	mov	x1, x21
  4028d8:	mov	w3, w20
  4028dc:	add	x2, x8, x23
  4028e0:	bl	401990 <__printf_chk@plt>
  4028e4:	tbnz	w0, #31, 40299c <ferror@plt+0xd4c>
  4028e8:	subs	x19, x19, #0x1
  4028ec:	add	x28, x28, #0x8
  4028f0:	b.ne	4028cc <ferror@plt+0xc7c>  // b.any
  4028f4:	b	402978 <ferror@plt+0xd28>
  4028f8:	sub	x20, x26, #0x1
  4028fc:	adrp	x22, 41a000 <ferror@plt+0x183b0>
  402900:	mov	x0, x27
  402904:	mov	x1, x20
  402908:	bl	404cac <ferror@plt+0x305c>
  40290c:	add	x8, x24, x0, lsl #3
  402910:	ldp	x0, x9, [x8]
  402914:	ldr	x3, [x22, #712]
  402918:	mov	w1, #0x1                   	// #1
  40291c:	sub	x21, x9, x0
  402920:	mov	x2, x21
  402924:	bl	401830 <fwrite_unlocked@plt>
  402928:	cmp	x0, x21
  40292c:	b.ne	40299c <ferror@plt+0xd4c>  // b.any
  402930:	subs	x19, x19, #0x1
  402934:	b.ne	402900 <ferror@plt+0xcb0>  // b.any
  402938:	b	402978 <ferror@plt+0xd28>
  40293c:	cbz	x19, 402978 <ferror@plt+0xd28>
  402940:	adrp	x21, 41a000 <ferror@plt+0x183b0>
  402944:	ldr	x8, [x28]
  402948:	ldr	x3, [x21, #712]
  40294c:	mov	w1, #0x1                   	// #1
  402950:	add	x8, x22, x8, lsl #3
  402954:	ldp	x0, x9, [x8]
  402958:	sub	x20, x9, x0
  40295c:	mov	x2, x20
  402960:	bl	401830 <fwrite_unlocked@plt>
  402964:	cmp	x0, x20
  402968:	b.ne	40299c <ferror@plt+0xd4c>  // b.any
  40296c:	subs	x19, x19, #0x1
  402970:	add	x28, x28, #0x8
  402974:	b.ne	402944 <ferror@plt+0xcf4>  // b.any
  402978:	ldp	x20, x19, [sp, #272]
  40297c:	ldp	x22, x21, [sp, #256]
  402980:	ldp	x24, x23, [sp, #240]
  402984:	ldp	x26, x25, [sp, #224]
  402988:	ldp	x28, x27, [sp, #208]
  40298c:	ldp	x29, x30, [sp, #192]
  402990:	mov	w0, wzr
  402994:	add	sp, sp, #0x120
  402998:	ret
  40299c:	bl	401c20 <__errno_location@plt>
  4029a0:	ldr	w19, [x0]
  4029a4:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4029a8:	add	x1, x1, #0xe45
  4029ac:	mov	w2, #0x5                   	// #5
  4029b0:	mov	x0, xzr
  4029b4:	bl	401bc0 <dcgettext@plt>
  4029b8:	mov	x2, x0
  4029bc:	mov	w0, #0x1                   	// #1
  4029c0:	mov	w1, w19
  4029c4:	bl	401870 <error@plt>
  4029c8:	cmn	w0, #0x3
  4029cc:	b.ne	402a08 <ferror@plt+0xdb8>  // b.any
  4029d0:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4029d4:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  4029d8:	ldr	x0, [x8, #712]
  4029dc:	ldr	x3, [x9, #576]
  4029e0:	adrp	x1, 408000 <ferror@plt+0x63b0>
  4029e4:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4029e8:	adrp	x4, 408000 <ferror@plt+0x63b0>
  4029ec:	add	x1, x1, #0xd31
  4029f0:	add	x2, x2, #0xde4
  4029f4:	add	x4, x4, #0xdf2
  4029f8:	mov	x5, xzr
  4029fc:	bl	406224 <ferror@plt+0x45d4>
  402a00:	mov	w0, wzr
  402a04:	bl	401860 <exit@plt>
  402a08:	cmn	w0, #0x2
  402a0c:	b.ne	402a18 <ferror@plt+0xdc8>  // b.any
  402a10:	mov	w0, wzr
  402a14:	bl	401d6c <ferror@plt+0x11c>
  402a18:	mov	w0, #0x1                   	// #1
  402a1c:	bl	401d6c <ferror@plt+0x11c>
  402a20:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a24:	add	x1, x1, #0xd52
  402a28:	b	402a7c <ferror@plt+0xe2c>
  402a2c:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a30:	add	x1, x1, #0xd8b
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	mov	x0, xzr
  402a3c:	bl	401bc0 <dcgettext@plt>
  402a40:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402a44:	ldr	x8, [x8, #696]
  402a48:	mov	x19, x0
  402a4c:	mov	x0, x8
  402a50:	bl	404c2c <ferror@plt+0x2fdc>
  402a54:	mov	x3, x0
  402a58:	mov	w0, #0x1                   	// #1
  402a5c:	mov	w1, wzr
  402a60:	mov	x2, x19
  402a64:	bl	401870 <error@plt>
  402a68:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a6c:	add	x1, x1, #0xda2
  402a70:	b	402a7c <ferror@plt+0xe2c>
  402a74:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402a78:	add	x1, x1, #0xdc2
  402a7c:	mov	w2, #0x5                   	// #5
  402a80:	mov	x0, xzr
  402a84:	bl	401bc0 <dcgettext@plt>
  402a88:	mov	x2, x0
  402a8c:	mov	w0, #0x1                   	// #1
  402a90:	mov	w1, wzr
  402a94:	bl	401870 <error@plt>
  402a98:	bl	401c20 <__errno_location@plt>
  402a9c:	ldr	w19, [x0]
  402aa0:	adrp	x1, 409000 <ferror@plt+0x73b0>
  402aa4:	add	x1, x1, #0x267
  402aa8:	b	4029ac <ferror@plt+0xd5c>
  402aac:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402ab0:	add	x1, x1, #0xdfe
  402ab4:	mov	w2, #0x5                   	// #5
  402ab8:	mov	x0, xzr
  402abc:	bl	401bc0 <dcgettext@plt>
  402ac0:	mov	x2, x0
  402ac4:	mov	w0, wzr
  402ac8:	mov	w1, wzr
  402acc:	bl	401870 <error@plt>
  402ad0:	mov	w0, #0x1                   	// #1
  402ad4:	bl	401d6c <ferror@plt+0x11c>
  402ad8:	bl	401c20 <__errno_location@plt>
  402adc:	ldr	w19, [x0]
  402ae0:	mov	w1, #0x3                   	// #3
  402ae4:	mov	w0, wzr
  402ae8:	mov	x2, x20
  402aec:	b	402b04 <ferror@plt+0xeb4>
  402af0:	bl	401c20 <__errno_location@plt>
  402af4:	ldr	w19, [x0]
  402af8:	mov	w1, #0x3                   	// #3
  402afc:	mov	w0, wzr
  402b00:	mov	x2, x22
  402b04:	bl	4049ec <ferror@plt+0x2d9c>
  402b08:	adrp	x2, 408000 <ferror@plt+0x63b0>
  402b0c:	mov	x3, x0
  402b10:	add	x2, x2, #0xd88
  402b14:	mov	w0, #0x1                   	// #1
  402b18:	mov	w1, w19
  402b1c:	bl	401870 <error@plt>
  402b20:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402b24:	add	x1, x1, #0xe32
  402b28:	b	402a7c <ferror@plt+0xe2c>
  402b2c:	adrp	x1, 409000 <ferror@plt+0x73b0>
  402b30:	add	x1, x1, #0x59
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	mov	x0, xzr
  402b3c:	bl	401bc0 <dcgettext@plt>
  402b40:	mov	x2, x0
  402b44:	mov	w0, #0x1                   	// #1
  402b48:	mov	w1, #0x4b                  	// #75
  402b4c:	bl	401870 <error@plt>
  402b50:	bl	401c20 <__errno_location@plt>
  402b54:	ldr	w19, [x0]
  402b58:	ldr	x2, [x25]
  402b5c:	mov	w1, #0x3                   	// #3
  402b60:	mov	w0, wzr
  402b64:	b	402b04 <ferror@plt+0xeb4>
  402b68:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402b6c:	str	x0, [x8, #752]
  402b70:	ret
  402b74:	and	w8, w0, #0x1
  402b78:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  402b7c:	strb	w8, [x9, #744]
  402b80:	ret
  402b84:	stp	x29, x30, [sp, #-48]!
  402b88:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402b8c:	ldr	x0, [x8, #712]
  402b90:	str	x21, [sp, #16]
  402b94:	stp	x20, x19, [sp, #32]
  402b98:	mov	x29, sp
  402b9c:	bl	40714c <ferror@plt+0x54fc>
  402ba0:	cbz	w0, 402bc0 <ferror@plt+0xf70>
  402ba4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402ba8:	ldrb	w8, [x8, #744]
  402bac:	cbz	w8, 402be0 <ferror@plt+0xf90>
  402bb0:	bl	401c20 <__errno_location@plt>
  402bb4:	ldr	w8, [x0]
  402bb8:	cmp	w8, #0x20
  402bbc:	b.ne	402be0 <ferror@plt+0xf90>  // b.any
  402bc0:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402bc4:	ldr	x0, [x8, #688]
  402bc8:	bl	40714c <ferror@plt+0x54fc>
  402bcc:	cbnz	w0, 402c4c <ferror@plt+0xffc>
  402bd0:	ldp	x20, x19, [sp, #32]
  402bd4:	ldr	x21, [sp, #16]
  402bd8:	ldp	x29, x30, [sp], #48
  402bdc:	ret
  402be0:	adrp	x1, 408000 <ferror@plt+0x63b0>
  402be4:	add	x1, x1, #0xe45
  402be8:	mov	w2, #0x5                   	// #5
  402bec:	mov	x0, xzr
  402bf0:	bl	401bc0 <dcgettext@plt>
  402bf4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402bf8:	ldr	x21, [x8, #752]
  402bfc:	mov	x19, x0
  402c00:	bl	401c20 <__errno_location@plt>
  402c04:	ldr	w20, [x0]
  402c08:	cbnz	x21, 402c28 <ferror@plt+0xfd8>
  402c0c:	adrp	x2, 408000 <ferror@plt+0x63b0>
  402c10:	add	x2, x2, #0xd88
  402c14:	mov	w0, wzr
  402c18:	mov	w1, w20
  402c1c:	mov	x3, x19
  402c20:	bl	401870 <error@plt>
  402c24:	b	402c4c <ferror@plt+0xffc>
  402c28:	mov	x0, x21
  402c2c:	bl	404944 <ferror@plt+0x2cf4>
  402c30:	adrp	x2, 408000 <ferror@plt+0x63b0>
  402c34:	mov	x3, x0
  402c38:	add	x2, x2, #0xd84
  402c3c:	mov	w0, wzr
  402c40:	mov	w1, w20
  402c44:	mov	x4, x19
  402c48:	bl	401870 <error@plt>
  402c4c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  402c50:	ldr	w0, [x8, #584]
  402c54:	bl	401820 <_exit@plt>
  402c58:	b	401a50 <posix_fadvise@plt>
  402c5c:	cbz	x0, 402c8c <ferror@plt+0x103c>
  402c60:	stp	x29, x30, [sp, #-32]!
  402c64:	str	x19, [sp, #16]
  402c68:	mov	x29, sp
  402c6c:	mov	w19, w1
  402c70:	bl	4018e0 <fileno@plt>
  402c74:	mov	w3, w19
  402c78:	ldr	x19, [sp, #16]
  402c7c:	mov	x1, xzr
  402c80:	mov	x2, xzr
  402c84:	ldp	x29, x30, [sp], #32
  402c88:	b	401a50 <posix_fadvise@plt>
  402c8c:	ret
  402c90:	stp	x29, x30, [sp, #-80]!
  402c94:	stp	x22, x21, [sp, #48]
  402c98:	mov	x21, x0
  402c9c:	mov	x0, x2
  402ca0:	str	x25, [sp, #16]
  402ca4:	stp	x24, x23, [sp, #32]
  402ca8:	stp	x20, x19, [sp, #64]
  402cac:	mov	x29, sp
  402cb0:	mov	x19, x2
  402cb4:	mov	x20, x1
  402cb8:	bl	4018e0 <fileno@plt>
  402cbc:	mov	w23, wzr
  402cc0:	cbz	w0, 402d6c <ferror@plt+0x111c>
  402cc4:	cmp	w0, #0x1
  402cc8:	b.eq	402d78 <ferror@plt+0x1128>  // b.none
  402ccc:	cmp	w0, #0x2
  402cd0:	b.eq	402ce8 <ferror@plt+0x1098>  // b.none
  402cd4:	mov	w0, #0x2                   	// #2
  402cd8:	mov	w1, #0x2                   	// #2
  402cdc:	bl	401bf0 <dup2@plt>
  402ce0:	cmp	w0, #0x2
  402ce4:	cset	w23, ne  // ne = any
  402ce8:	mov	w0, #0x1                   	// #1
  402cec:	mov	w1, #0x1                   	// #1
  402cf0:	mov	w24, w23
  402cf4:	bl	401bf0 <dup2@plt>
  402cf8:	cmp	w0, #0x1
  402cfc:	cset	w23, ne  // ne = any
  402d00:	mov	w0, wzr
  402d04:	mov	w1, wzr
  402d08:	bl	401bf0 <dup2@plt>
  402d0c:	cbz	w0, 402d8c <ferror@plt+0x113c>
  402d10:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402d14:	add	x0, x0, #0x79
  402d18:	mov	w1, wzr
  402d1c:	bl	401940 <open@plt>
  402d20:	cbz	w0, 402dbc <ferror@plt+0x116c>
  402d24:	tbnz	w0, #31, 402e58 <ferror@plt+0x1208>
  402d28:	bl	401a10 <close@plt>
  402d2c:	bl	401c20 <__errno_location@plt>
  402d30:	mov	x19, x0
  402d34:	mov	w8, #0x9                   	// #9
  402d38:	str	w8, [x0]
  402d3c:	ldr	w21, [x19]
  402d40:	mov	x20, xzr
  402d44:	mov	w22, #0x1                   	// #1
  402d48:	cbz	w24, 402e14 <ferror@plt+0x11c4>
  402d4c:	mov	w0, #0x2                   	// #2
  402d50:	bl	401a10 <close@plt>
  402d54:	tbz	w23, #0, 402ed0 <ferror@plt+0x1280>
  402d58:	mov	w0, #0x1                   	// #1
  402d5c:	bl	401a10 <close@plt>
  402d60:	tbnz	w22, #0, 402ed4 <ferror@plt+0x1284>
  402d64:	cbnz	x20, 402ee8 <ferror@plt+0x1298>
  402d68:	b	402ee0 <ferror@plt+0x1290>
  402d6c:	mov	w25, w23
  402d70:	mov	w22, w23
  402d74:	b	402de8 <ferror@plt+0x1198>
  402d78:	mov	w24, w23
  402d7c:	mov	w0, wzr
  402d80:	mov	w1, wzr
  402d84:	bl	401bf0 <dup2@plt>
  402d88:	cbnz	w0, 402d10 <ferror@plt+0x10c0>
  402d8c:	mov	w22, wzr
  402d90:	cbz	w23, 402dc4 <ferror@plt+0x1174>
  402d94:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402d98:	add	x0, x0, #0x79
  402d9c:	mov	w1, wzr
  402da0:	bl	401940 <open@plt>
  402da4:	cmp	w0, #0x1
  402da8:	b.ne	402e1c <ferror@plt+0x11cc>  // b.any
  402dac:	mov	w25, #0x1                   	// #1
  402db0:	cbnz	w24, 402dcc <ferror@plt+0x117c>
  402db4:	mov	w23, wzr
  402db8:	b	402de8 <ferror@plt+0x1198>
  402dbc:	mov	w22, #0x1                   	// #1
  402dc0:	cbnz	w23, 402d94 <ferror@plt+0x1144>
  402dc4:	mov	w25, wzr
  402dc8:	cbz	w24, 402db4 <ferror@plt+0x1164>
  402dcc:	adrp	x0, 409000 <ferror@plt+0x73b0>
  402dd0:	add	x0, x0, #0x79
  402dd4:	mov	w1, wzr
  402dd8:	bl	401940 <open@plt>
  402ddc:	cmp	w0, #0x2
  402de0:	b.ne	402e74 <ferror@plt+0x1224>  // b.any
  402de4:	mov	w23, #0x1                   	// #1
  402de8:	mov	x0, x21
  402dec:	mov	x1, x20
  402df0:	mov	x2, x19
  402df4:	mov	w24, w23
  402df8:	bl	401b20 <freopen@plt>
  402dfc:	mov	x20, x0
  402e00:	bl	401c20 <__errno_location@plt>
  402e04:	ldr	w21, [x0]
  402e08:	mov	x19, x0
  402e0c:	mov	w23, w25
  402e10:	tbnz	w24, #0, 402d4c <ferror@plt+0x10fc>
  402e14:	cbnz	w23, 402d58 <ferror@plt+0x1108>
  402e18:	b	402ed0 <ferror@plt+0x1280>
  402e1c:	tbnz	w0, #31, 402e90 <ferror@plt+0x1240>
  402e20:	bl	401a10 <close@plt>
  402e24:	bl	401c20 <__errno_location@plt>
  402e28:	mov	x19, x0
  402e2c:	mov	w8, #0x9                   	// #9
  402e30:	str	w8, [x0]
  402e34:	ldr	w21, [x19]
  402e38:	cbz	w24, 402ea0 <ferror@plt+0x1250>
  402e3c:	mov	w0, #0x2                   	// #2
  402e40:	bl	401a10 <close@plt>
  402e44:	mov	w0, #0x1                   	// #1
  402e48:	bl	401a10 <close@plt>
  402e4c:	tbz	w22, #0, 402ee0 <ferror@plt+0x1290>
  402e50:	mov	x20, xzr
  402e54:	b	402ed4 <ferror@plt+0x1284>
  402e58:	bl	401c20 <__errno_location@plt>
  402e5c:	mov	x19, x0
  402e60:	ldr	w21, [x19]
  402e64:	mov	x20, xzr
  402e68:	mov	w22, #0x1                   	// #1
  402e6c:	cbnz	w24, 402d4c <ferror@plt+0x10fc>
  402e70:	b	402e14 <ferror@plt+0x11c4>
  402e74:	tbnz	w0, #31, 402eb4 <ferror@plt+0x1264>
  402e78:	bl	401a10 <close@plt>
  402e7c:	bl	401c20 <__errno_location@plt>
  402e80:	mov	x19, x0
  402e84:	mov	w8, #0x9                   	// #9
  402e88:	str	w8, [x0]
  402e8c:	b	402ebc <ferror@plt+0x126c>
  402e90:	bl	401c20 <__errno_location@plt>
  402e94:	mov	x19, x0
  402e98:	ldr	w21, [x19]
  402e9c:	cbnz	w24, 402e3c <ferror@plt+0x11ec>
  402ea0:	mov	x20, xzr
  402ea4:	mov	w0, #0x1                   	// #1
  402ea8:	bl	401a10 <close@plt>
  402eac:	tbz	w22, #0, 402d64 <ferror@plt+0x1114>
  402eb0:	b	402ed4 <ferror@plt+0x1284>
  402eb4:	bl	401c20 <__errno_location@plt>
  402eb8:	mov	x19, x0
  402ebc:	ldr	w21, [x19]
  402ec0:	mov	w0, #0x2                   	// #2
  402ec4:	bl	401a10 <close@plt>
  402ec8:	mov	x20, xzr
  402ecc:	tbnz	w25, #0, 402d58 <ferror@plt+0x1108>
  402ed0:	cbz	w22, 402d64 <ferror@plt+0x1114>
  402ed4:	mov	w0, wzr
  402ed8:	bl	401a10 <close@plt>
  402edc:	cbnz	x20, 402ee8 <ferror@plt+0x1298>
  402ee0:	mov	x20, xzr
  402ee4:	str	w21, [x19]
  402ee8:	mov	x0, x20
  402eec:	ldp	x20, x19, [sp, #64]
  402ef0:	ldp	x22, x21, [sp, #48]
  402ef4:	ldp	x24, x23, [sp, #32]
  402ef8:	ldr	x25, [sp, #16]
  402efc:	ldp	x29, x30, [sp], #80
  402f00:	ret
  402f04:	stp	xzr, xzr, [x0]
  402f08:	str	xzr, [x0, #16]
  402f0c:	ret
  402f10:	stp	x29, x30, [sp, #-64]!
  402f14:	stp	x24, x23, [sp, #16]
  402f18:	stp	x22, x21, [sp, #32]
  402f1c:	stp	x20, x19, [sp, #48]
  402f20:	ldrb	w8, [x1]
  402f24:	mov	x29, sp
  402f28:	tbnz	w8, #4, 402fd4 <ferror@plt+0x1384>
  402f2c:	ldr	x21, [x0, #16]
  402f30:	ldr	x8, [x0]
  402f34:	mov	x20, x1
  402f38:	mov	x19, x0
  402f3c:	mov	x23, x21
  402f40:	add	x24, x21, x8
  402f44:	b	402f54 <ferror@plt+0x1304>
  402f48:	cmp	w22, #0xa
  402f4c:	strb	w22, [x23], #1
  402f50:	b.eq	402fdc <ferror@plt+0x138c>  // b.none
  402f54:	ldp	x8, x9, [x20, #8]
  402f58:	cmp	x8, x9
  402f5c:	b.cs	402f9c <ferror@plt+0x134c>  // b.hs, b.nlast
  402f60:	add	x9, x8, #0x1
  402f64:	str	x9, [x20, #8]
  402f68:	ldrb	w22, [x8]
  402f6c:	cmp	x23, x24
  402f70:	b.ne	402f48 <ferror@plt+0x12f8>  // b.any
  402f74:	ldr	x23, [x19]
  402f78:	mov	x0, x21
  402f7c:	mov	x1, x19
  402f80:	bl	4064e4 <ferror@plt+0x4894>
  402f84:	ldr	x8, [x19]
  402f88:	mov	x21, x0
  402f8c:	add	x23, x0, x23
  402f90:	str	x0, [x19, #16]
  402f94:	add	x24, x0, x8
  402f98:	b	402f48 <ferror@plt+0x12f8>
  402f9c:	mov	x0, x20
  402fa0:	bl	401c30 <__uflow@plt>
  402fa4:	mov	w22, w0
  402fa8:	cmn	w0, #0x1
  402fac:	b.ne	402f6c <ferror@plt+0x131c>  // b.any
  402fb0:	cmp	x23, x21
  402fb4:	b.eq	402fd4 <ferror@plt+0x1384>  // b.none
  402fb8:	ldrb	w8, [x20]
  402fbc:	tbnz	w8, #5, 402fd4 <ferror@plt+0x1384>
  402fc0:	ldurb	w8, [x23, #-1]
  402fc4:	cmp	w8, #0xa
  402fc8:	b.eq	402fdc <ferror@plt+0x138c>  // b.none
  402fcc:	mov	w22, #0xa                   	// #10
  402fd0:	b	402f6c <ferror@plt+0x131c>
  402fd4:	mov	x19, xzr
  402fd8:	b	402fe4 <ferror@plt+0x1394>
  402fdc:	sub	x8, x23, x21
  402fe0:	str	x8, [x19, #8]
  402fe4:	mov	x0, x19
  402fe8:	ldp	x20, x19, [sp, #48]
  402fec:	ldp	x22, x21, [sp, #32]
  402ff0:	ldp	x24, x23, [sp, #16]
  402ff4:	ldp	x29, x30, [sp], #64
  402ff8:	ret
  402ffc:	stp	x29, x30, [sp, #-80]!
  403000:	stp	x26, x25, [sp, #16]
  403004:	stp	x24, x23, [sp, #32]
  403008:	stp	x22, x21, [sp, #48]
  40300c:	stp	x20, x19, [sp, #64]
  403010:	ldrb	w8, [x1]
  403014:	mov	x29, sp
  403018:	tbnz	w8, #4, 4030d4 <ferror@plt+0x1484>
  40301c:	ldr	x22, [x0, #16]
  403020:	ldr	x8, [x0]
  403024:	mov	w20, w2
  403028:	mov	x21, x1
  40302c:	mov	x19, x0
  403030:	add	x26, x22, x8
  403034:	and	w24, w2, #0xff
  403038:	mov	x25, x22
  40303c:	b	40304c <ferror@plt+0x13fc>
  403040:	cmp	w23, w24
  403044:	strb	w23, [x25], #1
  403048:	b.eq	4030c8 <ferror@plt+0x1478>  // b.none
  40304c:	ldp	x8, x9, [x21, #8]
  403050:	cmp	x8, x9
  403054:	b.cs	403094 <ferror@plt+0x1444>  // b.hs, b.nlast
  403058:	add	x9, x8, #0x1
  40305c:	str	x9, [x21, #8]
  403060:	ldrb	w23, [x8]
  403064:	cmp	x25, x26
  403068:	b.ne	403040 <ferror@plt+0x13f0>  // b.any
  40306c:	ldr	x25, [x19]
  403070:	mov	x0, x22
  403074:	mov	x1, x19
  403078:	bl	4064e4 <ferror@plt+0x4894>
  40307c:	ldr	x8, [x19]
  403080:	mov	x22, x0
  403084:	add	x25, x0, x25
  403088:	str	x0, [x19, #16]
  40308c:	add	x26, x0, x8
  403090:	b	403040 <ferror@plt+0x13f0>
  403094:	mov	x0, x21
  403098:	bl	401c30 <__uflow@plt>
  40309c:	mov	w23, w0
  4030a0:	cmn	w0, #0x1
  4030a4:	b.ne	403064 <ferror@plt+0x1414>  // b.any
  4030a8:	cmp	x25, x22
  4030ac:	b.eq	4030d4 <ferror@plt+0x1484>  // b.none
  4030b0:	ldrb	w8, [x21]
  4030b4:	tbnz	w8, #5, 4030d4 <ferror@plt+0x1484>
  4030b8:	ldurb	w8, [x25, #-1]
  4030bc:	mov	w23, w24
  4030c0:	cmp	w8, w20, uxtb
  4030c4:	b.ne	403064 <ferror@plt+0x1414>  // b.any
  4030c8:	sub	x8, x25, x22
  4030cc:	str	x8, [x19, #8]
  4030d0:	b	4030d8 <ferror@plt+0x1488>
  4030d4:	mov	x19, xzr
  4030d8:	mov	x0, x19
  4030dc:	ldp	x20, x19, [sp, #64]
  4030e0:	ldp	x22, x21, [sp, #48]
  4030e4:	ldp	x24, x23, [sp, #32]
  4030e8:	ldp	x26, x25, [sp, #16]
  4030ec:	ldp	x29, x30, [sp], #80
  4030f0:	ret
  4030f4:	ldr	x0, [x0, #16]
  4030f8:	b	401af0 <free@plt>
  4030fc:	stp	x29, x30, [sp, #-32]!
  403100:	stp	x20, x19, [sp, #16]
  403104:	mov	x29, sp
  403108:	cbz	x0, 403188 <ferror@plt+0x1538>
  40310c:	mov	w1, #0x2f                  	// #47
  403110:	mov	x19, x0
  403114:	bl	401a20 <strrchr@plt>
  403118:	cmp	x0, #0x0
  40311c:	csinc	x20, x19, x0, eq  // eq = none
  403120:	sub	x8, x20, x19
  403124:	cmp	x8, #0x7
  403128:	b.lt	40316c <ferror@plt+0x151c>  // b.tstop
  40312c:	adrp	x1, 409000 <ferror@plt+0x73b0>
  403130:	sub	x0, x20, #0x7
  403134:	add	x1, x1, #0xbb
  403138:	mov	w2, #0x7                   	// #7
  40313c:	bl	401960 <strncmp@plt>
  403140:	cbnz	w0, 40316c <ferror@plt+0x151c>
  403144:	adrp	x1, 409000 <ferror@plt+0x73b0>
  403148:	add	x1, x1, #0xc3
  40314c:	mov	w2, #0x3                   	// #3
  403150:	mov	x0, x20
  403154:	bl	401960 <strncmp@plt>
  403158:	mov	x19, x20
  40315c:	cbnz	w0, 40316c <ferror@plt+0x151c>
  403160:	add	x19, x20, #0x3
  403164:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403168:	str	x19, [x8, #728]
  40316c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403170:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  403174:	str	x19, [x8, #760]
  403178:	str	x19, [x9, #680]
  40317c:	ldp	x20, x19, [sp, #16]
  403180:	ldp	x29, x30, [sp], #32
  403184:	ret
  403188:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  40318c:	ldr	x3, [x8, #688]
  403190:	adrp	x0, 409000 <ferror@plt+0x73b0>
  403194:	add	x0, x0, #0x83
  403198:	mov	w1, #0x37                  	// #55
  40319c:	mov	w2, #0x1                   	// #1
  4031a0:	bl	401b40 <fwrite@plt>
  4031a4:	bl	401a40 <abort@plt>
  4031a8:	stp	x29, x30, [sp, #-48]!
  4031ac:	str	x21, [sp, #16]
  4031b0:	stp	x20, x19, [sp, #32]
  4031b4:	mov	x29, sp
  4031b8:	mov	x19, x0
  4031bc:	bl	401c20 <__errno_location@plt>
  4031c0:	ldr	w21, [x0]
  4031c4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4031c8:	add	x8, x8, #0x300
  4031cc:	cmp	x19, #0x0
  4031d0:	mov	x20, x0
  4031d4:	csel	x0, x8, x19, eq  // eq = none
  4031d8:	mov	w1, #0x38                  	// #56
  4031dc:	bl	4065dc <ferror@plt+0x498c>
  4031e0:	str	w21, [x20]
  4031e4:	ldp	x20, x19, [sp, #32]
  4031e8:	ldr	x21, [sp, #16]
  4031ec:	ldp	x29, x30, [sp], #48
  4031f0:	ret
  4031f4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4031f8:	add	x8, x8, #0x300
  4031fc:	cmp	x0, #0x0
  403200:	csel	x8, x8, x0, eq  // eq = none
  403204:	ldr	w0, [x8]
  403208:	ret
  40320c:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403210:	add	x8, x8, #0x300
  403214:	cmp	x0, #0x0
  403218:	csel	x8, x8, x0, eq  // eq = none
  40321c:	str	w1, [x8]
  403220:	ret
  403224:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403228:	add	x8, x8, #0x300
  40322c:	cmp	x0, #0x0
  403230:	ubfx	w9, w1, #5, #3
  403234:	csel	x8, x8, x0, eq  // eq = none
  403238:	add	x8, x8, w9, uxtw #2
  40323c:	ldr	w9, [x8, #8]
  403240:	lsr	w10, w9, w1
  403244:	and	w0, w10, #0x1
  403248:	and	w10, w2, #0x1
  40324c:	eor	w10, w0, w10
  403250:	lsl	w10, w10, w1
  403254:	eor	w9, w10, w9
  403258:	str	w9, [x8, #8]
  40325c:	ret
  403260:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403264:	add	x8, x8, #0x300
  403268:	cmp	x0, #0x0
  40326c:	csel	x8, x8, x0, eq  // eq = none
  403270:	ldr	w0, [x8, #4]
  403274:	str	w1, [x8, #4]
  403278:	ret
  40327c:	stp	x29, x30, [sp, #-16]!
  403280:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  403284:	add	x8, x8, #0x300
  403288:	cmp	x0, #0x0
  40328c:	csel	x8, x8, x0, eq  // eq = none
  403290:	mov	w9, #0xa                   	// #10
  403294:	mov	x29, sp
  403298:	str	w9, [x8]
  40329c:	cbz	x1, 4032b0 <ferror@plt+0x1660>
  4032a0:	cbz	x2, 4032b0 <ferror@plt+0x1660>
  4032a4:	stp	x1, x2, [x8, #40]
  4032a8:	ldp	x29, x30, [sp], #16
  4032ac:	ret
  4032b0:	bl	401a40 <abort@plt>
  4032b4:	sub	sp, sp, #0x60
  4032b8:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4032bc:	add	x8, x8, #0x300
  4032c0:	cmp	x4, #0x0
  4032c4:	stp	x29, x30, [sp, #16]
  4032c8:	str	x25, [sp, #32]
  4032cc:	stp	x24, x23, [sp, #48]
  4032d0:	stp	x22, x21, [sp, #64]
  4032d4:	stp	x20, x19, [sp, #80]
  4032d8:	add	x29, sp, #0x10
  4032dc:	mov	x19, x3
  4032e0:	mov	x20, x2
  4032e4:	mov	x21, x1
  4032e8:	mov	x22, x0
  4032ec:	csel	x24, x8, x4, eq  // eq = none
  4032f0:	bl	401c20 <__errno_location@plt>
  4032f4:	ldp	w4, w5, [x24]
  4032f8:	ldp	x7, x8, [x24, #40]
  4032fc:	ldr	w25, [x0]
  403300:	mov	x23, x0
  403304:	add	x6, x24, #0x8
  403308:	mov	x0, x22
  40330c:	mov	x1, x21
  403310:	mov	x2, x20
  403314:	mov	x3, x19
  403318:	str	x8, [sp]
  40331c:	bl	403340 <ferror@plt+0x16f0>
  403320:	str	w25, [x23]
  403324:	ldp	x20, x19, [sp, #80]
  403328:	ldp	x22, x21, [sp, #64]
  40332c:	ldp	x24, x23, [sp, #48]
  403330:	ldr	x25, [sp, #32]
  403334:	ldp	x29, x30, [sp, #16]
  403338:	add	sp, sp, #0x60
  40333c:	ret
  403340:	sub	sp, sp, #0x120
  403344:	stp	x29, x30, [sp, #192]
  403348:	add	x29, sp, #0xc0
  40334c:	ldr	x8, [x29, #96]
  403350:	stp	x28, x27, [sp, #208]
  403354:	stp	x26, x25, [sp, #224]
  403358:	stp	x24, x23, [sp, #240]
  40335c:	stp	x22, x21, [sp, #256]
  403360:	stp	x20, x19, [sp, #272]
  403364:	str	x7, [sp, #96]
  403368:	stur	x6, [x29, #-40]
  40336c:	mov	w20, w5
  403370:	mov	w24, w4
  403374:	mov	x22, x3
  403378:	mov	x19, x2
  40337c:	mov	x23, x1
  403380:	stur	x8, [x29, #-88]
  403384:	mov	x28, x0
  403388:	bl	401b00 <__ctype_get_mb_cur_max@plt>
  40338c:	mov	w8, wzr
  403390:	mov	w15, wzr
  403394:	stp	wzr, w20, [sp, #84]
  403398:	ubfx	w21, w20, #1, #1
  40339c:	mov	w20, w24
  4033a0:	add	x9, x19, #0x1
  4033a4:	mov	w14, #0x1                   	// #1
  4033a8:	str	x0, [sp, #32]
  4033ac:	str	xzr, [sp, #72]
  4033b0:	stur	xzr, [x29, #-64]
  4033b4:	stur	xzr, [x29, #-32]
  4033b8:	stur	x9, [x29, #-80]
  4033bc:	cmp	w20, #0xa
  4033c0:	b.hi	4042ec <ferror@plt+0x269c>  // b.pmore
  4033c4:	adrp	x12, 409000 <ferror@plt+0x73b0>
  4033c8:	mov	w9, w20
  4033cc:	add	x12, x12, #0xc8
  4033d0:	adr	x10, 4033f4 <ferror@plt+0x17a4>
  4033d4:	ldrb	w11, [x12, x9]
  4033d8:	add	x10, x10, x11, lsl #2
  4033dc:	mov	x24, x23
  4033e0:	mov	x27, xzr
  4033e4:	mov	w17, wzr
  4033e8:	mov	w16, #0x1                   	// #1
  4033ec:	mov	x23, x22
  4033f0:	br	x10
  4033f4:	adrp	x25, 409000 <ferror@plt+0x73b0>
  4033f8:	add	x25, x25, #0x226
  4033fc:	mov	w2, #0x5                   	// #5
  403400:	mov	x0, xzr
  403404:	mov	x1, x25
  403408:	mov	w27, w15
  40340c:	mov	w26, w14
  403410:	mov	w22, w20
  403414:	bl	401bc0 <dcgettext@plt>
  403418:	mov	x20, x0
  40341c:	cmp	x0, x25
  403420:	b.ne	4035f0 <ferror@plt+0x19a0>  // b.any
  403424:	bl	4084ac <ferror@plt+0x685c>
  403428:	ldrb	w8, [x0]
  40342c:	and	w8, w8, #0xffffffdf
  403430:	cmp	w8, #0x47
  403434:	b.eq	403580 <ferror@plt+0x1930>  // b.none
  403438:	cmp	w8, #0x55
  40343c:	mov	w9, w22
  403440:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  403444:	ldrb	w8, [x0, #1]
  403448:	and	w8, w8, #0xffffffdf
  40344c:	cmp	w8, #0x54
  403450:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  403454:	ldrb	w8, [x0, #2]
  403458:	and	w8, w8, #0xffffffdf
  40345c:	cmp	w8, #0x46
  403460:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  403464:	ldrb	w8, [x0, #3]
  403468:	cmp	w8, #0x2d
  40346c:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  403470:	ldrb	w8, [x0, #4]
  403474:	cmp	w8, #0x38
  403478:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  40347c:	ldrb	w8, [x0, #5]
  403480:	cbnz	w8, 4035d8 <ferror@plt+0x1988>
  403484:	adrp	x20, 409000 <ferror@plt+0x73b0>
  403488:	add	x20, x20, #0x22a
  40348c:	b	4035f0 <ferror@plt+0x19a0>
  403490:	mov	w8, #0x1                   	// #1
  403494:	b	403514 <ferror@plt+0x18c4>
  403498:	tbnz	w21, #0, 403514 <ferror@plt+0x18c4>
  40349c:	mov	w16, w8
  4034a0:	mov	w17, wzr
  4034a4:	cbz	x24, 4034b0 <ferror@plt+0x1860>
  4034a8:	mov	w8, #0x27                  	// #39
  4034ac:	strb	w8, [x28]
  4034b0:	adrp	x8, 409000 <ferror@plt+0x73b0>
  4034b4:	add	x8, x8, #0x228
  4034b8:	stur	x8, [x29, #-64]
  4034bc:	mov	w8, #0x1                   	// #1
  4034c0:	mov	w20, #0x2                   	// #2
  4034c4:	mov	w27, #0x1                   	// #1
  4034c8:	stur	x8, [x29, #-32]
  4034cc:	b	403780 <ferror@plt+0x1b30>
  4034d0:	tbz	w21, #0, 40353c <ferror@plt+0x18ec>
  4034d4:	mov	w8, #0x1                   	// #1
  4034d8:	stur	x8, [x29, #-32]
  4034dc:	adrp	x8, 409000 <ferror@plt+0x73b0>
  4034e0:	add	x8, x8, #0x224
  4034e4:	mov	x27, xzr
  4034e8:	mov	w20, #0x5                   	// #5
  4034ec:	stur	x8, [x29, #-64]
  4034f0:	mov	w16, #0x1                   	// #1
  4034f4:	mov	w17, #0x1                   	// #1
  4034f8:	b	403780 <ferror@plt+0x1b30>
  4034fc:	mov	w20, wzr
  403500:	mov	x27, xzr
  403504:	mov	w17, wzr
  403508:	mov	w16, w8
  40350c:	b	403780 <ferror@plt+0x1b30>
  403510:	tbz	w21, #0, 403570 <ferror@plt+0x1920>
  403514:	mov	w9, #0x1                   	// #1
  403518:	stur	x9, [x29, #-32]
  40351c:	adrp	x9, 409000 <ferror@plt+0x73b0>
  403520:	add	x9, x9, #0x228
  403524:	mov	x27, xzr
  403528:	mov	w20, #0x2                   	// #2
  40352c:	stur	x9, [x29, #-64]
  403530:	mov	w16, w8
  403534:	mov	w17, #0x1                   	// #1
  403538:	b	403780 <ferror@plt+0x1b30>
  40353c:	mov	w17, wzr
  403540:	cbz	x24, 40354c <ferror@plt+0x18fc>
  403544:	mov	w8, #0x22                  	// #34
  403548:	strb	w8, [x28]
  40354c:	adrp	x8, 409000 <ferror@plt+0x73b0>
  403550:	add	x8, x8, #0x224
  403554:	stur	x8, [x29, #-64]
  403558:	mov	w8, #0x1                   	// #1
  40355c:	mov	w27, #0x1                   	// #1
  403560:	mov	w20, #0x5                   	// #5
  403564:	stur	x8, [x29, #-32]
  403568:	mov	w16, #0x1                   	// #1
  40356c:	b	403780 <ferror@plt+0x1b30>
  403570:	mov	w16, #0x1                   	// #1
  403574:	mov	w17, wzr
  403578:	cbnz	x24, 4034a8 <ferror@plt+0x1858>
  40357c:	b	4034b0 <ferror@plt+0x1860>
  403580:	ldrb	w8, [x0, #1]
  403584:	mov	w9, w22
  403588:	and	w8, w8, #0xffffffdf
  40358c:	cmp	w8, #0x42
  403590:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  403594:	ldrb	w8, [x0, #2]
  403598:	cmp	w8, #0x31
  40359c:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  4035a0:	ldrb	w8, [x0, #3]
  4035a4:	cmp	w8, #0x38
  4035a8:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  4035ac:	ldrb	w8, [x0, #4]
  4035b0:	cmp	w8, #0x30
  4035b4:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  4035b8:	ldrb	w8, [x0, #5]
  4035bc:	cmp	w8, #0x33
  4035c0:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  4035c4:	ldrb	w8, [x0, #6]
  4035c8:	cmp	w8, #0x30
  4035cc:	b.ne	4035d8 <ferror@plt+0x1988>  // b.any
  4035d0:	ldrb	w8, [x0, #7]
  4035d4:	cbz	w8, 4041b8 <ferror@plt+0x2568>
  4035d8:	cmp	w9, #0x9
  4035dc:	adrp	x8, 409000 <ferror@plt+0x73b0>
  4035e0:	adrp	x9, 409000 <ferror@plt+0x73b0>
  4035e4:	add	x8, x8, #0x228
  4035e8:	add	x9, x9, #0x224
  4035ec:	csel	x20, x9, x8, eq  // eq = none
  4035f0:	adrp	x25, 409000 <ferror@plt+0x73b0>
  4035f4:	add	x25, x25, #0x228
  4035f8:	mov	w2, #0x5                   	// #5
  4035fc:	mov	x0, xzr
  403600:	mov	x1, x25
  403604:	bl	401bc0 <dcgettext@plt>
  403608:	cmp	x0, x25
  40360c:	stur	x0, [x29, #-88]
  403610:	str	x20, [sp, #96]
  403614:	b.eq	403620 <ferror@plt+0x19d0>  // b.none
  403618:	mov	w20, w22
  40361c:	b	403704 <ferror@plt+0x1ab4>
  403620:	bl	4084ac <ferror@plt+0x685c>
  403624:	ldrb	w8, [x0]
  403628:	and	w8, w8, #0xffffffdf
  40362c:	cmp	w8, #0x47
  403630:	b.eq	403690 <ferror@plt+0x1a40>  // b.none
  403634:	cmp	w8, #0x55
  403638:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  40363c:	ldrb	w8, [x0, #1]
  403640:	and	w8, w8, #0xffffffdf
  403644:	cmp	w8, #0x54
  403648:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  40364c:	ldrb	w8, [x0, #2]
  403650:	and	w8, w8, #0xffffffdf
  403654:	cmp	w8, #0x46
  403658:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  40365c:	ldrb	w8, [x0, #3]
  403660:	cmp	w8, #0x2d
  403664:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  403668:	ldrb	w8, [x0, #4]
  40366c:	cmp	w8, #0x38
  403670:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  403674:	ldrb	w8, [x0, #5]
  403678:	cbnz	w8, 4036e4 <ferror@plt+0x1a94>
  40367c:	adrp	x8, 409000 <ferror@plt+0x73b0>
  403680:	add	x8, x8, #0x22e
  403684:	stur	x8, [x29, #-88]
  403688:	mov	w20, w22
  40368c:	b	403704 <ferror@plt+0x1ab4>
  403690:	ldrb	w8, [x0, #1]
  403694:	and	w8, w8, #0xffffffdf
  403698:	cmp	w8, #0x42
  40369c:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  4036a0:	ldrb	w8, [x0, #2]
  4036a4:	cmp	w8, #0x31
  4036a8:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  4036ac:	ldrb	w8, [x0, #3]
  4036b0:	cmp	w8, #0x38
  4036b4:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  4036b8:	ldrb	w8, [x0, #4]
  4036bc:	cmp	w8, #0x30
  4036c0:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  4036c4:	ldrb	w8, [x0, #5]
  4036c8:	cmp	w8, #0x33
  4036cc:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  4036d0:	ldrb	w8, [x0, #6]
  4036d4:	cmp	w8, #0x30
  4036d8:	b.ne	4036e4 <ferror@plt+0x1a94>  // b.any
  4036dc:	ldrb	w8, [x0, #7]
  4036e0:	cbz	w8, 4041c4 <ferror@plt+0x2574>
  4036e4:	adrp	x8, 409000 <ferror@plt+0x73b0>
  4036e8:	adrp	x9, 409000 <ferror@plt+0x73b0>
  4036ec:	cmp	w22, #0x9
  4036f0:	add	x8, x8, #0x228
  4036f4:	add	x9, x9, #0x224
  4036f8:	mov	w20, w22
  4036fc:	csel	x8, x9, x8, eq  // eq = none
  403700:	stur	x8, [x29, #-88]
  403704:	mov	w14, w26
  403708:	mov	w15, w27
  40370c:	tbnz	w21, #0, 403750 <ferror@plt+0x1b00>
  403710:	ldr	x8, [sp, #96]
  403714:	ldrb	w9, [x8]
  403718:	cbz	w9, 403750 <ferror@plt+0x1b00>
  40371c:	mov	w26, w15
  403720:	mov	w22, w14
  403724:	mov	x10, xzr
  403728:	add	x8, x8, #0x1
  40372c:	b	403740 <ferror@plt+0x1af0>
  403730:	ldrb	w9, [x8, x10]
  403734:	add	x27, x10, #0x1
  403738:	mov	x10, x27
  40373c:	cbz	w9, 40375c <ferror@plt+0x1b0c>
  403740:	cmp	x10, x24
  403744:	b.cs	403730 <ferror@plt+0x1ae0>  // b.hs, b.nlast
  403748:	strb	w9, [x28, x10]
  40374c:	b	403730 <ferror@plt+0x1ae0>
  403750:	mov	w26, w15
  403754:	mov	w22, w14
  403758:	mov	x27, xzr
  40375c:	ldur	x25, [x29, #-88]
  403760:	mov	x0, x25
  403764:	bl	401850 <strlen@plt>
  403768:	stur	x0, [x29, #-32]
  40376c:	mov	w16, #0x1                   	// #1
  403770:	stur	x25, [x29, #-64]
  403774:	mov	w17, w21
  403778:	mov	w14, w22
  40377c:	mov	w15, w26
  403780:	ldp	x8, x9, [x29, #-40]
  403784:	eor	w18, w17, #0x1
  403788:	stur	w18, [x29, #-68]
  40378c:	mov	x22, xzr
  403790:	cmp	x8, #0x0
  403794:	cset	w8, eq  // eq = none
  403798:	cmp	x9, #0x0
  40379c:	cset	w9, ne  // ne = any
  4037a0:	cmp	w20, #0x2
  4037a4:	cset	w10, ne  // ne = any
  4037a8:	and	w13, w10, w16
  4037ac:	and	w12, w9, w17
  4037b0:	orr	w10, w10, w18
  4037b4:	and	w18, w9, w13
  4037b8:	orr	w9, w13, w17
  4037bc:	eor	w9, w9, #0x1
  4037c0:	cset	w11, eq  // eq = none
  4037c4:	orr	w8, w8, w9
  4037c8:	and	w12, w16, w12
  4037cc:	str	w10, [sp, #92]
  4037d0:	and	w10, w11, w17
  4037d4:	stur	w8, [x29, #-24]
  4037d8:	eor	w8, w16, #0x1
  4037dc:	stp	w10, w12, [sp, #60]
  4037e0:	stur	w16, [x29, #-72]
  4037e4:	str	w8, [sp, #68]
  4037e8:	stp	w17, w20, [x29, #-48]
  4037ec:	stur	w18, [x29, #-52]
  4037f0:	cmn	x23, #0x1
  4037f4:	b.eq	403804 <ferror@plt+0x1bb4>  // b.none
  4037f8:	cmp	x22, x23
  4037fc:	b.ne	40380c <ferror@plt+0x1bbc>  // b.any
  403800:	b	404148 <ferror@plt+0x24f8>
  403804:	ldrb	w8, [x19, x22]
  403808:	cbz	w8, 404150 <ferror@plt+0x2500>
  40380c:	cbz	w18, 403854 <ferror@plt+0x1c04>
  403810:	ldur	x8, [x29, #-32]
  403814:	cmp	x8, #0x2
  403818:	add	x20, x22, x8
  40381c:	b.cc	403848 <ferror@plt+0x1bf8>  // b.lo, b.ul, b.last
  403820:	cmn	x23, #0x1
  403824:	b.ne	403848 <ferror@plt+0x1bf8>  // b.any
  403828:	mov	x0, x19
  40382c:	mov	w21, w14
  403830:	mov	w25, w15
  403834:	bl	401850 <strlen@plt>
  403838:	ldp	w18, w17, [x29, #-52]
  40383c:	mov	x23, x0
  403840:	mov	w15, w25
  403844:	mov	w14, w21
  403848:	cmp	x20, x23
  40384c:	b.ls	403868 <ferror@plt+0x1c18>  // b.plast
  403850:	ldur	w20, [x29, #-44]
  403854:	mov	w25, wzr
  403858:	ldrb	w21, [x19, x22]
  40385c:	cmp	w21, #0x7e
  403860:	b.ls	4038b4 <ferror@plt+0x1c64>  // b.plast
  403864:	b	403b04 <ferror@plt+0x1eb4>
  403868:	ldur	x1, [x29, #-64]
  40386c:	ldur	x2, [x29, #-32]
  403870:	add	x0, x19, x22
  403874:	mov	w26, w15
  403878:	mov	w21, w14
  40387c:	bl	4019f0 <bcmp@plt>
  403880:	ldur	w9, [x29, #-68]
  403884:	ldur	w20, [x29, #-44]
  403888:	cmp	w0, #0x0
  40388c:	cset	w8, ne  // ne = any
  403890:	orr	w8, w8, w9
  403894:	cset	w25, eq  // eq = none
  403898:	tbz	w8, #0, 404210 <ferror@plt+0x25c0>
  40389c:	ldp	w18, w17, [x29, #-52]
  4038a0:	mov	w14, w21
  4038a4:	mov	w15, w26
  4038a8:	ldrb	w21, [x19, x22]
  4038ac:	cmp	w21, #0x7e
  4038b0:	b.hi	403b04 <ferror@plt+0x1eb4>  // b.pmore
  4038b4:	adrp	x13, 409000 <ferror@plt+0x73b0>
  4038b8:	add	x13, x13, #0xd3
  4038bc:	adr	x12, 4038e0 <ferror@plt+0x1c90>
  4038c0:	ldrb	w9, [x13, x21]
  4038c4:	add	x12, x12, x9, lsl #2
  4038c8:	mov	w10, wzr
  4038cc:	mov	w8, wzr
  4038d0:	mov	w26, #0x1                   	// #1
  4038d4:	mov	w11, #0x6e                  	// #110
  4038d8:	mov	w9, #0x61                  	// #97
  4038dc:	br	x12
  4038e0:	ldur	w9, [x29, #-24]
  4038e4:	tbnz	w9, #0, 403904 <ferror@plt+0x1cb4>
  4038e8:	ldur	x10, [x29, #-40]
  4038ec:	lsr	w9, w21, #5
  4038f0:	ldr	w9, [x10, w9, uxtw #2]
  4038f4:	lsr	w9, w9, w21
  4038f8:	tbz	w9, #0, 403904 <ferror@plt+0x1cb4>
  4038fc:	mov	w9, w21
  403900:	b	40390c <ferror@plt+0x1cbc>
  403904:	mov	w9, w21
  403908:	cbz	w25, 403b44 <ferror@plt+0x1ef4>
  40390c:	tbnz	w17, #0, 4041d0 <ferror@plt+0x2580>
  403910:	cmp	w20, #0x2
  403914:	cset	w8, ne  // ne = any
  403918:	orr	w8, w8, w15
  40391c:	tbnz	w8, #0, 403958 <ferror@plt+0x1d08>
  403920:	cmp	x27, x24
  403924:	b.cs	403990 <ferror@plt+0x1d40>  // b.hs, b.nlast
  403928:	mov	w8, #0x27                  	// #39
  40392c:	strb	w8, [x28, x27]
  403930:	add	x8, x27, #0x1
  403934:	cmp	x8, x24
  403938:	b.cc	40399c <ferror@plt+0x1d4c>  // b.lo, b.ul, b.last
  40393c:	add	x8, x27, #0x2
  403940:	cmp	x8, x24
  403944:	b.cs	403950 <ferror@plt+0x1d00>  // b.hs, b.nlast
  403948:	mov	w10, #0x27                  	// #39
  40394c:	strb	w10, [x28, x8]
  403950:	add	x27, x27, #0x3
  403954:	mov	w15, #0x1                   	// #1
  403958:	cmp	x27, x24
  40395c:	b.cs	403968 <ferror@plt+0x1d18>  // b.hs, b.nlast
  403960:	mov	w8, #0x5c                  	// #92
  403964:	strb	w8, [x28, x27]
  403968:	add	x27, x27, #0x1
  40396c:	cmp	x27, x24
  403970:	b.cs	403978 <ferror@plt+0x1d28>  // b.hs, b.nlast
  403974:	strb	w9, [x28, x27]
  403978:	add	x27, x27, #0x1
  40397c:	and	w14, w14, w26
  403980:	add	x22, x22, #0x1
  403984:	cmn	x23, #0x1
  403988:	b.ne	4037f8 <ferror@plt+0x1ba8>  // b.any
  40398c:	b	403804 <ferror@plt+0x1bb4>
  403990:	add	x8, x27, #0x1
  403994:	cmp	x8, x24
  403998:	b.cs	40393c <ferror@plt+0x1cec>  // b.hs, b.nlast
  40399c:	mov	w10, #0x24                  	// #36
  4039a0:	strb	w10, [x28, x8]
  4039a4:	add	x8, x27, #0x2
  4039a8:	cmp	x8, x24
  4039ac:	b.cc	403948 <ferror@plt+0x1cf8>  // b.lo, b.ul, b.last
  4039b0:	b	403950 <ferror@plt+0x1d00>
  4039b4:	cmp	x23, #0x1
  4039b8:	b.eq	4039dc <ferror@plt+0x1d8c>  // b.none
  4039bc:	cmn	x23, #0x1
  4039c0:	b.ne	4039e0 <ferror@plt+0x1d90>  // b.any
  4039c4:	ldrb	w8, [x19, #1]
  4039c8:	cbz	w8, 4039dc <ferror@plt+0x1d8c>
  4039cc:	mov	w8, wzr
  4039d0:	mov	w26, wzr
  4039d4:	mov	x23, #0xffffffffffffffff    	// #-1
  4039d8:	b	4038e0 <ferror@plt+0x1c90>
  4039dc:	cbz	x22, 4039ec <ferror@plt+0x1d9c>
  4039e0:	mov	w8, wzr
  4039e4:	mov	w26, wzr
  4039e8:	b	4038e0 <ferror@plt+0x1c90>
  4039ec:	mov	w10, #0x1                   	// #1
  4039f0:	cmp	w20, #0x2
  4039f4:	b.ne	4039fc <ferror@plt+0x1dac>  // b.any
  4039f8:	tbnz	w17, #0, 4041d0 <ferror@plt+0x2580>
  4039fc:	mov	w8, wzr
  403a00:	mov	w26, w10
  403a04:	b	4038e0 <ferror@plt+0x1c90>
  403a08:	cmp	w20, #0x2
  403a0c:	b.ne	403b2c <ferror@plt+0x1edc>  // b.any
  403a10:	tbz	w17, #0, 403b38 <ferror@plt+0x1ee8>
  403a14:	b	4041d0 <ferror@plt+0x2580>
  403a18:	mov	w9, #0x66                  	// #102
  403a1c:	b	403b88 <ferror@plt+0x1f38>
  403a20:	mov	w11, #0x74                  	// #116
  403a24:	b	403a34 <ferror@plt+0x1de4>
  403a28:	mov	w9, #0x62                  	// #98
  403a2c:	b	403b88 <ferror@plt+0x1f38>
  403a30:	mov	w11, #0x72                  	// #114
  403a34:	ldr	w8, [sp, #92]
  403a38:	mov	w9, w11
  403a3c:	tbnz	w8, #0, 403b88 <ferror@plt+0x1f38>
  403a40:	b	4041d0 <ferror@plt+0x2580>
  403a44:	ldur	w8, [x29, #-72]
  403a48:	tbz	w8, #0, 403b9c <ferror@plt+0x1f4c>
  403a4c:	cmp	w20, #0x2
  403a50:	tbnz	w17, #0, 4042e0 <ferror@plt+0x2690>
  403a54:	cset	w8, ne  // ne = any
  403a58:	orr	w8, w8, w15
  403a5c:	tbz	w8, #0, 403d70 <ferror@plt+0x2120>
  403a60:	mov	x8, x27
  403a64:	cmp	x8, x24
  403a68:	b.cc	403db0 <ferror@plt+0x2160>  // b.lo, b.ul, b.last
  403a6c:	b	403db8 <ferror@plt+0x2168>
  403a70:	cmp	w20, #0x5
  403a74:	b.eq	403cd0 <ferror@plt+0x2080>  // b.none
  403a78:	cmp	w20, #0x2
  403a7c:	b.ne	403d60 <ferror@plt+0x2110>  // b.any
  403a80:	tbz	w17, #0, 403d60 <ferror@plt+0x2110>
  403a84:	b	4041d0 <ferror@plt+0x2580>
  403a88:	mov	w9, #0x76                  	// #118
  403a8c:	b	403b88 <ferror@plt+0x1f38>
  403a90:	cmp	w20, #0x2
  403a94:	b.ne	403bac <ferror@plt+0x1f5c>  // b.any
  403a98:	tbnz	w17, #0, 4041d0 <ferror@plt+0x2580>
  403a9c:	ldr	x10, [sp, #72]
  403aa0:	cmp	x24, #0x0
  403aa4:	cset	w8, eq  // eq = none
  403aa8:	cmp	x10, #0x0
  403aac:	cset	w9, ne  // ne = any
  403ab0:	orr	w8, w9, w8
  403ab4:	cmp	w8, #0x0
  403ab8:	csel	x10, x10, x24, ne  // ne = any
  403abc:	csel	x24, x24, xzr, ne  // ne = any
  403ac0:	cmp	x27, x24
  403ac4:	str	x10, [sp, #72]
  403ac8:	b.cs	403cac <ferror@plt+0x205c>  // b.hs, b.nlast
  403acc:	mov	w8, #0x27                  	// #39
  403ad0:	strb	w8, [x28, x27]
  403ad4:	add	x8, x27, #0x1
  403ad8:	cmp	x8, x24
  403adc:	b.cc	403cb8 <ferror@plt+0x2068>  // b.lo, b.ul, b.last
  403ae0:	add	x8, x27, #0x2
  403ae4:	cmp	x8, x24
  403ae8:	b.cs	403af4 <ferror@plt+0x1ea4>  // b.hs, b.nlast
  403aec:	mov	w9, #0x27                  	// #39
  403af0:	strb	w9, [x28, x8]
  403af4:	mov	w15, wzr
  403af8:	mov	w8, wzr
  403afc:	add	x27, x27, #0x3
  403b00:	b	403bb0 <ferror@plt+0x1f60>
  403b04:	ldr	x8, [sp, #32]
  403b08:	stp	w15, w14, [sp, #24]
  403b0c:	cmp	x8, #0x1
  403b10:	b.ne	403bc4 <ferror@plt+0x1f74>  // b.any
  403b14:	bl	401ac0 <__ctype_b_loc@plt>
  403b18:	ldr	x8, [x0]
  403b1c:	mov	w20, #0x1                   	// #1
  403b20:	ldrh	w8, [x8, x21, lsl #1]
  403b24:	ubfx	w26, w8, #14, #1
  403b28:	b	403f20 <ferror@plt+0x22d0>
  403b2c:	ldr	w8, [sp, #64]
  403b30:	mov	w9, #0x5c                  	// #92
  403b34:	tbz	w8, #0, 403b88 <ferror@plt+0x1f38>
  403b38:	mov	w8, wzr
  403b3c:	mov	w26, wzr
  403b40:	mov	w21, #0x5c                  	// #92
  403b44:	tbnz	w8, #0, 403b78 <ferror@plt+0x1f28>
  403b48:	tbz	w15, #0, 403b78 <ferror@plt+0x1f28>
  403b4c:	cmp	x27, x24
  403b50:	b.cs	403b5c <ferror@plt+0x1f0c>  // b.hs, b.nlast
  403b54:	mov	w8, #0x27                  	// #39
  403b58:	strb	w8, [x28, x27]
  403b5c:	add	x8, x27, #0x1
  403b60:	cmp	x8, x24
  403b64:	b.cs	403b70 <ferror@plt+0x1f20>  // b.hs, b.nlast
  403b68:	mov	w9, #0x27                  	// #39
  403b6c:	strb	w9, [x28, x8]
  403b70:	mov	w15, wzr
  403b74:	add	x27, x27, #0x2
  403b78:	mov	w9, w21
  403b7c:	cmp	x27, x24
  403b80:	b.cc	403974 <ferror@plt+0x1d24>  // b.lo, b.ul, b.last
  403b84:	b	403978 <ferror@plt+0x1d28>
  403b88:	ldur	w10, [x29, #-72]
  403b8c:	mov	w8, wzr
  403b90:	mov	w26, wzr
  403b94:	tbz	w10, #0, 4038e0 <ferror@plt+0x1c90>
  403b98:	b	40390c <ferror@plt+0x1cbc>
  403b9c:	ldr	w8, [sp, #88]
  403ba0:	tbnz	w8, #0, 403980 <ferror@plt+0x1d30>
  403ba4:	mov	w21, wzr
  403ba8:	b	4039e0 <ferror@plt+0x1d90>
  403bac:	mov	w8, wzr
  403bb0:	mov	w9, #0x1                   	// #1
  403bb4:	mov	w21, #0x27                  	// #39
  403bb8:	str	w9, [sp, #84]
  403bbc:	mov	w26, #0x1                   	// #1
  403bc0:	b	4038e0 <ferror@plt+0x1c90>
  403bc4:	cmn	x23, #0x1
  403bc8:	stur	xzr, [x29, #-16]
  403bcc:	b.eq	403e44 <ferror@plt+0x21f4>  // b.none
  403bd0:	ldr	w8, [sp, #60]
  403bd4:	stp	x23, x19, [sp, #40]
  403bd8:	tbz	w8, #0, 403e5c <ferror@plt+0x220c>
  403bdc:	ldur	x8, [x29, #-80]
  403be0:	mov	x20, xzr
  403be4:	mov	w26, #0x1                   	// #1
  403be8:	add	x8, x8, x22
  403bec:	str	x8, [sp, #16]
  403bf0:	b	403c1c <ferror@plt+0x1fcc>
  403bf4:	ldur	w0, [x29, #-20]
  403bf8:	bl	401c00 <iswprint@plt>
  403bfc:	cmp	w0, #0x0
  403c00:	cset	w8, ne  // ne = any
  403c04:	sub	x0, x29, #0x10
  403c08:	and	w26, w26, w8
  403c0c:	add	x20, x23, x20
  403c10:	bl	401a60 <mbsinit@plt>
  403c14:	ldr	x23, [sp, #40]
  403c18:	cbnz	w0, 403f1c <ferror@plt+0x22cc>
  403c1c:	ldr	x8, [sp, #48]
  403c20:	mov	x19, x28
  403c24:	add	x28, x20, x22
  403c28:	sub	x2, x23, x28
  403c2c:	add	x1, x8, x28
  403c30:	sub	x0, x29, #0x14
  403c34:	sub	x3, x29, #0x10
  403c38:	bl	4070dc <ferror@plt+0x548c>
  403c3c:	cmn	x0, #0x2
  403c40:	b.eq	403edc <ferror@plt+0x228c>  // b.none
  403c44:	mov	x23, x0
  403c48:	cmn	x0, #0x1
  403c4c:	b.eq	403ecc <ferror@plt+0x227c>  // b.none
  403c50:	mov	x28, x19
  403c54:	cbz	x23, 403ed4 <ferror@plt+0x2284>
  403c58:	ldr	x19, [sp, #48]
  403c5c:	cmp	x23, #0x2
  403c60:	b.cc	403bf4 <ferror@plt+0x1fa4>  // b.lo, b.ul, b.last
  403c64:	ldr	x9, [sp, #16]
  403c68:	sub	x8, x23, #0x1
  403c6c:	add	x9, x9, x20
  403c70:	b	403c80 <ferror@plt+0x2030>
  403c74:	subs	x8, x8, #0x1
  403c78:	add	x9, x9, #0x1
  403c7c:	b.eq	403bf4 <ferror@plt+0x1fa4>  // b.none
  403c80:	ldrb	w10, [x9]
  403c84:	sub	w10, w10, #0x5b
  403c88:	cmp	w10, #0x21
  403c8c:	b.hi	403c74 <ferror@plt+0x2024>  // b.pmore
  403c90:	mov	w11, #0x1                   	// #1
  403c94:	lsl	x10, x11, x10
  403c98:	mov	x11, #0x2b                  	// #43
  403c9c:	movk	x11, #0x2, lsl #32
  403ca0:	tst	x10, x11
  403ca4:	b.eq	403c74 <ferror@plt+0x2024>  // b.none
  403ca8:	b	4041f8 <ferror@plt+0x25a8>
  403cac:	add	x8, x27, #0x1
  403cb0:	cmp	x8, x24
  403cb4:	b.cs	403ae0 <ferror@plt+0x1e90>  // b.hs, b.nlast
  403cb8:	mov	w9, #0x5c                  	// #92
  403cbc:	strb	w9, [x28, x8]
  403cc0:	add	x8, x27, #0x2
  403cc4:	cmp	x8, x24
  403cc8:	b.cc	403aec <ferror@plt+0x1e9c>  // b.lo, b.ul, b.last
  403ccc:	b	403af4 <ferror@plt+0x1ea4>
  403cd0:	ldr	w8, [sp, #88]
  403cd4:	tbz	w8, #2, 403d60 <ferror@plt+0x2110>
  403cd8:	add	x9, x22, #0x2
  403cdc:	cmp	x9, x23
  403ce0:	b.cs	403d60 <ferror@plt+0x2110>  // b.hs, b.nlast
  403ce4:	add	x8, x22, x19
  403ce8:	ldrb	w8, [x8, #1]
  403cec:	cmp	w8, #0x3f
  403cf0:	b.ne	403d60 <ferror@plt+0x2110>  // b.any
  403cf4:	ldrb	w21, [x19, x9]
  403cf8:	mov	w8, wzr
  403cfc:	cmp	w21, #0x3e
  403d00:	b.hi	40413c <ferror@plt+0x24ec>  // b.pmore
  403d04:	mov	w10, #0x1                   	// #1
  403d08:	mov	x11, #0xa38200000000        	// #179778741075968
  403d0c:	lsl	x10, x10, x21
  403d10:	movk	x11, #0x7000, lsl #48
  403d14:	tst	x10, x11
  403d18:	b.eq	40413c <ferror@plt+0x24ec>  // b.none
  403d1c:	tbnz	w17, #0, 4041d0 <ferror@plt+0x2580>
  403d20:	cmp	x27, x24
  403d24:	b.cs	4040f4 <ferror@plt+0x24a4>  // b.hs, b.nlast
  403d28:	mov	w8, #0x3f                  	// #63
  403d2c:	strb	w8, [x28, x27]
  403d30:	add	x8, x27, #0x1
  403d34:	cmp	x8, x24
  403d38:	b.cc	404100 <ferror@plt+0x24b0>  // b.lo, b.ul, b.last
  403d3c:	add	x8, x27, #0x2
  403d40:	cmp	x8, x24
  403d44:	b.cs	404114 <ferror@plt+0x24c4>  // b.hs, b.nlast
  403d48:	mov	w10, #0x22                  	// #34
  403d4c:	strb	w10, [x28, x8]
  403d50:	add	x8, x27, #0x3
  403d54:	cmp	x8, x24
  403d58:	b.cc	404120 <ferror@plt+0x24d0>  // b.lo, b.ul, b.last
  403d5c:	b	404128 <ferror@plt+0x24d8>
  403d60:	mov	w8, wzr
  403d64:	mov	w26, wzr
  403d68:	mov	w21, #0x3f                  	// #63
  403d6c:	b	4038e0 <ferror@plt+0x1c90>
  403d70:	cmp	x27, x24
  403d74:	b.cs	403e20 <ferror@plt+0x21d0>  // b.hs, b.nlast
  403d78:	mov	w8, #0x27                  	// #39
  403d7c:	strb	w8, [x28, x27]
  403d80:	add	x8, x27, #0x1
  403d84:	cmp	x8, x24
  403d88:	b.cc	403e2c <ferror@plt+0x21dc>  // b.lo, b.ul, b.last
  403d8c:	add	x8, x27, #0x2
  403d90:	cmp	x8, x24
  403d94:	b.cs	403da0 <ferror@plt+0x2150>  // b.hs, b.nlast
  403d98:	mov	w9, #0x27                  	// #39
  403d9c:	strb	w9, [x28, x8]
  403da0:	add	x8, x27, #0x3
  403da4:	mov	w15, #0x1                   	// #1
  403da8:	cmp	x8, x24
  403dac:	b.cs	403db8 <ferror@plt+0x2168>  // b.hs, b.nlast
  403db0:	mov	w9, #0x5c                  	// #92
  403db4:	strb	w9, [x28, x8]
  403db8:	cmp	w20, #0x2
  403dbc:	add	x27, x8, #0x1
  403dc0:	b.eq	403e10 <ferror@plt+0x21c0>  // b.none
  403dc4:	add	x9, x22, #0x1
  403dc8:	cmp	x9, x23
  403dcc:	b.cs	403e10 <ferror@plt+0x21c0>  // b.hs, b.nlast
  403dd0:	ldrb	w9, [x19, x9]
  403dd4:	sub	w9, w9, #0x30
  403dd8:	cmp	w9, #0x9
  403ddc:	b.hi	403e10 <ferror@plt+0x21c0>  // b.pmore
  403de0:	cmp	x27, x24
  403de4:	b.cs	403df0 <ferror@plt+0x21a0>  // b.hs, b.nlast
  403de8:	mov	w9, #0x30                  	// #48
  403dec:	strb	w9, [x28, x27]
  403df0:	add	x9, x8, #0x2
  403df4:	cmp	x9, x24
  403df8:	b.cs	403e04 <ferror@plt+0x21b4>  // b.hs, b.nlast
  403dfc:	mov	w10, #0x30                  	// #48
  403e00:	strb	w10, [x28, x9]
  403e04:	mov	w26, wzr
  403e08:	add	x27, x8, #0x3
  403e0c:	b	403e14 <ferror@plt+0x21c4>
  403e10:	mov	w26, wzr
  403e14:	mov	w8, #0x1                   	// #1
  403e18:	mov	w21, #0x30                  	// #48
  403e1c:	b	4038e0 <ferror@plt+0x1c90>
  403e20:	add	x8, x27, #0x1
  403e24:	cmp	x8, x24
  403e28:	b.cs	403d8c <ferror@plt+0x213c>  // b.hs, b.nlast
  403e2c:	mov	w9, #0x24                  	// #36
  403e30:	strb	w9, [x28, x8]
  403e34:	add	x8, x27, #0x2
  403e38:	cmp	x8, x24
  403e3c:	b.cc	403d98 <ferror@plt+0x2148>  // b.lo, b.ul, b.last
  403e40:	b	403da0 <ferror@plt+0x2150>
  403e44:	mov	x0, x19
  403e48:	bl	401850 <strlen@plt>
  403e4c:	mov	x23, x0
  403e50:	ldr	w8, [sp, #60]
  403e54:	stp	x23, x19, [sp, #40]
  403e58:	tbnz	w8, #0, 403bdc <ferror@plt+0x1f8c>
  403e5c:	mov	x20, xzr
  403e60:	mov	w26, #0x1                   	// #1
  403e64:	ldr	x8, [sp, #48]
  403e68:	mov	x19, x28
  403e6c:	add	x28, x20, x22
  403e70:	sub	x2, x23, x28
  403e74:	add	x1, x8, x28
  403e78:	sub	x0, x29, #0x14
  403e7c:	sub	x3, x29, #0x10
  403e80:	bl	4070dc <ferror@plt+0x548c>
  403e84:	cmn	x0, #0x2
  403e88:	b.eq	403edc <ferror@plt+0x228c>  // b.none
  403e8c:	mov	x23, x0
  403e90:	cmn	x0, #0x1
  403e94:	b.eq	403ecc <ferror@plt+0x227c>  // b.none
  403e98:	mov	x28, x19
  403e9c:	cbz	x23, 403ed4 <ferror@plt+0x2284>
  403ea0:	ldur	w0, [x29, #-20]
  403ea4:	bl	401c00 <iswprint@plt>
  403ea8:	cmp	w0, #0x0
  403eac:	cset	w8, ne  // ne = any
  403eb0:	sub	x0, x29, #0x10
  403eb4:	and	w26, w26, w8
  403eb8:	add	x20, x23, x20
  403ebc:	bl	401a60 <mbsinit@plt>
  403ec0:	ldr	x23, [sp, #40]
  403ec4:	cbz	w0, 403e64 <ferror@plt+0x2214>
  403ec8:	b	403f1c <ferror@plt+0x22cc>
  403ecc:	mov	w26, wzr
  403ed0:	mov	x28, x19
  403ed4:	ldr	x23, [sp, #40]
  403ed8:	b	403f1c <ferror@plt+0x22cc>
  403edc:	ldr	x23, [sp, #40]
  403ee0:	cmp	x28, x23
  403ee4:	b.cs	403f14 <ferror@plt+0x22c4>  // b.hs, b.nlast
  403ee8:	sub	x8, x23, x22
  403eec:	ldr	x9, [sp, #48]
  403ef0:	ldrb	w9, [x9, x28]
  403ef4:	cbz	w9, 403f14 <ferror@plt+0x22c4>
  403ef8:	add	x20, x20, #0x1
  403efc:	add	x28, x20, x22
  403f00:	cmp	x28, x23
  403f04:	b.cc	403eec <ferror@plt+0x229c>  // b.lo, b.ul, b.last
  403f08:	mov	w26, wzr
  403f0c:	mov	x20, x8
  403f10:	b	403f18 <ferror@plt+0x22c8>
  403f14:	mov	w26, wzr
  403f18:	mov	x28, x19
  403f1c:	ldr	x19, [sp, #48]
  403f20:	ldr	w8, [sp, #68]
  403f24:	ldp	w15, w14, [sp, #24]
  403f28:	ldp	w18, w17, [x29, #-52]
  403f2c:	cmp	x20, #0x1
  403f30:	orr	w8, w26, w8
  403f34:	b.hi	403f48 <ferror@plt+0x22f8>  // b.pmore
  403f38:	tbz	w8, #0, 403f48 <ferror@plt+0x22f8>
  403f3c:	ldur	w20, [x29, #-44]
  403f40:	mov	w8, wzr
  403f44:	b	4038e0 <ferror@plt+0x1c90>
  403f48:	add	x9, x20, x22
  403f4c:	ldur	w20, [x29, #-44]
  403f50:	mov	w10, wzr
  403f54:	b	403f68 <ferror@plt+0x2318>
  403f58:	ldur	x12, [x29, #-80]
  403f5c:	add	x27, x27, #0x1
  403f60:	ldrb	w21, [x12, x22]
  403f64:	mov	x22, x11
  403f68:	tbz	w8, #0, 403f98 <ferror@plt+0x2348>
  403f6c:	tbz	w25, #0, 404004 <ferror@plt+0x23b4>
  403f70:	cmp	x27, x24
  403f74:	b.cs	403f80 <ferror@plt+0x2330>  // b.hs, b.nlast
  403f78:	mov	w11, #0x5c                  	// #92
  403f7c:	strb	w11, [x28, x27]
  403f80:	mov	w25, wzr
  403f84:	add	x27, x27, #0x1
  403f88:	add	x11, x22, #0x1
  403f8c:	cmp	x9, x11
  403f90:	b.hi	404014 <ferror@plt+0x23c4>  // b.pmore
  403f94:	b	4040e8 <ferror@plt+0x2498>
  403f98:	tbnz	w17, #0, 4041d0 <ferror@plt+0x2580>
  403f9c:	cmp	w20, #0x2
  403fa0:	cset	w10, ne  // ne = any
  403fa4:	orr	w10, w10, w15
  403fa8:	tbz	w10, #0, 40405c <ferror@plt+0x240c>
  403fac:	cmp	x27, x24
  403fb0:	b.cs	40409c <ferror@plt+0x244c>  // b.hs, b.nlast
  403fb4:	mov	w10, #0x5c                  	// #92
  403fb8:	strb	w10, [x28, x27]
  403fbc:	add	x10, x27, #0x1
  403fc0:	cmp	x10, x24
  403fc4:	b.cc	4040a8 <ferror@plt+0x2458>  // b.lo, b.ul, b.last
  403fc8:	add	x10, x27, #0x2
  403fcc:	cmp	x10, x24
  403fd0:	b.cs	403fe0 <ferror@plt+0x2390>  // b.hs, b.nlast
  403fd4:	mov	w11, #0x30                  	// #48
  403fd8:	bfxil	w11, w21, #3, #3
  403fdc:	strb	w11, [x28, x10]
  403fe0:	mov	w11, #0x30                  	// #48
  403fe4:	bfxil	w11, w21, #0, #3
  403fe8:	add	x27, x27, #0x3
  403fec:	mov	w10, #0x1                   	// #1
  403ff0:	mov	w21, w11
  403ff4:	add	x11, x22, #0x1
  403ff8:	cmp	x9, x11
  403ffc:	b.hi	404014 <ferror@plt+0x23c4>  // b.pmore
  404000:	b	4040e8 <ferror@plt+0x2498>
  404004:	mov	w25, wzr
  404008:	add	x11, x22, #0x1
  40400c:	cmp	x9, x11
  404010:	b.ls	4040e8 <ferror@plt+0x2498>  // b.plast
  404014:	and	w12, w10, #0x1
  404018:	orn	w12, w12, w15
  40401c:	tbnz	w12, #0, 40404c <ferror@plt+0x23fc>
  404020:	cmp	x27, x24
  404024:	b.cs	404030 <ferror@plt+0x23e0>  // b.hs, b.nlast
  404028:	mov	w12, #0x27                  	// #39
  40402c:	strb	w12, [x28, x27]
  404030:	add	x12, x27, #0x1
  404034:	cmp	x12, x24
  404038:	b.cs	404044 <ferror@plt+0x23f4>  // b.hs, b.nlast
  40403c:	mov	w13, #0x27                  	// #39
  404040:	strb	w13, [x28, x12]
  404044:	mov	w15, wzr
  404048:	add	x27, x27, #0x2
  40404c:	cmp	x27, x24
  404050:	b.cs	403f58 <ferror@plt+0x2308>  // b.hs, b.nlast
  404054:	strb	w21, [x28, x27]
  404058:	b	403f58 <ferror@plt+0x2308>
  40405c:	cmp	x27, x24
  404060:	b.cs	4040c4 <ferror@plt+0x2474>  // b.hs, b.nlast
  404064:	mov	w10, #0x27                  	// #39
  404068:	strb	w10, [x28, x27]
  40406c:	add	x10, x27, #0x1
  404070:	cmp	x10, x24
  404074:	b.cc	4040d0 <ferror@plt+0x2480>  // b.lo, b.ul, b.last
  404078:	add	x10, x27, #0x2
  40407c:	cmp	x10, x24
  404080:	b.cs	40408c <ferror@plt+0x243c>  // b.hs, b.nlast
  404084:	mov	w11, #0x27                  	// #39
  404088:	strb	w11, [x28, x10]
  40408c:	add	x27, x27, #0x3
  404090:	mov	w15, #0x1                   	// #1
  404094:	cmp	x27, x24
  404098:	b.cc	403fb4 <ferror@plt+0x2364>  // b.lo, b.ul, b.last
  40409c:	add	x10, x27, #0x1
  4040a0:	cmp	x10, x24
  4040a4:	b.cs	403fc8 <ferror@plt+0x2378>  // b.hs, b.nlast
  4040a8:	mov	w11, #0x30                  	// #48
  4040ac:	bfxil	w11, w21, #6, #2
  4040b0:	strb	w11, [x28, x10]
  4040b4:	add	x10, x27, #0x2
  4040b8:	cmp	x10, x24
  4040bc:	b.cc	403fd4 <ferror@plt+0x2384>  // b.lo, b.ul, b.last
  4040c0:	b	403fe0 <ferror@plt+0x2390>
  4040c4:	add	x10, x27, #0x1
  4040c8:	cmp	x10, x24
  4040cc:	b.cs	404078 <ferror@plt+0x2428>  // b.hs, b.nlast
  4040d0:	mov	w11, #0x24                  	// #36
  4040d4:	strb	w11, [x28, x10]
  4040d8:	add	x10, x27, #0x2
  4040dc:	cmp	x10, x24
  4040e0:	b.cc	404084 <ferror@plt+0x2434>  // b.lo, b.ul, b.last
  4040e4:	b	40408c <ferror@plt+0x243c>
  4040e8:	and	w8, w10, #0x1
  4040ec:	tbz	w8, #0, 403b48 <ferror@plt+0x1ef8>
  4040f0:	b	403b78 <ferror@plt+0x1f28>
  4040f4:	add	x8, x27, #0x1
  4040f8:	cmp	x8, x24
  4040fc:	b.cs	403d3c <ferror@plt+0x20ec>  // b.hs, b.nlast
  404100:	mov	w10, #0x22                  	// #34
  404104:	strb	w10, [x28, x8]
  404108:	add	x8, x27, #0x2
  40410c:	cmp	x8, x24
  404110:	b.cc	403d48 <ferror@plt+0x20f8>  // b.lo, b.ul, b.last
  404114:	add	x8, x27, #0x3
  404118:	cmp	x8, x24
  40411c:	b.cs	404128 <ferror@plt+0x24d8>  // b.hs, b.nlast
  404120:	mov	w10, #0x3f                  	// #63
  404124:	strb	w10, [x28, x8]
  404128:	mov	w8, wzr
  40412c:	mov	w26, wzr
  404130:	add	x27, x27, #0x4
  404134:	mov	x22, x9
  404138:	b	4038e0 <ferror@plt+0x1c90>
  40413c:	mov	w21, #0x3f                  	// #63
  404140:	mov	w26, w8
  404144:	b	4038e0 <ferror@plt+0x1c90>
  404148:	mov	x23, x22
  40414c:	b	404154 <ferror@plt+0x2504>
  404150:	mov	x23, #0xffffffffffffffff    	// #-1
  404154:	cmp	w20, #0x2
  404158:	cset	w8, eq  // eq = none
  40415c:	cmp	x27, #0x0
  404160:	cset	w9, eq  // eq = none
  404164:	and	w8, w8, w9
  404168:	and	w8, w17, w8
  40416c:	tbnz	w8, #0, 4041d0 <ferror@plt+0x2580>
  404170:	cmp	w20, #0x2
  404174:	cset	w8, ne  // ne = any
  404178:	orr	w8, w17, w8
  40417c:	tbnz	w8, #0, 404298 <ferror@plt+0x2648>
  404180:	ldr	w8, [sp, #84]
  404184:	eor	w8, w8, #0x1
  404188:	tbnz	w8, #0, 404298 <ferror@plt+0x2648>
  40418c:	mov	x22, x23
  404190:	tbnz	w14, #0, 404268 <ferror@plt+0x2618>
  404194:	ldr	x23, [sp, #72]
  404198:	mov	w21, wzr
  40419c:	cbz	x23, 404294 <ferror@plt+0x2644>
  4041a0:	ldur	w8, [x29, #-72]
  4041a4:	mov	w20, #0x2                   	// #2
  4041a8:	mov	w14, w21
  4041ac:	mov	w17, w21
  4041b0:	cbz	x24, 4033bc <ferror@plt+0x176c>
  4041b4:	b	404298 <ferror@plt+0x2648>
  4041b8:	adrp	x20, 409000 <ferror@plt+0x73b0>
  4041bc:	add	x20, x20, #0x232
  4041c0:	b	4035f0 <ferror@plt+0x19a0>
  4041c4:	adrp	x8, 409000 <ferror@plt+0x73b0>
  4041c8:	add	x8, x8, #0x236
  4041cc:	b	403684 <ferror@plt+0x1a34>
  4041d0:	ldur	w8, [x29, #-72]
  4041d4:	ldr	x7, [sp, #96]
  4041d8:	mov	w9, #0x4                   	// #4
  4041dc:	tst	w8, #0x1
  4041e0:	mov	w8, #0x2                   	// #2
  4041e4:	csel	w8, w9, w8, ne  // ne = any
  4041e8:	cmp	w20, #0x2
  4041ec:	b.ne	404214 <ferror@plt+0x25c4>  // b.any
  4041f0:	mov	w20, w8
  4041f4:	b	404214 <ferror@plt+0x25c4>
  4041f8:	ldur	w8, [x29, #-72]
  4041fc:	ldr	x23, [sp, #40]
  404200:	mov	w9, #0x4                   	// #4
  404204:	tst	w8, #0x1
  404208:	mov	w8, #0x2                   	// #2
  40420c:	csel	w20, w9, w8, ne  // ne = any
  404210:	ldr	x7, [sp, #96]
  404214:	ldr	w8, [sp, #88]
  404218:	mov	x0, x28
  40421c:	mov	x1, x24
  404220:	mov	x2, x19
  404224:	and	w5, w8, #0xfffffffd
  404228:	ldur	x8, [x29, #-88]
  40422c:	mov	x3, x23
  404230:	mov	w4, w20
  404234:	mov	x6, xzr
  404238:	str	x8, [sp]
  40423c:	bl	403340 <ferror@plt+0x16f0>
  404240:	mov	x27, x0
  404244:	mov	x0, x27
  404248:	ldp	x20, x19, [sp, #272]
  40424c:	ldp	x22, x21, [sp, #256]
  404250:	ldp	x24, x23, [sp, #240]
  404254:	ldp	x26, x25, [sp, #224]
  404258:	ldp	x28, x27, [sp, #208]
  40425c:	ldp	x29, x30, [sp, #192]
  404260:	add	sp, sp, #0x120
  404264:	ret
  404268:	ldur	x8, [x29, #-88]
  40426c:	ldr	x1, [sp, #72]
  404270:	ldr	w5, [sp, #88]
  404274:	ldur	x6, [x29, #-40]
  404278:	ldr	x7, [sp, #96]
  40427c:	mov	w4, #0x5                   	// #5
  404280:	str	x8, [sp]
  404284:	mov	x0, x28
  404288:	mov	x2, x19
  40428c:	mov	x3, x22
  404290:	b	40423c <ferror@plt+0x25ec>
  404294:	mov	w17, w21
  404298:	ldur	x8, [x29, #-64]
  40429c:	cbz	x8, 4042d0 <ferror@plt+0x2680>
  4042a0:	tbnz	w17, #0, 4042d0 <ferror@plt+0x2680>
  4042a4:	ldrb	w9, [x8]
  4042a8:	cbz	w9, 4042d0 <ferror@plt+0x2680>
  4042ac:	add	x8, x8, #0x1
  4042b0:	b	4042c0 <ferror@plt+0x2670>
  4042b4:	ldrb	w9, [x8], #1
  4042b8:	add	x27, x27, #0x1
  4042bc:	cbz	w9, 4042d0 <ferror@plt+0x2680>
  4042c0:	cmp	x27, x24
  4042c4:	b.cs	4042b4 <ferror@plt+0x2664>  // b.hs, b.nlast
  4042c8:	strb	w9, [x28, x27]
  4042cc:	b	4042b4 <ferror@plt+0x2664>
  4042d0:	cmp	x27, x24
  4042d4:	b.cs	404244 <ferror@plt+0x25f4>  // b.hs, b.nlast
  4042d8:	strb	wzr, [x28, x27]
  4042dc:	b	404244 <ferror@plt+0x25f4>
  4042e0:	b.ne	404210 <ferror@plt+0x25c0>  // b.any
  4042e4:	mov	w20, #0x4                   	// #4
  4042e8:	b	404210 <ferror@plt+0x25c0>
  4042ec:	bl	401a40 <abort@plt>
  4042f0:	sub	sp, sp, #0x60
  4042f4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4042f8:	add	x8, x8, #0x300
  4042fc:	cmp	x2, #0x0
  404300:	stp	x29, x30, [sp, #16]
  404304:	stp	x26, x25, [sp, #32]
  404308:	stp	x24, x23, [sp, #48]
  40430c:	stp	x22, x21, [sp, #64]
  404310:	stp	x20, x19, [sp, #80]
  404314:	add	x29, sp, #0x10
  404318:	mov	x19, x1
  40431c:	mov	x20, x0
  404320:	csel	x25, x8, x2, eq  // eq = none
  404324:	bl	401c20 <__errno_location@plt>
  404328:	ldp	w4, w8, [x25]
  40432c:	ldp	x7, x9, [x25, #40]
  404330:	ldr	w26, [x0]
  404334:	add	x23, x25, #0x8
  404338:	orr	w22, w8, #0x1
  40433c:	mov	x21, x0
  404340:	mov	x0, xzr
  404344:	mov	x1, xzr
  404348:	mov	x2, x20
  40434c:	mov	x3, x19
  404350:	mov	w5, w22
  404354:	mov	x6, x23
  404358:	str	x9, [sp]
  40435c:	bl	403340 <ferror@plt+0x16f0>
  404360:	add	x24, x0, #0x1
  404364:	mov	x0, x24
  404368:	bl	40634c <ferror@plt+0x46fc>
  40436c:	ldr	w4, [x25]
  404370:	ldp	x7, x8, [x25, #40]
  404374:	mov	x1, x24
  404378:	mov	x2, x20
  40437c:	mov	x3, x19
  404380:	mov	w5, w22
  404384:	mov	x6, x23
  404388:	mov	x25, x0
  40438c:	str	x8, [sp]
  404390:	bl	403340 <ferror@plt+0x16f0>
  404394:	str	w26, [x21]
  404398:	mov	x0, x25
  40439c:	ldp	x20, x19, [sp, #80]
  4043a0:	ldp	x22, x21, [sp, #64]
  4043a4:	ldp	x24, x23, [sp, #48]
  4043a8:	ldp	x26, x25, [sp, #32]
  4043ac:	ldp	x29, x30, [sp, #16]
  4043b0:	add	sp, sp, #0x60
  4043b4:	ret
  4043b8:	sub	sp, sp, #0x70
  4043bc:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4043c0:	add	x8, x8, #0x300
  4043c4:	cmp	x3, #0x0
  4043c8:	stp	x29, x30, [sp, #16]
  4043cc:	stp	x28, x27, [sp, #32]
  4043d0:	stp	x26, x25, [sp, #48]
  4043d4:	stp	x24, x23, [sp, #64]
  4043d8:	stp	x22, x21, [sp, #80]
  4043dc:	stp	x20, x19, [sp, #96]
  4043e0:	add	x29, sp, #0x10
  4043e4:	mov	x19, x2
  4043e8:	mov	x22, x1
  4043ec:	mov	x23, x0
  4043f0:	csel	x21, x8, x3, eq  // eq = none
  4043f4:	bl	401c20 <__errno_location@plt>
  4043f8:	ldp	w4, w8, [x21]
  4043fc:	cmp	x19, #0x0
  404400:	ldp	x7, x9, [x21, #40]
  404404:	ldr	w28, [x0]
  404408:	cset	w10, eq  // eq = none
  40440c:	orr	w25, w8, w10
  404410:	add	x26, x21, #0x8
  404414:	mov	x24, x0
  404418:	mov	x0, xzr
  40441c:	mov	x1, xzr
  404420:	mov	x2, x23
  404424:	mov	x3, x22
  404428:	mov	w5, w25
  40442c:	mov	x6, x26
  404430:	str	x9, [sp]
  404434:	bl	403340 <ferror@plt+0x16f0>
  404438:	add	x27, x0, #0x1
  40443c:	mov	x20, x0
  404440:	mov	x0, x27
  404444:	bl	40634c <ferror@plt+0x46fc>
  404448:	ldr	w4, [x21]
  40444c:	ldp	x7, x8, [x21, #40]
  404450:	mov	x1, x27
  404454:	mov	x2, x23
  404458:	mov	x3, x22
  40445c:	mov	w5, w25
  404460:	mov	x6, x26
  404464:	mov	x21, x0
  404468:	str	x8, [sp]
  40446c:	bl	403340 <ferror@plt+0x16f0>
  404470:	str	w28, [x24]
  404474:	cbz	x19, 40447c <ferror@plt+0x282c>
  404478:	str	x20, [x19]
  40447c:	mov	x0, x21
  404480:	ldp	x20, x19, [sp, #96]
  404484:	ldp	x22, x21, [sp, #80]
  404488:	ldp	x24, x23, [sp, #64]
  40448c:	ldp	x26, x25, [sp, #48]
  404490:	ldp	x28, x27, [sp, #32]
  404494:	ldp	x29, x30, [sp, #16]
  404498:	add	sp, sp, #0x70
  40449c:	ret
  4044a0:	stp	x29, x30, [sp, #-48]!
  4044a4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4044a8:	add	x8, x8, #0x288
  4044ac:	ldr	w9, [x8]
  4044b0:	stp	x20, x19, [sp, #32]
  4044b4:	ldr	x19, [x8, #8]
  4044b8:	adrp	x20, 41a000 <ferror@plt+0x183b0>
  4044bc:	cmp	w9, #0x2
  4044c0:	stp	x22, x21, [sp, #16]
  4044c4:	mov	x29, sp
  4044c8:	b.lt	4044ec <ferror@plt+0x289c>  // b.tstop
  4044cc:	add	x21, x19, #0x18
  4044d0:	mov	w22, #0x1                   	// #1
  4044d4:	ldr	x0, [x21], #16
  4044d8:	bl	401af0 <free@plt>
  4044dc:	ldrsw	x8, [x20, #648]
  4044e0:	add	x22, x22, #0x1
  4044e4:	cmp	x22, x8
  4044e8:	b.lt	4044d4 <ferror@plt+0x2884>  // b.tstop
  4044ec:	ldr	x0, [x19, #8]
  4044f0:	adrp	x21, 41a000 <ferror@plt+0x183b0>
  4044f4:	add	x21, x21, #0x338
  4044f8:	adrp	x22, 41a000 <ferror@plt+0x183b0>
  4044fc:	cmp	x0, x21
  404500:	add	x22, x22, #0x298
  404504:	b.eq	404514 <ferror@plt+0x28c4>  // b.none
  404508:	bl	401af0 <free@plt>
  40450c:	mov	w8, #0x100                 	// #256
  404510:	stp	x8, x21, [x22]
  404514:	cmp	x19, x22
  404518:	b.eq	404534 <ferror@plt+0x28e4>  // b.none
  40451c:	mov	x0, x19
  404520:	bl	401af0 <free@plt>
  404524:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  404528:	add	x8, x8, #0x290
  40452c:	add	x9, x8, #0x8
  404530:	str	x9, [x8]
  404534:	mov	w8, #0x1                   	// #1
  404538:	str	w8, [x20, #648]
  40453c:	ldp	x20, x19, [sp, #32]
  404540:	ldp	x22, x21, [sp, #16]
  404544:	ldp	x29, x30, [sp], #48
  404548:	ret
  40454c:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404550:	add	x3, x3, #0x300
  404554:	mov	x2, #0xffffffffffffffff    	// #-1
  404558:	b	40455c <ferror@plt+0x290c>
  40455c:	sub	sp, sp, #0x80
  404560:	stp	x29, x30, [sp, #32]
  404564:	add	x29, sp, #0x20
  404568:	stp	x28, x27, [sp, #48]
  40456c:	stp	x26, x25, [sp, #64]
  404570:	stp	x24, x23, [sp, #80]
  404574:	stp	x22, x21, [sp, #96]
  404578:	stp	x20, x19, [sp, #112]
  40457c:	mov	x22, x3
  404580:	stur	x2, [x29, #-8]
  404584:	mov	x21, x1
  404588:	mov	w23, w0
  40458c:	bl	401c20 <__errno_location@plt>
  404590:	tbnz	w23, #31, 4046ec <ferror@plt+0x2a9c>
  404594:	adrp	x25, 41a000 <ferror@plt+0x183b0>
  404598:	ldr	w8, [x25, #648]
  40459c:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  4045a0:	ldr	w20, [x0]
  4045a4:	ldr	x27, [x9, #656]
  4045a8:	mov	x19, x0
  4045ac:	cmp	w8, w23
  4045b0:	b.gt	404628 <ferror@plt+0x29d8>
  4045b4:	mov	w8, #0x7fffffff            	// #2147483647
  4045b8:	cmp	w23, w8
  4045bc:	stur	w20, [x29, #-12]
  4045c0:	b.eq	4046f0 <ferror@plt+0x2aa0>  // b.none
  4045c4:	adrp	x28, 41a000 <ferror@plt+0x183b0>
  4045c8:	add	x28, x28, #0x290
  4045cc:	add	x20, x28, #0x8
  4045d0:	add	w26, w23, #0x1
  4045d4:	cmp	x27, x20
  4045d8:	csel	x0, xzr, x27, eq  // eq = none
  4045dc:	sbfiz	x1, x26, #4, #32
  4045e0:	bl	4063cc <ferror@plt+0x477c>
  4045e4:	mov	x24, x0
  4045e8:	cmp	x27, x20
  4045ec:	str	x0, [x28]
  4045f0:	b.ne	404604 <ferror@plt+0x29b4>  // b.any
  4045f4:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4045f8:	add	x8, x8, #0x298
  4045fc:	ldr	q0, [x8]
  404600:	str	q0, [x24]
  404604:	ldrsw	x8, [x25, #648]
  404608:	mov	w1, wzr
  40460c:	add	x0, x24, x8, lsl #4
  404610:	sub	w8, w26, w8
  404614:	sbfiz	x2, x8, #4, #32
  404618:	bl	4019a0 <memset@plt>
  40461c:	ldur	w20, [x29, #-12]
  404620:	mov	x27, x24
  404624:	str	w26, [x25, #648]
  404628:	add	x28, x27, w23, uxtw #4
  40462c:	mov	x27, x28
  404630:	ldr	x26, [x28]
  404634:	ldr	x23, [x27, #8]!
  404638:	ldp	w4, w8, [x22]
  40463c:	ldp	x7, x9, [x22, #40]
  404640:	ldur	x3, [x29, #-8]
  404644:	add	x24, x22, #0x8
  404648:	orr	w25, w8, #0x1
  40464c:	mov	x0, x23
  404650:	mov	x1, x26
  404654:	mov	x2, x21
  404658:	mov	w5, w25
  40465c:	mov	x6, x24
  404660:	str	x9, [sp]
  404664:	bl	403340 <ferror@plt+0x16f0>
  404668:	cmp	x26, x0
  40466c:	b.hi	4046c4 <ferror@plt+0x2a74>  // b.pmore
  404670:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  404674:	add	x8, x8, #0x338
  404678:	add	x26, x0, #0x1
  40467c:	cmp	x23, x8
  404680:	str	x26, [x28]
  404684:	b.eq	404690 <ferror@plt+0x2a40>  // b.none
  404688:	mov	x0, x23
  40468c:	bl	401af0 <free@plt>
  404690:	mov	x0, x26
  404694:	bl	40634c <ferror@plt+0x46fc>
  404698:	str	x0, [x27]
  40469c:	ldr	w4, [x22]
  4046a0:	ldp	x7, x8, [x22, #40]
  4046a4:	ldur	x3, [x29, #-8]
  4046a8:	mov	x1, x26
  4046ac:	mov	x2, x21
  4046b0:	mov	w5, w25
  4046b4:	mov	x6, x24
  4046b8:	mov	x23, x0
  4046bc:	str	x8, [sp]
  4046c0:	bl	403340 <ferror@plt+0x16f0>
  4046c4:	str	w20, [x19]
  4046c8:	mov	x0, x23
  4046cc:	ldp	x20, x19, [sp, #112]
  4046d0:	ldp	x22, x21, [sp, #96]
  4046d4:	ldp	x24, x23, [sp, #80]
  4046d8:	ldp	x26, x25, [sp, #64]
  4046dc:	ldp	x28, x27, [sp, #48]
  4046e0:	ldp	x29, x30, [sp, #32]
  4046e4:	add	sp, sp, #0x80
  4046e8:	ret
  4046ec:	bl	401a40 <abort@plt>
  4046f0:	bl	406688 <ferror@plt+0x4a38>
  4046f4:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  4046f8:	add	x3, x3, #0x300
  4046fc:	b	40455c <ferror@plt+0x290c>
  404700:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404704:	add	x3, x3, #0x300
  404708:	mov	x2, #0xffffffffffffffff    	// #-1
  40470c:	mov	x1, x0
  404710:	mov	w0, wzr
  404714:	b	40455c <ferror@plt+0x290c>
  404718:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  40471c:	mov	x2, x1
  404720:	add	x3, x3, #0x300
  404724:	mov	x1, x0
  404728:	mov	w0, wzr
  40472c:	b	40455c <ferror@plt+0x290c>
  404730:	sub	sp, sp, #0x50
  404734:	movi	v0.2d, #0x0
  404738:	cmp	w1, #0xa
  40473c:	stp	x29, x30, [sp, #64]
  404740:	add	x29, sp, #0x40
  404744:	str	xzr, [sp, #48]
  404748:	stp	q0, q0, [sp, #16]
  40474c:	str	q0, [sp]
  404750:	b.eq	404778 <ferror@plt+0x2b28>  // b.none
  404754:	mov	x8, x2
  404758:	str	w1, [sp]
  40475c:	mov	x3, sp
  404760:	mov	x2, #0xffffffffffffffff    	// #-1
  404764:	mov	x1, x8
  404768:	bl	40455c <ferror@plt+0x290c>
  40476c:	ldp	x29, x30, [sp, #64]
  404770:	add	sp, sp, #0x50
  404774:	ret
  404778:	bl	401a40 <abort@plt>
  40477c:	sub	sp, sp, #0x50
  404780:	movi	v0.2d, #0x0
  404784:	cmp	w1, #0xa
  404788:	stp	x29, x30, [sp, #64]
  40478c:	add	x29, sp, #0x40
  404790:	str	xzr, [sp, #48]
  404794:	stp	q0, q0, [sp, #16]
  404798:	str	q0, [sp]
  40479c:	b.eq	4047c4 <ferror@plt+0x2b74>  // b.none
  4047a0:	mov	x8, x3
  4047a4:	str	w1, [sp]
  4047a8:	mov	x3, sp
  4047ac:	mov	x1, x2
  4047b0:	mov	x2, x8
  4047b4:	bl	40455c <ferror@plt+0x290c>
  4047b8:	ldp	x29, x30, [sp, #64]
  4047bc:	add	sp, sp, #0x50
  4047c0:	ret
  4047c4:	bl	401a40 <abort@plt>
  4047c8:	sub	sp, sp, #0x50
  4047cc:	movi	v0.2d, #0x0
  4047d0:	cmp	w0, #0xa
  4047d4:	stp	x29, x30, [sp, #64]
  4047d8:	add	x29, sp, #0x40
  4047dc:	str	xzr, [sp, #48]
  4047e0:	stp	q0, q0, [sp, #16]
  4047e4:	str	q0, [sp]
  4047e8:	b.eq	40480c <ferror@plt+0x2bbc>  // b.none
  4047ec:	str	w0, [sp]
  4047f0:	mov	x3, sp
  4047f4:	mov	x2, #0xffffffffffffffff    	// #-1
  4047f8:	mov	w0, wzr
  4047fc:	bl	40455c <ferror@plt+0x290c>
  404800:	ldp	x29, x30, [sp, #64]
  404804:	add	sp, sp, #0x50
  404808:	ret
  40480c:	bl	401a40 <abort@plt>
  404810:	sub	sp, sp, #0x50
  404814:	movi	v0.2d, #0x0
  404818:	cmp	w0, #0xa
  40481c:	stp	x29, x30, [sp, #64]
  404820:	add	x29, sp, #0x40
  404824:	str	xzr, [sp, #48]
  404828:	stp	q0, q0, [sp, #16]
  40482c:	str	q0, [sp]
  404830:	b.eq	404850 <ferror@plt+0x2c00>  // b.none
  404834:	str	w0, [sp]
  404838:	mov	x3, sp
  40483c:	mov	w0, wzr
  404840:	bl	40455c <ferror@plt+0x290c>
  404844:	ldp	x29, x30, [sp, #64]
  404848:	add	sp, sp, #0x50
  40484c:	ret
  404850:	bl	401a40 <abort@plt>
  404854:	sub	sp, sp, #0x50
  404858:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  40485c:	add	x9, x9, #0x300
  404860:	ldp	q0, q1, [x9]
  404864:	ubfx	w10, w2, #5, #3
  404868:	mov	x11, sp
  40486c:	mov	x8, x1
  404870:	stp	q0, q1, [sp]
  404874:	ldr	q0, [x9, #32]
  404878:	ldr	x9, [x9, #48]
  40487c:	mov	x1, x0
  404880:	mov	x3, sp
  404884:	str	q0, [sp, #32]
  404888:	str	x9, [sp, #48]
  40488c:	add	x9, x11, w10, uxtw #2
  404890:	ldr	w10, [x9, #8]
  404894:	mov	w0, wzr
  404898:	stp	x29, x30, [sp, #64]
  40489c:	add	x29, sp, #0x40
  4048a0:	lsr	w11, w10, w2
  4048a4:	mvn	w11, w11
  4048a8:	and	w11, w11, #0x1
  4048ac:	lsl	w11, w11, w2
  4048b0:	eor	w10, w11, w10
  4048b4:	mov	x2, x8
  4048b8:	str	w10, [x9, #8]
  4048bc:	bl	40455c <ferror@plt+0x290c>
  4048c0:	ldp	x29, x30, [sp, #64]
  4048c4:	add	sp, sp, #0x50
  4048c8:	ret
  4048cc:	sub	sp, sp, #0x50
  4048d0:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  4048d4:	add	x9, x9, #0x300
  4048d8:	ldp	q0, q1, [x9]
  4048dc:	ubfx	w10, w1, #5, #3
  4048e0:	mov	x11, sp
  4048e4:	mov	x8, x0
  4048e8:	stp	q0, q1, [sp]
  4048ec:	ldr	q0, [x9, #32]
  4048f0:	ldr	x9, [x9, #48]
  4048f4:	mov	x3, sp
  4048f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4048fc:	str	q0, [sp, #32]
  404900:	str	x9, [sp, #48]
  404904:	add	x9, x11, w10, uxtw #2
  404908:	ldr	w10, [x9, #8]
  40490c:	mov	w0, wzr
  404910:	stp	x29, x30, [sp, #64]
  404914:	add	x29, sp, #0x40
  404918:	lsr	w11, w10, w1
  40491c:	mvn	w11, w11
  404920:	and	w11, w11, #0x1
  404924:	lsl	w11, w11, w1
  404928:	eor	w10, w11, w10
  40492c:	mov	x1, x8
  404930:	str	w10, [x9, #8]
  404934:	bl	40455c <ferror@plt+0x290c>
  404938:	ldp	x29, x30, [sp, #64]
  40493c:	add	sp, sp, #0x50
  404940:	ret
  404944:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  404948:	add	x8, x8, #0x300
  40494c:	ldp	q0, q1, [x8]
  404950:	ldr	q2, [x8, #32]
  404954:	ldr	x8, [x8, #48]
  404958:	mov	x1, x0
  40495c:	stp	q0, q1, [sp, #-80]!
  404960:	ldr	w9, [sp, #12]
  404964:	str	x8, [sp, #48]
  404968:	mov	x3, sp
  40496c:	mov	x2, #0xffffffffffffffff    	// #-1
  404970:	orr	w8, w9, #0x4000000
  404974:	mov	w0, wzr
  404978:	stp	x29, x30, [sp, #64]
  40497c:	add	x29, sp, #0x40
  404980:	str	q2, [sp, #32]
  404984:	str	w8, [sp, #12]
  404988:	bl	40455c <ferror@plt+0x290c>
  40498c:	ldp	x29, x30, [sp, #64]
  404990:	add	sp, sp, #0x50
  404994:	ret
  404998:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  40499c:	add	x8, x8, #0x300
  4049a0:	ldp	q0, q1, [x8]
  4049a4:	ldr	q2, [x8, #32]
  4049a8:	ldr	x8, [x8, #48]
  4049ac:	mov	x2, x1
  4049b0:	stp	q0, q1, [sp, #-80]!
  4049b4:	ldr	w9, [sp, #12]
  4049b8:	mov	x1, x0
  4049bc:	str	x8, [sp, #48]
  4049c0:	mov	x3, sp
  4049c4:	orr	w8, w9, #0x4000000
  4049c8:	mov	w0, wzr
  4049cc:	stp	x29, x30, [sp, #64]
  4049d0:	add	x29, sp, #0x40
  4049d4:	str	q2, [sp, #32]
  4049d8:	str	w8, [sp, #12]
  4049dc:	bl	40455c <ferror@plt+0x290c>
  4049e0:	ldp	x29, x30, [sp, #64]
  4049e4:	add	sp, sp, #0x50
  4049e8:	ret
  4049ec:	sub	sp, sp, #0x80
  4049f0:	movi	v0.2d, #0x0
  4049f4:	cmp	w1, #0xa
  4049f8:	stp	x29, x30, [sp, #112]
  4049fc:	add	x29, sp, #0x70
  404a00:	str	wzr, [sp, #48]
  404a04:	stp	q0, q0, [sp, #16]
  404a08:	str	q0, [sp]
  404a0c:	b.eq	404a5c <ferror@plt+0x2e0c>  // b.none
  404a10:	ldp	q0, q1, [sp]
  404a14:	ldr	w9, [sp, #48]
  404a18:	ldr	q2, [sp, #32]
  404a1c:	mov	x8, x2
  404a20:	stur	q0, [sp, #60]
  404a24:	ldr	w10, [sp, #68]
  404a28:	str	w1, [sp, #56]
  404a2c:	str	w9, [sp, #108]
  404a30:	add	x3, sp, #0x38
  404a34:	orr	w9, w10, #0x4000000
  404a38:	mov	x2, #0xffffffffffffffff    	// #-1
  404a3c:	mov	x1, x8
  404a40:	stur	q1, [sp, #76]
  404a44:	stur	q2, [sp, #92]
  404a48:	str	w9, [sp, #68]
  404a4c:	bl	40455c <ferror@plt+0x290c>
  404a50:	ldp	x29, x30, [sp, #112]
  404a54:	add	sp, sp, #0x80
  404a58:	ret
  404a5c:	bl	401a40 <abort@plt>
  404a60:	sub	sp, sp, #0x50
  404a64:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  404a68:	add	x9, x9, #0x300
  404a6c:	ldp	q0, q1, [x9]
  404a70:	ldr	q2, [x9, #32]
  404a74:	ldr	x9, [x9, #48]
  404a78:	mov	w10, #0xa                   	// #10
  404a7c:	stp	x29, x30, [sp, #64]
  404a80:	add	x29, sp, #0x40
  404a84:	stp	q0, q1, [sp]
  404a88:	str	q2, [sp, #32]
  404a8c:	str	x9, [sp, #48]
  404a90:	str	w10, [sp]
  404a94:	cbz	x1, 404ac0 <ferror@plt+0x2e70>
  404a98:	cbz	x2, 404ac0 <ferror@plt+0x2e70>
  404a9c:	mov	x8, x3
  404aa0:	stp	x1, x2, [sp, #40]
  404aa4:	mov	x3, sp
  404aa8:	mov	x2, #0xffffffffffffffff    	// #-1
  404aac:	mov	x1, x8
  404ab0:	bl	40455c <ferror@plt+0x290c>
  404ab4:	ldp	x29, x30, [sp, #64]
  404ab8:	add	sp, sp, #0x50
  404abc:	ret
  404ac0:	bl	401a40 <abort@plt>
  404ac4:	sub	sp, sp, #0x50
  404ac8:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  404acc:	add	x9, x9, #0x300
  404ad0:	ldp	q0, q1, [x9]
  404ad4:	ldr	x10, [x9, #48]
  404ad8:	stp	x29, x30, [sp, #64]
  404adc:	add	x29, sp, #0x40
  404ae0:	stp	q0, q1, [sp]
  404ae4:	ldr	q0, [x9, #32]
  404ae8:	mov	w9, #0xa                   	// #10
  404aec:	str	x10, [sp, #48]
  404af0:	str	w9, [sp]
  404af4:	str	q0, [sp, #32]
  404af8:	cbz	x1, 404b24 <ferror@plt+0x2ed4>
  404afc:	cbz	x2, 404b24 <ferror@plt+0x2ed4>
  404b00:	mov	x8, x3
  404b04:	stp	x1, x2, [sp, #40]
  404b08:	mov	x3, sp
  404b0c:	mov	x1, x8
  404b10:	mov	x2, x4
  404b14:	bl	40455c <ferror@plt+0x290c>
  404b18:	ldp	x29, x30, [sp, #64]
  404b1c:	add	sp, sp, #0x50
  404b20:	ret
  404b24:	bl	401a40 <abort@plt>
  404b28:	sub	sp, sp, #0x50
  404b2c:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  404b30:	add	x9, x9, #0x300
  404b34:	ldp	q0, q1, [x9]
  404b38:	ldr	q2, [x9, #32]
  404b3c:	ldr	x9, [x9, #48]
  404b40:	mov	w10, #0xa                   	// #10
  404b44:	stp	x29, x30, [sp, #64]
  404b48:	add	x29, sp, #0x40
  404b4c:	stp	q0, q1, [sp]
  404b50:	str	q2, [sp, #32]
  404b54:	str	x9, [sp, #48]
  404b58:	str	w10, [sp]
  404b5c:	cbz	x0, 404b8c <ferror@plt+0x2f3c>
  404b60:	cbz	x1, 404b8c <ferror@plt+0x2f3c>
  404b64:	mov	x8, x2
  404b68:	stp	x0, x1, [sp, #40]
  404b6c:	mov	x3, sp
  404b70:	mov	x2, #0xffffffffffffffff    	// #-1
  404b74:	mov	w0, wzr
  404b78:	mov	x1, x8
  404b7c:	bl	40455c <ferror@plt+0x290c>
  404b80:	ldp	x29, x30, [sp, #64]
  404b84:	add	sp, sp, #0x50
  404b88:	ret
  404b8c:	bl	401a40 <abort@plt>
  404b90:	sub	sp, sp, #0x50
  404b94:	adrp	x9, 41a000 <ferror@plt+0x183b0>
  404b98:	add	x9, x9, #0x300
  404b9c:	ldp	q0, q1, [x9]
  404ba0:	ldr	q2, [x9, #32]
  404ba4:	ldr	x9, [x9, #48]
  404ba8:	mov	w10, #0xa                   	// #10
  404bac:	stp	x29, x30, [sp, #64]
  404bb0:	add	x29, sp, #0x40
  404bb4:	stp	q0, q1, [sp]
  404bb8:	str	q2, [sp, #32]
  404bbc:	str	x9, [sp, #48]
  404bc0:	str	w10, [sp]
  404bc4:	cbz	x0, 404bf4 <ferror@plt+0x2fa4>
  404bc8:	cbz	x1, 404bf4 <ferror@plt+0x2fa4>
  404bcc:	mov	x8, x3
  404bd0:	stp	x0, x1, [sp, #40]
  404bd4:	mov	x3, sp
  404bd8:	mov	w0, wzr
  404bdc:	mov	x1, x2
  404be0:	mov	x2, x8
  404be4:	bl	40455c <ferror@plt+0x290c>
  404be8:	ldp	x29, x30, [sp, #64]
  404bec:	add	sp, sp, #0x50
  404bf0:	ret
  404bf4:	bl	401a40 <abort@plt>
  404bf8:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404bfc:	add	x3, x3, #0x250
  404c00:	b	40455c <ferror@plt+0x290c>
  404c04:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404c08:	mov	x2, x1
  404c0c:	add	x3, x3, #0x250
  404c10:	mov	x1, x0
  404c14:	mov	w0, wzr
  404c18:	b	40455c <ferror@plt+0x290c>
  404c1c:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404c20:	add	x3, x3, #0x250
  404c24:	mov	x2, #0xffffffffffffffff    	// #-1
  404c28:	b	40455c <ferror@plt+0x290c>
  404c2c:	adrp	x3, 41a000 <ferror@plt+0x183b0>
  404c30:	add	x3, x3, #0x250
  404c34:	mov	x2, #0xffffffffffffffff    	// #-1
  404c38:	mov	x1, x0
  404c3c:	mov	w0, wzr
  404c40:	b	40455c <ferror@plt+0x290c>
  404c44:	stp	x29, x30, [sp, #-32]!
  404c48:	str	x19, [sp, #16]
  404c4c:	mov	x19, x0
  404c50:	mov	w0, #0x18                  	// #24
  404c54:	mov	x29, sp
  404c58:	bl	40634c <ferror@plt+0x46fc>
  404c5c:	str	x19, [x0]
  404c60:	ldr	x19, [sp, #16]
  404c64:	stp	xzr, xzr, [x0, #8]
  404c68:	ldp	x29, x30, [sp], #32
  404c6c:	ret
  404c70:	stp	x29, x30, [sp, #-32]!
  404c74:	str	x19, [sp, #16]
  404c78:	mov	x29, sp
  404c7c:	bl	4050f4 <ferror@plt+0x34a4>
  404c80:	cbz	x0, 404c98 <ferror@plt+0x3048>
  404c84:	mov	x19, x0
  404c88:	mov	w0, #0x18                  	// #24
  404c8c:	bl	40634c <ferror@plt+0x46fc>
  404c90:	stp	xzr, xzr, [x0, #8]
  404c94:	str	x19, [x0]
  404c98:	ldr	x19, [sp, #16]
  404c9c:	ldp	x29, x30, [sp], #32
  404ca0:	ret
  404ca4:	ldr	x0, [x0]
  404ca8:	ret
  404cac:	sub	sp, sp, #0x60
  404cb0:	stp	x29, x30, [sp, #16]
  404cb4:	stp	x26, x25, [sp, #32]
  404cb8:	stp	x24, x23, [sp, #48]
  404cbc:	stp	x22, x21, [sp, #64]
  404cc0:	stp	x20, x19, [sp, #80]
  404cc4:	mov	x22, x0
  404cc8:	ldr	x20, [x0]
  404ccc:	ldr	x25, [x22, #8]!
  404cd0:	ldr	x24, [x0, #16]
  404cd4:	mov	x19, x0
  404cd8:	mov	x21, x1
  404cdc:	add	x23, x1, #0x1
  404ce0:	add	x29, sp, #0x10
  404ce4:	cmp	x24, x21
  404ce8:	b.cs	404d3c <ferror@plt+0x30ec>  // b.hs, b.nlast
  404cec:	mov	x2, xzr
  404cf0:	mov	x8, x24
  404cf4:	mov	w9, #0xff                  	// #255
  404cf8:	bfi	x9, x8, #8, #56
  404cfc:	cmp	x9, x21
  404d00:	add	x2, x2, #0x1
  404d04:	mov	x8, x9
  404d08:	b.cc	404cf4 <ferror@plt+0x30a4>  // b.lo, b.ul, b.last
  404d0c:	add	x1, sp, #0x8
  404d10:	mov	x0, x20
  404d14:	add	x26, sp, #0x8
  404d18:	bl	405344 <ferror@plt+0x36f4>
  404d1c:	ldrb	w8, [x26], #1
  404d20:	mov	w9, #0xff                  	// #255
  404d24:	bfi	x9, x24, #8, #56
  404d28:	cmp	x9, x21
  404d2c:	bfi	x8, x25, #8, #56
  404d30:	mov	x25, x8
  404d34:	mov	x24, x9
  404d38:	b.cc	404d1c <ferror@plt+0x30cc>  // b.lo, b.ul, b.last
  404d3c:	mov	x0, x25
  404d40:	subs	x10, x24, x21
  404d44:	b.eq	404d74 <ferror@plt+0x3124>  // b.none
  404d48:	udiv	x8, x10, x23
  404d4c:	msub	x10, x8, x23, x10
  404d50:	udiv	x9, x0, x23
  404d54:	sub	x11, x24, x10
  404d58:	msub	x25, x9, x23, x0
  404d5c:	cmp	x0, x11
  404d60:	sub	x24, x10, #0x1
  404d64:	b.hi	404ce4 <ferror@plt+0x3094>  // b.pmore
  404d68:	mov	x0, x25
  404d6c:	stp	x9, x8, [x19, #8]
  404d70:	b	404d78 <ferror@plt+0x3128>
  404d74:	stp	xzr, xzr, [x22]
  404d78:	ldp	x20, x19, [sp, #80]
  404d7c:	ldp	x22, x21, [sp, #64]
  404d80:	ldp	x24, x23, [sp, #48]
  404d84:	ldp	x26, x25, [sp, #32]
  404d88:	ldp	x29, x30, [sp, #16]
  404d8c:	add	sp, sp, #0x60
  404d90:	ret
  404d94:	stp	x29, x30, [sp, #-32]!
  404d98:	mov	w1, #0x18                  	// #24
  404d9c:	mov	x2, #0xffffffffffffffff    	// #-1
  404da0:	str	x19, [sp, #16]
  404da4:	mov	x29, sp
  404da8:	mov	x19, x0
  404dac:	bl	401b80 <__explicit_bzero_chk@plt>
  404db0:	mov	x0, x19
  404db4:	ldr	x19, [sp, #16]
  404db8:	ldp	x29, x30, [sp], #32
  404dbc:	b	401af0 <free@plt>
  404dc0:	stp	x29, x30, [sp, #-48]!
  404dc4:	stp	x22, x21, [sp, #16]
  404dc8:	stp	x20, x19, [sp, #32]
  404dcc:	mov	x19, x0
  404dd0:	ldr	x0, [x0]
  404dd4:	mov	x29, sp
  404dd8:	bl	405498 <ferror@plt+0x3848>
  404ddc:	mov	w20, w0
  404de0:	bl	401c20 <__errno_location@plt>
  404de4:	ldr	w22, [x0]
  404de8:	mov	x21, x0
  404dec:	mov	w1, #0x18                  	// #24
  404df0:	mov	x2, #0xffffffffffffffff    	// #-1
  404df4:	mov	x0, x19
  404df8:	bl	401b80 <__explicit_bzero_chk@plt>
  404dfc:	mov	x0, x19
  404e00:	bl	401af0 <free@plt>
  404e04:	str	w22, [x21]
  404e08:	mov	w0, w20
  404e0c:	ldp	x20, x19, [sp, #32]
  404e10:	ldp	x22, x21, [sp, #16]
  404e14:	ldp	x29, x30, [sp], #48
  404e18:	ret
  404e1c:	subs	x8, x1, #0x1
  404e20:	mov	w9, #0x40                  	// #64
  404e24:	clz	x8, x8
  404e28:	sub	x8, x9, x8
  404e2c:	csel	x8, xzr, x8, eq  // eq = none
  404e30:	orr	x9, xzr, #0x7
  404e34:	madd	x8, x8, x0, x9
  404e38:	lsr	x0, x8, #3
  404e3c:	ret
  404e40:	sub	sp, sp, #0x80
  404e44:	stp	x29, x30, [sp, #32]
  404e48:	str	x27, [sp, #48]
  404e4c:	stp	x26, x25, [sp, #64]
  404e50:	stp	x24, x23, [sp, #80]
  404e54:	stp	x22, x21, [sp, #96]
  404e58:	stp	x20, x19, [sp, #112]
  404e5c:	add	x29, sp, #0x20
  404e60:	cbz	x1, 404e9c <ferror@plt+0x324c>
  404e64:	mov	x21, x2
  404e68:	mov	x20, x1
  404e6c:	mov	x19, x0
  404e70:	cmp	x1, #0x1
  404e74:	b.ne	404ea4 <ferror@plt+0x3254>  // b.any
  404e78:	mov	w0, #0x8                   	// #8
  404e7c:	bl	40634c <ferror@plt+0x46fc>
  404e80:	mov	x20, x0
  404e84:	sub	x1, x21, #0x1
  404e88:	mov	x0, x19
  404e8c:	bl	404cac <ferror@plt+0x305c>
  404e90:	str	x0, [x20]
  404e94:	mov	x0, x20
  404e98:	b	4050ac <ferror@plt+0x345c>
  404e9c:	mov	x23, xzr
  404ea0:	b	4050a8 <ferror@plt+0x3458>
  404ea4:	cmp	x21, #0x20, lsl #12
  404ea8:	b.cc	404fbc <ferror@plt+0x336c>  // b.lo, b.ul, b.last
  404eac:	udiv	x8, x21, x20
  404eb0:	cmp	x8, #0x20
  404eb4:	b.cc	404fdc <ferror@plt+0x338c>  // b.lo, b.ul, b.last
  404eb8:	adrp	x2, 405000 <ferror@plt+0x33b0>
  404ebc:	adrp	x3, 405000 <ferror@plt+0x33b0>
  404ec0:	adrp	x4, 401000 <mbrtowc@plt-0x800>
  404ec4:	lsl	x0, x20, #1
  404ec8:	add	x2, x2, #0xd0
  404ecc:	add	x3, x3, #0xe0
  404ed0:	add	x4, x4, #0xaf0
  404ed4:	mov	x1, xzr
  404ed8:	bl	40779c <ferror@plt+0x5b4c>
  404edc:	cbz	x0, 4050cc <ferror@plt+0x347c>
  404ee0:	lsr	x8, x20, #60
  404ee4:	cbnz	x8, 4050cc <ferror@plt+0x347c>
  404ee8:	mov	x22, x0
  404eec:	lsl	x0, x20, #3
  404ef0:	bl	40634c <ferror@plt+0x46fc>
  404ef4:	mov	x23, x0
  404ef8:	mov	x26, xzr
  404efc:	sub	x21, x21, #0x1
  404f00:	mov	x0, x19
  404f04:	mov	x1, x21
  404f08:	bl	404cac <ferror@plt+0x305c>
  404f0c:	add	x27, x0, x26
  404f10:	add	x1, sp, #0x10
  404f14:	mov	x0, x22
  404f18:	stp	x26, xzr, [sp, #16]
  404f1c:	bl	408274 <ferror@plt+0x6624>
  404f20:	mov	x24, x0
  404f24:	mov	x1, sp
  404f28:	mov	x0, x22
  404f2c:	stp	x27, xzr, [sp]
  404f30:	bl	408274 <ferror@plt+0x6624>
  404f34:	mov	x25, x0
  404f38:	cbz	x24, 404f48 <ferror@plt+0x32f8>
  404f3c:	cbz	x25, 404f5c <ferror@plt+0x330c>
  404f40:	ldr	x27, [x25, #8]
  404f44:	b	404f6c <ferror@plt+0x331c>
  404f48:	mov	w0, #0x10                  	// #16
  404f4c:	bl	40634c <ferror@plt+0x46fc>
  404f50:	mov	x24, x0
  404f54:	stp	x26, x26, [x0]
  404f58:	cbnz	x25, 404f40 <ferror@plt+0x32f0>
  404f5c:	mov	w0, #0x10                  	// #16
  404f60:	bl	40634c <ferror@plt+0x46fc>
  404f64:	mov	x25, x0
  404f68:	stp	x27, x27, [x0]
  404f6c:	ldr	x8, [x24, #8]
  404f70:	mov	x0, x22
  404f74:	mov	x1, x24
  404f78:	str	x27, [x24, #8]
  404f7c:	str	x8, [x25, #8]
  404f80:	bl	40823c <ferror@plt+0x65ec>
  404f84:	cbz	x0, 4050cc <ferror@plt+0x347c>
  404f88:	mov	x0, x22
  404f8c:	mov	x1, x25
  404f90:	bl	40823c <ferror@plt+0x65ec>
  404f94:	cbz	x0, 4050cc <ferror@plt+0x347c>
  404f98:	ldr	x8, [x24, #8]
  404f9c:	sub	x21, x21, #0x1
  404fa0:	str	x8, [x23, x26, lsl #3]
  404fa4:	add	x26, x26, #0x1
  404fa8:	cmp	x20, x26
  404fac:	b.ne	404f00 <ferror@plt+0x32b0>  // b.any
  404fb0:	mov	x0, x22
  404fb4:	bl	407a48 <ferror@plt+0x5df8>
  404fb8:	b	4050a8 <ferror@plt+0x3458>
  404fbc:	lsl	x0, x21, #3
  404fc0:	bl	40634c <ferror@plt+0x46fc>
  404fc4:	mov	x22, x0
  404fc8:	cbz	x21, 405050 <ferror@plt+0x3400>
  404fcc:	cmp	x21, #0x4
  404fd0:	b.cs	404ff8 <ferror@plt+0x33a8>  // b.hs, b.nlast
  404fd4:	mov	x8, xzr
  404fd8:	b	40503c <ferror@plt+0x33ec>
  404fdc:	lsr	x8, x21, #60
  404fe0:	cbnz	x8, 4050cc <ferror@plt+0x347c>
  404fe4:	lsl	x0, x21, #3
  404fe8:	bl	40634c <ferror@plt+0x46fc>
  404fec:	mov	x22, x0
  404ff0:	cmp	x21, #0x4
  404ff4:	b.cc	404fd4 <ferror@plt+0x3384>  // b.lo, b.ul, b.last
  404ff8:	adrp	x10, 409000 <ferror@plt+0x73b0>
  404ffc:	ldr	q0, [x10, #576]
  405000:	mov	w10, #0x2                   	// #2
  405004:	and	x8, x21, #0xfffffffffffffffc
  405008:	dup	v1.2d, x10
  40500c:	mov	w10, #0x4                   	// #4
  405010:	add	x9, x22, #0x10
  405014:	dup	v2.2d, x10
  405018:	mov	x10, x8
  40501c:	add	v3.2d, v0.2d, v1.2d
  405020:	stp	q0, q3, [x9, #-16]
  405024:	add	v0.2d, v0.2d, v2.2d
  405028:	subs	x10, x10, #0x4
  40502c:	add	x9, x9, #0x20
  405030:	b.ne	40501c <ferror@plt+0x33cc>  // b.any
  405034:	cmp	x8, x21
  405038:	b.eq	40504c <ferror@plt+0x33fc>  // b.none
  40503c:	str	x8, [x22, x8, lsl #3]
  405040:	add	x8, x8, #0x1
  405044:	cmp	x21, x8
  405048:	b.ne	40503c <ferror@plt+0x33ec>  // b.any
  40504c:	cbz	x20, 405098 <ferror@plt+0x3448>
  405050:	mov	x23, xzr
  405054:	sub	x21, x21, #0x1
  405058:	mov	x0, x19
  40505c:	mov	x1, x21
  405060:	bl	404cac <ferror@plt+0x305c>
  405064:	add	x8, x0, x23
  405068:	lsl	x9, x23, #3
  40506c:	lsl	x8, x8, #3
  405070:	ldr	x10, [x22, x8]
  405074:	ldr	x11, [x22, x9]
  405078:	add	x23, x23, #0x1
  40507c:	cmp	x20, x23
  405080:	sub	x21, x21, #0x1
  405084:	str	x10, [x22, x9]
  405088:	str	x11, [x22, x8]
  40508c:	b.ne	405058 <ferror@plt+0x3408>  // b.any
  405090:	lsr	x8, x20, #60
  405094:	cbnz	x8, 4050cc <ferror@plt+0x347c>
  405098:	lsl	x1, x20, #3
  40509c:	mov	x0, x22
  4050a0:	bl	4063cc <ferror@plt+0x477c>
  4050a4:	mov	x23, x0
  4050a8:	mov	x0, x23
  4050ac:	ldp	x20, x19, [sp, #112]
  4050b0:	ldp	x22, x21, [sp, #96]
  4050b4:	ldp	x24, x23, [sp, #80]
  4050b8:	ldp	x26, x25, [sp, #64]
  4050bc:	ldr	x27, [sp, #48]
  4050c0:	ldp	x29, x30, [sp, #32]
  4050c4:	add	sp, sp, #0x80
  4050c8:	ret
  4050cc:	bl	406688 <ferror@plt+0x4a38>
  4050d0:	ldr	x8, [x0]
  4050d4:	udiv	x9, x8, x1
  4050d8:	msub	x0, x9, x1, x8
  4050dc:	ret
  4050e0:	ldr	x8, [x0]
  4050e4:	ldr	x9, [x1]
  4050e8:	cmp	x8, x9
  4050ec:	cset	w0, eq  // eq = none
  4050f0:	ret
  4050f4:	sub	sp, sp, #0x40
  4050f8:	stp	x29, x30, [sp, #16]
  4050fc:	stp	x22, x21, [sp, #32]
  405100:	stp	x20, x19, [sp, #48]
  405104:	add	x29, sp, #0x10
  405108:	cbz	x1, 40516c <ferror@plt+0x351c>
  40510c:	mov	x21, x1
  405110:	mov	x20, x0
  405114:	cbz	x0, 40518c <ferror@plt+0x353c>
  405118:	adrp	x1, 409000 <ferror@plt+0x73b0>
  40511c:	add	x1, x1, #0x250
  405120:	mov	x0, x20
  405124:	bl	4071cc <ferror@plt+0x557c>
  405128:	cbz	x0, 4051f8 <ferror@plt+0x35a8>
  40512c:	mov	x22, x0
  405130:	mov	w0, #0x1038                	// #4152
  405134:	bl	40634c <ferror@plt+0x46fc>
  405138:	adrp	x8, 405000 <ferror@plt+0x33b0>
  40513c:	add	x8, x8, #0x4e4
  405140:	cmp	x21, #0x1, lsl #12
  405144:	mov	w9, #0x1000                	// #4096
  405148:	mov	x19, x0
  40514c:	stp	x8, x20, [x0, #8]
  405150:	add	x1, x0, #0x18
  405154:	str	x22, [x0]
  405158:	csel	x3, x21, x9, cc  // cc = lo, ul, last
  40515c:	mov	x0, x22
  405160:	mov	w2, wzr
  405164:	bl	4018a0 <setvbuf@plt>
  405168:	b	40531c <ferror@plt+0x36cc>
  40516c:	mov	w0, #0x1038                	// #4152
  405170:	bl	40634c <ferror@plt+0x46fc>
  405174:	adrp	x8, 405000 <ferror@plt+0x33b0>
  405178:	add	x8, x8, #0x4e4
  40517c:	mov	x19, x0
  405180:	stp	xzr, x8, [x0]
  405184:	str	xzr, [x0, #16]
  405188:	b	40531c <ferror@plt+0x36cc>
  40518c:	mov	w0, #0x1038                	// #4152
  405190:	bl	40634c <ferror@plt+0x46fc>
  405194:	adrp	x8, 405000 <ferror@plt+0x33b0>
  405198:	add	x8, x8, #0x4e4
  40519c:	mov	x19, x0
  4051a0:	add	x20, x0, #0x20
  4051a4:	stp	xzr, x8, [x0]
  4051a8:	stp	xzr, xzr, [x0, #16]
  4051ac:	adrp	x0, 409000 <ferror@plt+0x73b0>
  4051b0:	add	x0, x0, #0x272
  4051b4:	mov	w1, wzr
  4051b8:	bl	401940 <open@plt>
  4051bc:	tbnz	w0, #31, 405200 <ferror@plt+0x35b0>
  4051c0:	cmp	x21, #0x800
  4051c4:	mov	w8, #0x800                 	// #2048
  4051c8:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  4051cc:	mov	x1, x20
  4051d0:	mov	w22, w0
  4051d4:	bl	401b90 <read@plt>
  4051d8:	mov	x21, x0
  4051dc:	mov	w0, w22
  4051e0:	bl	401a10 <close@plt>
  4051e4:	cmp	x21, #0x1
  4051e8:	b.lt	405200 <ferror@plt+0x35b0>  // b.tstop
  4051ec:	cmp	x21, #0x7ff
  4051f0:	b.ls	405204 <ferror@plt+0x35b4>  // b.plast
  4051f4:	b	405314 <ferror@plt+0x36c4>
  4051f8:	mov	x19, xzr
  4051fc:	b	40531c <ferror@plt+0x36cc>
  405200:	mov	x21, xzr
  405204:	mov	w8, #0x800                 	// #2048
  405208:	sub	x8, x8, x21
  40520c:	cmp	x8, #0x10
  405210:	mov	w9, #0x10                  	// #16
  405214:	mov	x0, sp
  405218:	mov	x1, xzr
  40521c:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  405220:	bl	4019c0 <gettimeofday@plt>
  405224:	add	x0, x20, x21
  405228:	mov	x1, sp
  40522c:	mov	x2, x22
  405230:	bl	401810 <memcpy@plt>
  405234:	add	x22, x22, x21
  405238:	cmp	x22, #0x7ff
  40523c:	b.hi	405314 <ferror@plt+0x36c4>  // b.pmore
  405240:	mov	w8, #0x800                 	// #2048
  405244:	sub	x8, x8, x22
  405248:	cmp	x8, #0x4
  40524c:	mov	w9, #0x4                   	// #4
  405250:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  405254:	bl	401900 <getpid@plt>
  405258:	str	w0, [sp]
  40525c:	add	x0, x20, x22
  405260:	mov	x1, sp
  405264:	mov	x2, x21
  405268:	bl	401810 <memcpy@plt>
  40526c:	add	x22, x21, x22
  405270:	cmp	x22, #0x7ff
  405274:	b.hi	405314 <ferror@plt+0x36c4>  // b.pmore
  405278:	mov	w8, #0x800                 	// #2048
  40527c:	sub	x8, x8, x22
  405280:	cmp	x8, #0x4
  405284:	mov	w9, #0x4                   	// #4
  405288:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  40528c:	bl	401950 <getppid@plt>
  405290:	str	w0, [sp]
  405294:	add	x0, x20, x22
  405298:	mov	x1, sp
  40529c:	mov	x2, x21
  4052a0:	bl	401810 <memcpy@plt>
  4052a4:	add	x22, x21, x22
  4052a8:	cmp	x22, #0x7ff
  4052ac:	b.hi	405314 <ferror@plt+0x36c4>  // b.pmore
  4052b0:	mov	w8, #0x800                 	// #2048
  4052b4:	sub	x8, x8, x22
  4052b8:	cmp	x8, #0x4
  4052bc:	mov	w9, #0x4                   	// #4
  4052c0:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4052c4:	bl	401880 <getuid@plt>
  4052c8:	str	w0, [sp]
  4052cc:	add	x0, x20, x22
  4052d0:	mov	x1, sp
  4052d4:	mov	x2, x21
  4052d8:	bl	401810 <memcpy@plt>
  4052dc:	add	x22, x21, x22
  4052e0:	cmp	x22, #0x7ff
  4052e4:	b.hi	405314 <ferror@plt+0x36c4>  // b.pmore
  4052e8:	mov	w8, #0x800                 	// #2048
  4052ec:	sub	x8, x8, x22
  4052f0:	cmp	x8, #0x4
  4052f4:	mov	w9, #0x4                   	// #4
  4052f8:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4052fc:	bl	401b10 <getgid@plt>
  405300:	str	w0, [sp]
  405304:	add	x0, x20, x22
  405308:	mov	x1, sp
  40530c:	mov	x2, x21
  405310:	bl	401810 <memcpy@plt>
  405314:	mov	x0, x20
  405318:	bl	40579c <ferror@plt+0x3b4c>
  40531c:	mov	x0, x19
  405320:	ldp	x20, x19, [sp, #48]
  405324:	ldp	x22, x21, [sp, #32]
  405328:	ldp	x29, x30, [sp, #16]
  40532c:	add	sp, sp, #0x40
  405330:	ret
  405334:	str	x1, [x0, #8]
  405338:	ret
  40533c:	str	x1, [x0, #16]
  405340:	ret
  405344:	stp	x29, x30, [sp, #-80]!
  405348:	stp	x24, x23, [sp, #32]
  40534c:	stp	x22, x21, [sp, #48]
  405350:	stp	x20, x19, [sp, #64]
  405354:	ldr	x3, [x0]
  405358:	mov	x21, x2
  40535c:	mov	x19, x0
  405360:	mov	x20, x1
  405364:	str	x25, [sp, #16]
  405368:	mov	x29, sp
  40536c:	cbz	x3, 4053dc <ferror@plt+0x378c>
  405370:	mov	w1, #0x1                   	// #1
  405374:	mov	x0, x20
  405378:	mov	x2, x21
  40537c:	bl	401a70 <fread_unlocked@plt>
  405380:	mov	x23, x0
  405384:	bl	401c20 <__errno_location@plt>
  405388:	subs	x21, x21, x23
  40538c:	b.eq	405480 <ferror@plt+0x3830>  // b.none
  405390:	mov	x22, x0
  405394:	ldr	x8, [x19]
  405398:	ldr	w9, [x22]
  40539c:	add	x20, x20, x23
  4053a0:	ldr	w8, [x8]
  4053a4:	lsl	w8, w8, #26
  4053a8:	and	w8, w9, w8, asr #31
  4053ac:	str	w8, [x22]
  4053b0:	ldp	x8, x0, [x19, #8]
  4053b4:	blr	x8
  4053b8:	ldr	x3, [x19]
  4053bc:	mov	w1, #0x1                   	// #1
  4053c0:	mov	x0, x20
  4053c4:	mov	x2, x21
  4053c8:	bl	401a70 <fread_unlocked@plt>
  4053cc:	mov	x23, x0
  4053d0:	subs	x21, x21, x0
  4053d4:	b.ne	405394 <ferror@plt+0x3744>  // b.any
  4053d8:	b	405480 <ferror@plt+0x3830>
  4053dc:	ldr	x24, [x19, #24]
  4053e0:	add	x22, x19, #0x838
  4053e4:	sub	x8, x22, x24
  4053e8:	cmp	x24, x21
  4053ec:	add	x1, x8, #0x800
  4053f0:	b.cs	405460 <ferror@plt+0x3810>  // b.hs, b.nlast
  4053f4:	add	x23, x19, #0x20
  4053f8:	mov	w25, #0x800                 	// #2048
  4053fc:	b	40541c <ferror@plt+0x37cc>
  405400:	mov	x0, x23
  405404:	mov	x1, x22
  405408:	bl	405554 <ferror@plt+0x3904>
  40540c:	cmp	x21, #0x800
  405410:	mov	x1, x22
  405414:	mov	w24, #0x800                 	// #2048
  405418:	b.ls	405468 <ferror@plt+0x3818>  // b.plast
  40541c:	mov	x0, x20
  405420:	mov	x2, x24
  405424:	bl	401810 <memcpy@plt>
  405428:	add	x20, x20, x24
  40542c:	tst	x20, #0x7
  405430:	sub	x21, x21, x24
  405434:	b.ne	405400 <ferror@plt+0x37b0>  // b.any
  405438:	cmp	x21, #0x800
  40543c:	b.cc	405400 <ferror@plt+0x37b0>  // b.lo, b.ul, b.last
  405440:	mov	x0, x23
  405444:	mov	x1, x20
  405448:	bl	405554 <ferror@plt+0x3904>
  40544c:	subs	x21, x21, #0x800
  405450:	add	x20, x20, #0x800
  405454:	b.ne	405438 <ferror@plt+0x37e8>  // b.any
  405458:	mov	x8, xzr
  40545c:	b	40547c <ferror@plt+0x382c>
  405460:	mov	x25, x24
  405464:	mov	x22, x1
  405468:	mov	x0, x20
  40546c:	mov	x1, x22
  405470:	mov	x2, x21
  405474:	bl	401810 <memcpy@plt>
  405478:	sub	x8, x25, x21
  40547c:	str	x8, [x19, #24]
  405480:	ldp	x20, x19, [sp, #64]
  405484:	ldp	x22, x21, [sp, #48]
  405488:	ldp	x24, x23, [sp, #32]
  40548c:	ldr	x25, [sp, #16]
  405490:	ldp	x29, x30, [sp], #80
  405494:	ret
  405498:	stp	x29, x30, [sp, #-32]!
  40549c:	stp	x20, x19, [sp, #16]
  4054a0:	ldr	x19, [x0]
  4054a4:	mov	w1, #0x1038                	// #4152
  4054a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4054ac:	mov	x29, sp
  4054b0:	mov	x20, x0
  4054b4:	bl	401b80 <__explicit_bzero_chk@plt>
  4054b8:	mov	x0, x20
  4054bc:	bl	401af0 <free@plt>
  4054c0:	cbz	x19, 4054d4 <ferror@plt+0x3884>
  4054c4:	mov	x0, x19
  4054c8:	ldp	x20, x19, [sp, #16]
  4054cc:	ldp	x29, x30, [sp], #32
  4054d0:	b	406f64 <ferror@plt+0x5314>
  4054d4:	ldp	x20, x19, [sp, #16]
  4054d8:	mov	w0, wzr
  4054dc:	ldp	x29, x30, [sp], #32
  4054e0:	ret
  4054e4:	stp	x29, x30, [sp, #-48]!
  4054e8:	stp	x22, x21, [sp, #16]
  4054ec:	stp	x20, x19, [sp, #32]
  4054f0:	mov	x29, sp
  4054f4:	cbz	x0, 405550 <ferror@plt+0x3900>
  4054f8:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  4054fc:	ldr	w20, [x8, #584]
  405500:	mov	x19, x0
  405504:	bl	401c20 <__errno_location@plt>
  405508:	ldr	w21, [x0]
  40550c:	adrp	x8, 409000 <ferror@plt+0x73b0>
  405510:	adrp	x9, 409000 <ferror@plt+0x73b0>
  405514:	add	x8, x8, #0x263
  405518:	add	x9, x9, #0x253
  40551c:	cmp	w21, #0x0
  405520:	csel	x1, x9, x8, eq  // eq = none
  405524:	mov	w2, #0x5                   	// #5
  405528:	mov	x0, xzr
  40552c:	bl	401bc0 <dcgettext@plt>
  405530:	mov	x22, x0
  405534:	mov	x0, x19
  405538:	bl	404c2c <ferror@plt+0x2fdc>
  40553c:	mov	x3, x0
  405540:	mov	w0, w20
  405544:	mov	w1, w21
  405548:	mov	x2, x22
  40554c:	bl	401870 <error@plt>
  405550:	bl	401a40 <abort@plt>
  405554:	ldr	x9, [x0, #2064]
  405558:	ldr	x10, [x0, #2056]
  40555c:	ldr	x13, [x0, #2048]
  405560:	mov	x8, xzr
  405564:	add	x9, x9, #0x1
  405568:	add	x15, x9, x10
  40556c:	add	x10, x0, #0x400
  405570:	str	x9, [x0, #2064]
  405574:	add	x9, x0, x8
  405578:	ldr	x11, [x9]
  40557c:	ldr	x12, [x9, #1024]
  405580:	eon	x13, x13, x13, lsl #21
  405584:	and	x14, x11, #0x7f8
  405588:	ldr	x14, [x0, x14]
  40558c:	add	x12, x13, x12
  405590:	add	x13, x12, x15
  405594:	eor	x12, x12, x12, lsr #5
  405598:	add	x13, x13, x14
  40559c:	str	x13, [x9]
  4055a0:	lsr	x13, x13, #8
  4055a4:	and	x13, x13, #0x7f8
  4055a8:	ldr	x13, [x0, x13]
  4055ac:	add	x14, x1, x8
  4055b0:	add	x8, x8, #0x20
  4055b4:	add	x11, x13, x11
  4055b8:	str	x11, [x14]
  4055bc:	ldr	x13, [x9, #8]
  4055c0:	ldr	x15, [x9, #1032]
  4055c4:	and	x16, x13, #0x7f8
  4055c8:	ldr	x16, [x0, x16]
  4055cc:	add	x12, x15, x12
  4055d0:	add	x11, x12, x11
  4055d4:	eor	x12, x12, x12, lsl #12
  4055d8:	add	x11, x11, x16
  4055dc:	str	x11, [x9, #8]
  4055e0:	lsr	x11, x11, #8
  4055e4:	and	x11, x11, #0x7f8
  4055e8:	ldr	x11, [x0, x11]
  4055ec:	add	x11, x11, x13
  4055f0:	str	x11, [x14, #8]
  4055f4:	ldr	x13, [x9, #16]
  4055f8:	ldr	x15, [x9, #1040]
  4055fc:	and	x16, x13, #0x7f8
  405600:	ldr	x16, [x0, x16]
  405604:	add	x12, x15, x12
  405608:	add	x11, x12, x11
  40560c:	eor	x12, x12, x12, lsr #33
  405610:	add	x11, x11, x16
  405614:	str	x11, [x9, #16]
  405618:	lsr	x11, x11, #8
  40561c:	and	x11, x11, #0x7f8
  405620:	ldr	x11, [x0, x11]
  405624:	add	x11, x11, x13
  405628:	str	x11, [x14, #16]
  40562c:	ldr	x15, [x9, #24]
  405630:	ldr	x13, [x9, #1048]
  405634:	and	x16, x15, #0x7f8
  405638:	ldr	x16, [x0, x16]
  40563c:	add	x13, x13, x12
  405640:	add	x11, x13, x11
  405644:	add	x11, x11, x16
  405648:	str	x11, [x9, #24]
  40564c:	lsr	x9, x11, #8
  405650:	and	x9, x9, #0x7f8
  405654:	ldr	x11, [x0, x9]
  405658:	add	x9, x0, x8
  40565c:	cmp	x9, x10
  405660:	add	x15, x11, x15
  405664:	str	x15, [x14, #24]
  405668:	b.cc	405574 <ferror@plt+0x3924>  // b.lo, b.ul, b.last
  40566c:	mov	x10, xzr
  405670:	add	x11, x0, #0x800
  405674:	add	x12, x1, x8
  405678:	ldr	x16, [x9, x10]
  40567c:	add	x14, x9, x10
  405680:	sub	x17, x14, #0x400
  405684:	ldr	x17, [x17]
  405688:	and	x18, x16, #0x7f8
  40568c:	ldr	x18, [x0, x18]
  405690:	eon	x13, x13, x13, lsl #21
  405694:	add	x13, x13, x17
  405698:	add	x15, x13, x15
  40569c:	add	x15, x15, x18
  4056a0:	str	x15, [x9, x10]
  4056a4:	lsr	x15, x15, #8
  4056a8:	and	x15, x15, #0x7f8
  4056ac:	ldr	x15, [x0, x15]
  4056b0:	add	x17, x0, x10
  4056b4:	add	x17, x17, x8
  4056b8:	sub	x18, x14, #0x3f8
  4056bc:	add	x15, x15, x16
  4056c0:	str	x15, [x12, x10]
  4056c4:	ldr	x16, [x17, #8]
  4056c8:	ldr	x18, [x18]
  4056cc:	eor	x13, x13, x13, lsr #5
  4056d0:	and	x2, x16, #0x7f8
  4056d4:	ldr	x2, [x0, x2]
  4056d8:	add	x13, x18, x13
  4056dc:	add	x15, x13, x15
  4056e0:	add	x18, x1, x10
  4056e4:	add	x15, x15, x2
  4056e8:	str	x15, [x17, #8]
  4056ec:	lsr	x15, x15, #8
  4056f0:	and	x15, x15, #0x7f8
  4056f4:	ldr	x15, [x0, x15]
  4056f8:	add	x18, x18, x8
  4056fc:	sub	x2, x14, #0x3f0
  405700:	eor	x13, x13, x13, lsl #12
  405704:	add	x15, x15, x16
  405708:	str	x15, [x18, #8]
  40570c:	ldr	x16, [x17, #16]
  405710:	ldr	x2, [x2]
  405714:	and	x3, x16, #0x7f8
  405718:	ldr	x3, [x0, x3]
  40571c:	add	x13, x2, x13
  405720:	add	x15, x13, x15
  405724:	eor	x13, x13, x13, lsr #33
  405728:	add	x15, x15, x3
  40572c:	str	x15, [x17, #16]
  405730:	lsr	x15, x15, #8
  405734:	and	x15, x15, #0x7f8
  405738:	ldr	x15, [x0, x15]
  40573c:	add	x15, x15, x16
  405740:	str	x15, [x18, #16]
  405744:	ldr	x16, [x17, #24]
  405748:	sub	x18, x14, #0x3e8
  40574c:	ldr	x18, [x18]
  405750:	add	x14, x14, #0x20
  405754:	and	x2, x16, #0x7f8
  405758:	ldr	x2, [x0, x2]
  40575c:	add	x13, x18, x13
  405760:	add	x15, x13, x15
  405764:	cmp	x14, x11
  405768:	add	x15, x15, x2
  40576c:	str	x15, [x17, #24]
  405770:	lsr	x15, x15, #8
  405774:	and	x15, x15, #0x7f8
  405778:	ldr	x15, [x0, x15]
  40577c:	add	x17, x12, x10
  405780:	add	x10, x10, #0x20
  405784:	add	x15, x15, x16
  405788:	str	x15, [x17, #24]
  40578c:	b.cc	405678 <ferror@plt+0x3a28>  // b.lo, b.ul, b.last
  405790:	str	x13, [x0, #2048]
  405794:	str	x15, [x0, #2056]
  405798:	ret
  40579c:	mov	x11, #0x4b7c                	// #19324
  4057a0:	mov	x12, #0xc862                	// #51298
  4057a4:	mov	x15, #0x12a0                	// #4768
  4057a8:	mov	x13, #0x5524                	// #21796
  4057ac:	mov	x16, #0xe0ce                	// #57550
  4057b0:	mov	x14, #0x9315                	// #37653
  4057b4:	mov	x17, #0x89ed                	// #35309
  4057b8:	mov	x8, #0xc0ab                	// #49323
  4057bc:	movk	x11, #0xa288, lsl #16
  4057c0:	movk	x12, #0xc73a, lsl #16
  4057c4:	movk	x15, #0x3d47, lsl #16
  4057c8:	movk	x13, #0x4a59, lsl #16
  4057cc:	movk	x16, #0x8355, lsl #16
  4057d0:	movk	x14, #0xa5a0, lsl #16
  4057d4:	movk	x17, #0xcbfc, lsl #16
  4057d8:	movk	x8, #0x6c44, lsl #16
  4057dc:	movk	x11, #0x4677, lsl #32
  4057e0:	movk	x12, #0xb322, lsl #32
  4057e4:	movk	x15, #0xa505, lsl #32
  4057e8:	movk	x13, #0x2e82, lsl #32
  4057ec:	movk	x16, #0x53db, lsl #32
  4057f0:	movk	x14, #0x4a0f, lsl #32
  4057f4:	movk	x17, #0x5bf2, lsl #32
  4057f8:	movk	x8, #0x704f, lsl #32
  4057fc:	add	x9, x0, #0x20
  405800:	movk	x11, #0x647c, lsl #48
  405804:	movk	x12, #0xb9f8, lsl #48
  405808:	movk	x15, #0x8c0e, lsl #48
  40580c:	movk	x13, #0xb29b, lsl #48
  405810:	movk	x16, #0x82f0, lsl #48
  405814:	movk	x14, #0x48fe, lsl #48
  405818:	movk	x17, #0xae98, lsl #48
  40581c:	movk	x8, #0x98f5, lsl #48
  405820:	mov	x10, #0xfffffffffffffff8    	// #-8
  405824:	ldp	x18, x1, [x9, #-32]
  405828:	add	x10, x10, #0x8
  40582c:	cmp	x10, #0xf8
  405830:	add	x11, x18, x11
  405834:	ldp	x2, x18, [x9, #-16]
  405838:	add	x12, x1, x12
  40583c:	add	x15, x2, x15
  405840:	ldp	x1, x2, [x9]
  405844:	add	x13, x18, x13
  405848:	add	x16, x1, x16
  40584c:	ldp	x18, x1, [x9, #16]
  405850:	add	x14, x2, x14
  405854:	sub	x11, x11, x16
  405858:	add	x8, x1, x8
  40585c:	add	x17, x18, x17
  405860:	eor	x14, x14, x8, lsr #9
  405864:	add	x8, x8, x11
  405868:	sub	x12, x12, x14
  40586c:	eor	x17, x17, x11, lsl #9
  405870:	add	x11, x12, x11
  405874:	sub	x15, x15, x17
  405878:	eor	x8, x8, x12, lsr #23
  40587c:	add	x12, x12, x15
  405880:	sub	x13, x13, x8
  405884:	eor	x11, x11, x15, lsl #15
  405888:	sub	x16, x16, x11
  40588c:	eor	x12, x12, x13, lsr #14
  405890:	add	x15, x13, x15
  405894:	add	x13, x13, x16
  405898:	sub	x14, x14, x12
  40589c:	eor	x15, x15, x16, lsl #20
  4058a0:	eor	x13, x13, x14, lsr #17
  4058a4:	add	x16, x14, x16
  4058a8:	sub	x17, x17, x15
  4058ac:	sub	x8, x8, x13
  4058b0:	add	x14, x14, x17
  4058b4:	eor	x16, x16, x17, lsl #14
  4058b8:	add	x17, x8, x17
  4058bc:	stp	x11, x12, [x9, #-32]
  4058c0:	stp	x15, x13, [x9, #-16]
  4058c4:	stp	x16, x14, [x9]
  4058c8:	stp	x17, x8, [x9, #16]
  4058cc:	add	x9, x9, #0x40
  4058d0:	b.cc	405824 <ferror@plt+0x3bd4>  // b.lo, b.ul, b.last
  4058d4:	add	x9, x0, #0x20
  4058d8:	mov	x10, #0xfffffffffffffff8    	// #-8
  4058dc:	ldp	x18, x1, [x9, #-32]
  4058e0:	add	x10, x10, #0x8
  4058e4:	cmp	x10, #0xf8
  4058e8:	add	x11, x18, x11
  4058ec:	ldp	x2, x18, [x9, #-16]
  4058f0:	add	x12, x1, x12
  4058f4:	add	x15, x2, x15
  4058f8:	ldp	x1, x2, [x9]
  4058fc:	add	x13, x18, x13
  405900:	add	x16, x1, x16
  405904:	ldp	x18, x1, [x9, #16]
  405908:	add	x14, x2, x14
  40590c:	sub	x11, x11, x16
  405910:	add	x8, x1, x8
  405914:	add	x17, x18, x17
  405918:	eor	x14, x14, x8, lsr #9
  40591c:	add	x8, x8, x11
  405920:	sub	x12, x12, x14
  405924:	eor	x17, x17, x11, lsl #9
  405928:	add	x11, x12, x11
  40592c:	sub	x15, x15, x17
  405930:	eor	x8, x8, x12, lsr #23
  405934:	add	x12, x12, x15
  405938:	sub	x13, x13, x8
  40593c:	eor	x11, x11, x15, lsl #15
  405940:	sub	x16, x16, x11
  405944:	eor	x12, x12, x13, lsr #14
  405948:	add	x15, x13, x15
  40594c:	add	x13, x13, x16
  405950:	sub	x14, x14, x12
  405954:	eor	x15, x15, x16, lsl #20
  405958:	eor	x13, x13, x14, lsr #17
  40595c:	add	x16, x14, x16
  405960:	sub	x17, x17, x15
  405964:	sub	x8, x8, x13
  405968:	add	x14, x14, x17
  40596c:	eor	x16, x16, x17, lsl #14
  405970:	add	x17, x8, x17
  405974:	stp	x11, x12, [x9, #-32]
  405978:	stp	x15, x13, [x9, #-16]
  40597c:	stp	x16, x14, [x9]
  405980:	stp	x17, x8, [x9, #16]
  405984:	add	x9, x9, #0x40
  405988:	b.cc	4058dc <ferror@plt+0x3c8c>  // b.lo, b.ul, b.last
  40598c:	movi	v0.2d, #0x0
  405990:	str	xzr, [x0, #2064]
  405994:	str	q0, [x0, #2048]
  405998:	ret
  40599c:	sub	sp, sp, #0xc0
  4059a0:	stp	x29, x30, [sp, #128]
  4059a4:	stp	x24, x23, [sp, #144]
  4059a8:	stp	x22, x21, [sp, #160]
  4059ac:	stp	x20, x19, [sp, #176]
  4059b0:	add	x29, sp, #0x80
  4059b4:	mov	x19, x1
  4059b8:	mov	x20, x0
  4059bc:	bl	4018e0 <fileno@plt>
  4059c0:	mov	w1, w0
  4059c4:	mov	x2, sp
  4059c8:	mov	w0, wzr
  4059cc:	bl	401bb0 <__fxstat@plt>
  4059d0:	tbnz	w0, #31, 405a1c <ferror@plt+0x3dcc>
  4059d4:	ldr	w8, [sp, #16]
  4059d8:	and	w8, w8, #0xf000
  4059dc:	cmp	w8, #0x8, lsl #12
  4059e0:	b.ne	405a1c <ferror@plt+0x3dcc>  // b.any
  4059e4:	mov	x0, x20
  4059e8:	bl	401b60 <ftello@plt>
  4059ec:	tbnz	x0, #63, 405a1c <ferror@plt+0x3dcc>
  4059f0:	ldr	x8, [sp, #48]
  4059f4:	subs	x8, x8, x0
  4059f8:	b.le	405a1c <ferror@plt+0x3dcc>
  4059fc:	cmn	x8, #0x1
  405a00:	b.eq	405af8 <ferror@plt+0x3ea8>  // b.none
  405a04:	add	x22, x8, #0x1
  405a08:	mov	x0, x22
  405a0c:	bl	401930 <malloc@plt>
  405a10:	cbnz	x0, 405a2c <ferror@plt+0x3ddc>
  405a14:	mov	x21, xzr
  405a18:	b	405adc <ferror@plt+0x3e8c>
  405a1c:	mov	w22, #0x2000                	// #8192
  405a20:	mov	x0, x22
  405a24:	bl	401930 <malloc@plt>
  405a28:	cbz	x0, 405a14 <ferror@plt+0x3dc4>
  405a2c:	mov	x24, xzr
  405a30:	sub	x23, x22, x24
  405a34:	mov	x21, x0
  405a38:	add	x0, x0, x24
  405a3c:	mov	w1, #0x1                   	// #1
  405a40:	mov	x2, x23
  405a44:	mov	x3, x20
  405a48:	bl	401ae0 <fread@plt>
  405a4c:	cmp	x0, x23
  405a50:	add	x24, x0, x24
  405a54:	b.ne	405a84 <ferror@plt+0x3e34>  // b.any
  405a58:	cmn	x22, #0x1
  405a5c:	b.eq	405ac4 <ferror@plt+0x3e74>  // b.none
  405a60:	adds	x8, x22, x22, lsr #1
  405a64:	csinv	x22, x8, xzr, cc  // cc = lo, ul, last
  405a68:	mov	x0, x21
  405a6c:	mov	x1, x22
  405a70:	bl	401a00 <realloc@plt>
  405a74:	cbnz	x0, 405a30 <ferror@plt+0x3de0>
  405a78:	bl	401c20 <__errno_location@plt>
  405a7c:	ldr	w23, [x0]
  405a80:	b	405ac8 <ferror@plt+0x3e78>
  405a84:	bl	401c20 <__errno_location@plt>
  405a88:	ldr	w23, [x0]
  405a8c:	mov	x0, x20
  405a90:	bl	401c50 <ferror@plt>
  405a94:	cbnz	w0, 405ac8 <ferror@plt+0x3e78>
  405a98:	sub	x8, x22, #0x1
  405a9c:	cmp	x24, x8
  405aa0:	b.cs	405ab8 <ferror@plt+0x3e68>  // b.hs, b.nlast
  405aa4:	add	x1, x24, #0x1
  405aa8:	mov	x0, x21
  405aac:	bl	401a00 <realloc@plt>
  405ab0:	cmp	x0, #0x0
  405ab4:	csel	x21, x21, x0, eq  // eq = none
  405ab8:	strb	wzr, [x21, x24]
  405abc:	str	x24, [x19]
  405ac0:	b	405adc <ferror@plt+0x3e8c>
  405ac4:	mov	w23, #0xc                   	// #12
  405ac8:	mov	x0, x21
  405acc:	bl	401af0 <free@plt>
  405ad0:	bl	401c20 <__errno_location@plt>
  405ad4:	mov	x21, xzr
  405ad8:	str	w23, [x0]
  405adc:	mov	x0, x21
  405ae0:	ldp	x20, x19, [sp, #176]
  405ae4:	ldp	x22, x21, [sp, #160]
  405ae8:	ldp	x24, x23, [sp, #144]
  405aec:	ldp	x29, x30, [sp, #128]
  405af0:	add	sp, sp, #0xc0
  405af4:	ret
  405af8:	bl	401c20 <__errno_location@plt>
  405afc:	mov	w8, #0xc                   	// #12
  405b00:	mov	x21, xzr
  405b04:	str	w8, [x0]
  405b08:	b	405adc <ferror@plt+0x3e8c>
  405b0c:	stp	x29, x30, [sp, #-48]!
  405b10:	stp	x20, x19, [sp, #32]
  405b14:	mov	x19, x1
  405b18:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405b1c:	add	x1, x1, #0x270
  405b20:	stp	x22, x21, [sp, #16]
  405b24:	mov	x29, sp
  405b28:	bl	401920 <fopen@plt>
  405b2c:	cbz	x0, 405b74 <ferror@plt+0x3f24>
  405b30:	mov	x1, x19
  405b34:	mov	x21, x0
  405b38:	bl	40599c <ferror@plt+0x3d4c>
  405b3c:	mov	x19, x0
  405b40:	bl	401c20 <__errno_location@plt>
  405b44:	ldr	w22, [x0]
  405b48:	mov	x20, x0
  405b4c:	mov	x0, x21
  405b50:	bl	406f64 <ferror@plt+0x5314>
  405b54:	cbz	w0, 405b78 <ferror@plt+0x3f28>
  405b58:	cbz	x19, 405b68 <ferror@plt+0x3f18>
  405b5c:	ldr	w22, [x20]
  405b60:	mov	x0, x19
  405b64:	bl	401af0 <free@plt>
  405b68:	mov	x19, xzr
  405b6c:	str	w22, [x20]
  405b70:	b	405b78 <ferror@plt+0x3f28>
  405b74:	mov	x19, xzr
  405b78:	mov	x0, x19
  405b7c:	ldp	x20, x19, [sp, #32]
  405b80:	ldp	x22, x21, [sp, #16]
  405b84:	ldp	x29, x30, [sp], #48
  405b88:	ret
  405b8c:	stp	x29, x30, [sp, #-48]!
  405b90:	stp	x20, x19, [sp, #32]
  405b94:	mov	x19, x1
  405b98:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405b9c:	add	x1, x1, #0x250
  405ba0:	stp	x22, x21, [sp, #16]
  405ba4:	mov	x29, sp
  405ba8:	bl	401920 <fopen@plt>
  405bac:	cbz	x0, 405bf4 <ferror@plt+0x3fa4>
  405bb0:	mov	x1, x19
  405bb4:	mov	x21, x0
  405bb8:	bl	40599c <ferror@plt+0x3d4c>
  405bbc:	mov	x19, x0
  405bc0:	bl	401c20 <__errno_location@plt>
  405bc4:	ldr	w22, [x0]
  405bc8:	mov	x20, x0
  405bcc:	mov	x0, x21
  405bd0:	bl	406f64 <ferror@plt+0x5314>
  405bd4:	cbz	w0, 405bf8 <ferror@plt+0x3fa8>
  405bd8:	cbz	x19, 405be8 <ferror@plt+0x3f98>
  405bdc:	ldr	w22, [x20]
  405be0:	mov	x0, x19
  405be4:	bl	401af0 <free@plt>
  405be8:	mov	x19, xzr
  405bec:	str	w22, [x20]
  405bf0:	b	405bf8 <ferror@plt+0x3fa8>
  405bf4:	mov	x19, xzr
  405bf8:	mov	x0, x19
  405bfc:	ldp	x20, x19, [sp, #32]
  405c00:	ldp	x22, x21, [sp, #16]
  405c04:	ldp	x29, x30, [sp], #48
  405c08:	ret
  405c0c:	sub	sp, sp, #0x50
  405c10:	str	x21, [sp, #48]
  405c14:	stp	x20, x19, [sp, #64]
  405c18:	mov	x21, x5
  405c1c:	mov	x20, x4
  405c20:	mov	x5, x3
  405c24:	mov	x4, x2
  405c28:	mov	x19, x0
  405c2c:	stp	x29, x30, [sp, #32]
  405c30:	add	x29, sp, #0x20
  405c34:	cbz	x1, 405c54 <ferror@plt+0x4004>
  405c38:	adrp	x2, 409000 <ferror@plt+0x73b0>
  405c3c:	mov	x3, x1
  405c40:	add	x2, x2, #0x289
  405c44:	mov	w1, #0x1                   	// #1
  405c48:	mov	x0, x19
  405c4c:	bl	401aa0 <__fprintf_chk@plt>
  405c50:	b	405c70 <ferror@plt+0x4020>
  405c54:	adrp	x2, 409000 <ferror@plt+0x73b0>
  405c58:	add	x2, x2, #0x295
  405c5c:	mov	w1, #0x1                   	// #1
  405c60:	mov	x0, x19
  405c64:	mov	x3, x4
  405c68:	mov	x4, x5
  405c6c:	bl	401aa0 <__fprintf_chk@plt>
  405c70:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405c74:	add	x1, x1, #0x29c
  405c78:	mov	w2, #0x5                   	// #5
  405c7c:	mov	x0, xzr
  405c80:	bl	401bc0 <dcgettext@plt>
  405c84:	adrp	x2, 409000 <ferror@plt+0x73b0>
  405c88:	mov	x3, x0
  405c8c:	add	x2, x2, #0x567
  405c90:	mov	w1, #0x1                   	// #1
  405c94:	mov	w4, #0x7e3                 	// #2019
  405c98:	mov	x0, x19
  405c9c:	bl	401aa0 <__fprintf_chk@plt>
  405ca0:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405ca4:	add	x1, x1, #0x2a0
  405ca8:	mov	w2, #0x5                   	// #5
  405cac:	mov	x0, xzr
  405cb0:	bl	401bc0 <dcgettext@plt>
  405cb4:	mov	x1, x19
  405cb8:	bl	401bd0 <fputs_unlocked@plt>
  405cbc:	cmp	x21, #0x9
  405cc0:	b.hi	405d14 <ferror@plt+0x40c4>  // b.pmore
  405cc4:	adrp	x8, 409000 <ferror@plt+0x73b0>
  405cc8:	add	x8, x8, #0x27f
  405ccc:	adr	x9, 405cdc <ferror@plt+0x408c>
  405cd0:	ldrb	w10, [x8, x21]
  405cd4:	add	x9, x9, x10, lsl #2
  405cd8:	br	x9
  405cdc:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405ce0:	add	x1, x1, #0x36c
  405ce4:	mov	w2, #0x5                   	// #5
  405ce8:	mov	x0, xzr
  405cec:	bl	401bc0 <dcgettext@plt>
  405cf0:	ldr	x3, [x20]
  405cf4:	mov	x2, x0
  405cf8:	mov	x0, x19
  405cfc:	ldp	x20, x19, [sp, #64]
  405d00:	ldr	x21, [sp, #48]
  405d04:	ldp	x29, x30, [sp, #32]
  405d08:	mov	w1, #0x1                   	// #1
  405d0c:	add	sp, sp, #0x50
  405d10:	b	401aa0 <__fprintf_chk@plt>
  405d14:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405d18:	add	x1, x1, #0x4ab
  405d1c:	b	405e78 <ferror@plt+0x4228>
  405d20:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405d24:	add	x1, x1, #0x37c
  405d28:	mov	w2, #0x5                   	// #5
  405d2c:	mov	x0, xzr
  405d30:	bl	401bc0 <dcgettext@plt>
  405d34:	ldp	x3, x4, [x20]
  405d38:	mov	x2, x0
  405d3c:	mov	x0, x19
  405d40:	ldp	x20, x19, [sp, #64]
  405d44:	ldr	x21, [sp, #48]
  405d48:	ldp	x29, x30, [sp, #32]
  405d4c:	mov	w1, #0x1                   	// #1
  405d50:	add	sp, sp, #0x50
  405d54:	b	401aa0 <__fprintf_chk@plt>
  405d58:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405d5c:	add	x1, x1, #0x393
  405d60:	mov	w2, #0x5                   	// #5
  405d64:	mov	x0, xzr
  405d68:	bl	401bc0 <dcgettext@plt>
  405d6c:	ldp	x3, x4, [x20]
  405d70:	ldr	x5, [x20, #16]
  405d74:	mov	x2, x0
  405d78:	mov	x0, x19
  405d7c:	ldp	x20, x19, [sp, #64]
  405d80:	ldr	x21, [sp, #48]
  405d84:	ldp	x29, x30, [sp, #32]
  405d88:	mov	w1, #0x1                   	// #1
  405d8c:	add	sp, sp, #0x50
  405d90:	b	401aa0 <__fprintf_chk@plt>
  405d94:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405d98:	add	x1, x1, #0x3af
  405d9c:	mov	w2, #0x5                   	// #5
  405da0:	mov	x0, xzr
  405da4:	bl	401bc0 <dcgettext@plt>
  405da8:	ldp	x3, x4, [x20]
  405dac:	ldp	x5, x6, [x20, #16]
  405db0:	mov	x2, x0
  405db4:	mov	x0, x19
  405db8:	ldp	x20, x19, [sp, #64]
  405dbc:	ldr	x21, [sp, #48]
  405dc0:	ldp	x29, x30, [sp, #32]
  405dc4:	mov	w1, #0x1                   	// #1
  405dc8:	add	sp, sp, #0x50
  405dcc:	b	401aa0 <__fprintf_chk@plt>
  405dd0:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405dd4:	add	x1, x1, #0x3cf
  405dd8:	mov	w2, #0x5                   	// #5
  405ddc:	mov	x0, xzr
  405de0:	bl	401bc0 <dcgettext@plt>
  405de4:	ldp	x3, x4, [x20]
  405de8:	ldp	x5, x6, [x20, #16]
  405dec:	ldr	x7, [x20, #32]
  405df0:	mov	x2, x0
  405df4:	mov	x0, x19
  405df8:	ldp	x20, x19, [sp, #64]
  405dfc:	ldr	x21, [sp, #48]
  405e00:	ldp	x29, x30, [sp, #32]
  405e04:	mov	w1, #0x1                   	// #1
  405e08:	add	sp, sp, #0x50
  405e0c:	b	401aa0 <__fprintf_chk@plt>
  405e10:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405e14:	add	x1, x1, #0x3f3
  405e18:	mov	w2, #0x5                   	// #5
  405e1c:	mov	x0, xzr
  405e20:	bl	401bc0 <dcgettext@plt>
  405e24:	ldp	x3, x4, [x20]
  405e28:	ldp	x5, x6, [x20, #16]
  405e2c:	ldp	x7, x8, [x20, #32]
  405e30:	mov	x2, x0
  405e34:	b	405e64 <ferror@plt+0x4214>
  405e38:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405e3c:	add	x1, x1, #0x41b
  405e40:	mov	w2, #0x5                   	// #5
  405e44:	mov	x0, xzr
  405e48:	bl	401bc0 <dcgettext@plt>
  405e4c:	ldr	x9, [x20, #48]
  405e50:	ldp	x3, x4, [x20]
  405e54:	ldp	x5, x6, [x20, #16]
  405e58:	ldp	x7, x8, [x20, #32]
  405e5c:	mov	x2, x0
  405e60:	str	x9, [sp, #8]
  405e64:	mov	w1, #0x1                   	// #1
  405e68:	str	x8, [sp]
  405e6c:	b	405edc <ferror@plt+0x428c>
  405e70:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405e74:	add	x1, x1, #0x477
  405e78:	mov	w2, #0x5                   	// #5
  405e7c:	mov	x0, xzr
  405e80:	bl	401bc0 <dcgettext@plt>
  405e84:	ldp	x8, x9, [x20, #56]
  405e88:	ldp	x3, x4, [x20]
  405e8c:	ldp	x5, x6, [x20, #16]
  405e90:	ldr	x7, [x20, #32]
  405e94:	ldur	q0, [x20, #40]
  405e98:	mov	x2, x0
  405e9c:	str	x9, [sp, #24]
  405ea0:	b	405ed0 <ferror@plt+0x4280>
  405ea4:	adrp	x1, 409000 <ferror@plt+0x73b0>
  405ea8:	add	x1, x1, #0x447
  405eac:	mov	w2, #0x5                   	// #5
  405eb0:	mov	x0, xzr
  405eb4:	bl	401bc0 <dcgettext@plt>
  405eb8:	ldp	x3, x4, [x20]
  405ebc:	ldp	x5, x6, [x20, #16]
  405ec0:	ldr	x7, [x20, #32]
  405ec4:	ldur	q0, [x20, #40]
  405ec8:	ldr	x8, [x20, #56]
  405ecc:	mov	x2, x0
  405ed0:	str	x8, [sp, #16]
  405ed4:	mov	w1, #0x1                   	// #1
  405ed8:	str	q0, [sp]
  405edc:	mov	x0, x19
  405ee0:	bl	401aa0 <__fprintf_chk@plt>
  405ee4:	ldp	x20, x19, [sp, #64]
  405ee8:	ldr	x21, [sp, #48]
  405eec:	ldp	x29, x30, [sp, #32]
  405ef0:	add	sp, sp, #0x50
  405ef4:	ret
  405ef8:	mov	x8, xzr
  405efc:	ldr	x9, [x4, x8, lsl #3]
  405f00:	add	x8, x8, #0x1
  405f04:	cbnz	x9, 405efc <ferror@plt+0x42ac>
  405f08:	sub	x5, x8, #0x1
  405f0c:	b	405c0c <ferror@plt+0x3fbc>
  405f10:	sub	sp, sp, #0x60
  405f14:	stp	x29, x30, [sp, #80]
  405f18:	ldr	w9, [x4, #24]
  405f1c:	add	x29, sp, #0x50
  405f20:	mov	w8, w9
  405f24:	tbz	w9, #31, 405f58 <ferror@plt+0x4308>
  405f28:	add	w8, w9, #0x8
  405f2c:	cmn	w9, #0x8
  405f30:	str	w8, [x4, #24]
  405f34:	b.gt	405f58 <ferror@plt+0x4308>
  405f38:	ldr	x10, [x4, #8]
  405f3c:	sxtw	x9, w9
  405f40:	add	x9, x10, x9
  405f44:	ldr	x9, [x9]
  405f48:	str	x9, [sp]
  405f4c:	cbnz	x9, 405f70 <ferror@plt+0x4320>
  405f50:	mov	x5, xzr
  405f54:	b	406210 <ferror@plt+0x45c0>
  405f58:	ldr	x9, [x4]
  405f5c:	add	x10, x9, #0x8
  405f60:	str	x10, [x4]
  405f64:	ldr	x9, [x9]
  405f68:	str	x9, [sp]
  405f6c:	cbz	x9, 405f50 <ferror@plt+0x4300>
  405f70:	tbnz	w8, #31, 405f7c <ferror@plt+0x432c>
  405f74:	mov	w9, w8
  405f78:	b	405fa8 <ferror@plt+0x4358>
  405f7c:	add	w9, w8, #0x8
  405f80:	cmn	w8, #0x8
  405f84:	str	w9, [x4, #24]
  405f88:	b.gt	405fa8 <ferror@plt+0x4358>
  405f8c:	ldr	x10, [x4, #8]
  405f90:	add	x8, x10, w8, sxtw
  405f94:	ldr	x8, [x8]
  405f98:	str	x8, [sp, #8]
  405f9c:	cbnz	x8, 405fc0 <ferror@plt+0x4370>
  405fa0:	mov	w5, #0x1                   	// #1
  405fa4:	b	406210 <ferror@plt+0x45c0>
  405fa8:	ldr	x8, [x4]
  405fac:	add	x10, x8, #0x8
  405fb0:	str	x10, [x4]
  405fb4:	ldr	x8, [x8]
  405fb8:	str	x8, [sp, #8]
  405fbc:	cbz	x8, 405fa0 <ferror@plt+0x4350>
  405fc0:	tbnz	w9, #31, 405fcc <ferror@plt+0x437c>
  405fc4:	mov	w8, w9
  405fc8:	b	405ff8 <ferror@plt+0x43a8>
  405fcc:	add	w8, w9, #0x8
  405fd0:	cmn	w9, #0x8
  405fd4:	str	w8, [x4, #24]
  405fd8:	b.gt	405ff8 <ferror@plt+0x43a8>
  405fdc:	ldr	x10, [x4, #8]
  405fe0:	add	x9, x10, w9, sxtw
  405fe4:	ldr	x9, [x9]
  405fe8:	str	x9, [sp, #16]
  405fec:	cbnz	x9, 406010 <ferror@plt+0x43c0>
  405ff0:	mov	w5, #0x2                   	// #2
  405ff4:	b	406210 <ferror@plt+0x45c0>
  405ff8:	ldr	x9, [x4]
  405ffc:	add	x10, x9, #0x8
  406000:	str	x10, [x4]
  406004:	ldr	x9, [x9]
  406008:	str	x9, [sp, #16]
  40600c:	cbz	x9, 405ff0 <ferror@plt+0x43a0>
  406010:	tbnz	w8, #31, 40601c <ferror@plt+0x43cc>
  406014:	mov	w9, w8
  406018:	b	406048 <ferror@plt+0x43f8>
  40601c:	add	w9, w8, #0x8
  406020:	cmn	w8, #0x8
  406024:	str	w9, [x4, #24]
  406028:	b.gt	406048 <ferror@plt+0x43f8>
  40602c:	ldr	x10, [x4, #8]
  406030:	add	x8, x10, w8, sxtw
  406034:	ldr	x8, [x8]
  406038:	str	x8, [sp, #24]
  40603c:	cbnz	x8, 406060 <ferror@plt+0x4410>
  406040:	mov	w5, #0x3                   	// #3
  406044:	b	406210 <ferror@plt+0x45c0>
  406048:	ldr	x8, [x4]
  40604c:	add	x10, x8, #0x8
  406050:	str	x10, [x4]
  406054:	ldr	x8, [x8]
  406058:	str	x8, [sp, #24]
  40605c:	cbz	x8, 406040 <ferror@plt+0x43f0>
  406060:	tbnz	w9, #31, 40606c <ferror@plt+0x441c>
  406064:	mov	w8, w9
  406068:	b	406098 <ferror@plt+0x4448>
  40606c:	add	w8, w9, #0x8
  406070:	cmn	w9, #0x8
  406074:	str	w8, [x4, #24]
  406078:	b.gt	406098 <ferror@plt+0x4448>
  40607c:	ldr	x10, [x4, #8]
  406080:	add	x9, x10, w9, sxtw
  406084:	ldr	x9, [x9]
  406088:	str	x9, [sp, #32]
  40608c:	cbnz	x9, 4060b0 <ferror@plt+0x4460>
  406090:	mov	w5, #0x4                   	// #4
  406094:	b	406210 <ferror@plt+0x45c0>
  406098:	ldr	x9, [x4]
  40609c:	add	x10, x9, #0x8
  4060a0:	str	x10, [x4]
  4060a4:	ldr	x9, [x9]
  4060a8:	str	x9, [sp, #32]
  4060ac:	cbz	x9, 406090 <ferror@plt+0x4440>
  4060b0:	tbnz	w8, #31, 4060bc <ferror@plt+0x446c>
  4060b4:	mov	w9, w8
  4060b8:	b	4060d8 <ferror@plt+0x4488>
  4060bc:	add	w9, w8, #0x8
  4060c0:	cmn	w8, #0x8
  4060c4:	str	w9, [x4, #24]
  4060c8:	b.gt	4060d8 <ferror@plt+0x4488>
  4060cc:	ldr	x10, [x4, #8]
  4060d0:	add	x8, x10, w8, sxtw
  4060d4:	b	4060e4 <ferror@plt+0x4494>
  4060d8:	ldr	x8, [x4]
  4060dc:	add	x10, x8, #0x8
  4060e0:	str	x10, [x4]
  4060e4:	ldr	x8, [x8]
  4060e8:	str	x8, [sp, #40]
  4060ec:	cbz	x8, 4060fc <ferror@plt+0x44ac>
  4060f0:	tbnz	w9, #31, 406104 <ferror@plt+0x44b4>
  4060f4:	mov	w8, w9
  4060f8:	b	406120 <ferror@plt+0x44d0>
  4060fc:	mov	w5, #0x5                   	// #5
  406100:	b	406210 <ferror@plt+0x45c0>
  406104:	add	w8, w9, #0x8
  406108:	cmn	w9, #0x8
  40610c:	str	w8, [x4, #24]
  406110:	b.gt	406120 <ferror@plt+0x44d0>
  406114:	ldr	x10, [x4, #8]
  406118:	add	x9, x10, w9, sxtw
  40611c:	b	40612c <ferror@plt+0x44dc>
  406120:	ldr	x9, [x4]
  406124:	add	x10, x9, #0x8
  406128:	str	x10, [x4]
  40612c:	ldr	x9, [x9]
  406130:	str	x9, [sp, #48]
  406134:	cbz	x9, 406144 <ferror@plt+0x44f4>
  406138:	tbnz	w8, #31, 40614c <ferror@plt+0x44fc>
  40613c:	mov	w9, w8
  406140:	b	406168 <ferror@plt+0x4518>
  406144:	mov	w5, #0x6                   	// #6
  406148:	b	406210 <ferror@plt+0x45c0>
  40614c:	add	w9, w8, #0x8
  406150:	cmn	w8, #0x8
  406154:	str	w9, [x4, #24]
  406158:	b.gt	406168 <ferror@plt+0x4518>
  40615c:	ldr	x10, [x4, #8]
  406160:	add	x8, x10, w8, sxtw
  406164:	b	406174 <ferror@plt+0x4524>
  406168:	ldr	x8, [x4]
  40616c:	add	x10, x8, #0x8
  406170:	str	x10, [x4]
  406174:	ldr	x8, [x8]
  406178:	str	x8, [sp, #56]
  40617c:	cbz	x8, 40618c <ferror@plt+0x453c>
  406180:	tbnz	w9, #31, 406194 <ferror@plt+0x4544>
  406184:	mov	w8, w9
  406188:	b	4061b0 <ferror@plt+0x4560>
  40618c:	mov	w5, #0x7                   	// #7
  406190:	b	406210 <ferror@plt+0x45c0>
  406194:	add	w8, w9, #0x8
  406198:	cmn	w9, #0x8
  40619c:	str	w8, [x4, #24]
  4061a0:	b.gt	4061b0 <ferror@plt+0x4560>
  4061a4:	ldr	x10, [x4, #8]
  4061a8:	add	x9, x10, w9, sxtw
  4061ac:	b	4061bc <ferror@plt+0x456c>
  4061b0:	ldr	x9, [x4]
  4061b4:	add	x10, x9, #0x8
  4061b8:	str	x10, [x4]
  4061bc:	ldr	x9, [x9]
  4061c0:	str	x9, [sp, #64]
  4061c4:	cbz	x9, 40620c <ferror@plt+0x45bc>
  4061c8:	tbz	w8, #31, 4061e8 <ferror@plt+0x4598>
  4061cc:	add	w9, w8, #0x8
  4061d0:	cmn	w8, #0x8
  4061d4:	str	w9, [x4, #24]
  4061d8:	b.gt	4061e8 <ferror@plt+0x4598>
  4061dc:	ldr	x9, [x4, #8]
  4061e0:	add	x8, x9, w8, sxtw
  4061e4:	b	4061f4 <ferror@plt+0x45a4>
  4061e8:	ldr	x8, [x4]
  4061ec:	add	x9, x8, #0x8
  4061f0:	str	x9, [x4]
  4061f4:	ldr	x8, [x8]
  4061f8:	str	x8, [sp, #72]
  4061fc:	cmp	x8, #0x0
  406200:	mov	w8, #0x9                   	// #9
  406204:	cinc	x5, x8, ne  // ne = any
  406208:	b	406210 <ferror@plt+0x45c0>
  40620c:	mov	w5, #0x8                   	// #8
  406210:	mov	x4, sp
  406214:	bl	405c0c <ferror@plt+0x3fbc>
  406218:	ldp	x29, x30, [sp, #80]
  40621c:	add	sp, sp, #0x60
  406220:	ret
  406224:	sub	sp, sp, #0xf0
  406228:	stp	x29, x30, [sp, #224]
  40622c:	add	x29, sp, #0xe0
  406230:	mov	x8, #0xffffffffffffffe0    	// #-32
  406234:	mov	x9, sp
  406238:	sub	x10, x29, #0x60
  40623c:	movk	x8, #0xff80, lsl #32
  406240:	add	x11, x29, #0x10
  406244:	add	x9, x9, #0x80
  406248:	add	x10, x10, #0x20
  40624c:	stp	x9, x8, [x29, #-16]
  406250:	stp	x11, x10, [x29, #-32]
  406254:	stp	x4, x5, [x29, #-96]
  406258:	stp	x6, x7, [x29, #-80]
  40625c:	stp	q0, q1, [sp]
  406260:	ldp	q0, q1, [x29, #-32]
  406264:	sub	x4, x29, #0x40
  406268:	stp	q2, q3, [sp, #32]
  40626c:	stp	q4, q5, [sp, #64]
  406270:	stp	q6, q7, [sp, #96]
  406274:	stp	q0, q1, [x29, #-64]
  406278:	bl	405f10 <ferror@plt+0x42c0>
  40627c:	ldp	x29, x30, [sp, #224]
  406280:	add	sp, sp, #0xf0
  406284:	ret
  406288:	stp	x29, x30, [sp, #-16]!
  40628c:	adrp	x1, 409000 <ferror@plt+0x73b0>
  406290:	add	x1, x1, #0x4e7
  406294:	mov	w2, #0x5                   	// #5
  406298:	mov	x0, xzr
  40629c:	mov	x29, sp
  4062a0:	bl	401bc0 <dcgettext@plt>
  4062a4:	adrp	x2, 409000 <ferror@plt+0x73b0>
  4062a8:	mov	x1, x0
  4062ac:	add	x2, x2, #0x4fc
  4062b0:	mov	w0, #0x1                   	// #1
  4062b4:	bl	401990 <__printf_chk@plt>
  4062b8:	adrp	x1, 409000 <ferror@plt+0x73b0>
  4062bc:	add	x1, x1, #0x512
  4062c0:	mov	w2, #0x5                   	// #5
  4062c4:	mov	x0, xzr
  4062c8:	bl	401bc0 <dcgettext@plt>
  4062cc:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4062d0:	adrp	x3, 408000 <ferror@plt+0x63b0>
  4062d4:	mov	x1, x0
  4062d8:	add	x2, x2, #0xde4
  4062dc:	add	x3, x3, #0xf4a
  4062e0:	mov	w0, #0x1                   	// #1
  4062e4:	bl	401990 <__printf_chk@plt>
  4062e8:	adrp	x1, 409000 <ferror@plt+0x73b0>
  4062ec:	add	x1, x1, #0x526
  4062f0:	mov	w2, #0x5                   	// #5
  4062f4:	mov	x0, xzr
  4062f8:	bl	401bc0 <dcgettext@plt>
  4062fc:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  406300:	ldr	x1, [x8, #712]
  406304:	ldp	x29, x30, [sp], #16
  406308:	b	401bd0 <fputs_unlocked@plt>
  40630c:	stp	x29, x30, [sp, #-32]!
  406310:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406314:	udiv	x8, x8, x1
  406318:	cmp	x8, x0
  40631c:	str	x19, [sp, #16]
  406320:	mov	x29, sp
  406324:	b.cc	406348 <ferror@plt+0x46f8>  // b.lo, b.ul, b.last
  406328:	mul	x19, x1, x0
  40632c:	mov	x0, x19
  406330:	bl	401930 <malloc@plt>
  406334:	cbz	x19, 40633c <ferror@plt+0x46ec>
  406338:	cbz	x0, 406348 <ferror@plt+0x46f8>
  40633c:	ldr	x19, [sp, #16]
  406340:	ldp	x29, x30, [sp], #32
  406344:	ret
  406348:	bl	406688 <ferror@plt+0x4a38>
  40634c:	stp	x29, x30, [sp, #-32]!
  406350:	str	x19, [sp, #16]
  406354:	mov	x29, sp
  406358:	mov	x19, x0
  40635c:	bl	401930 <malloc@plt>
  406360:	cbz	x19, 406368 <ferror@plt+0x4718>
  406364:	cbz	x0, 406374 <ferror@plt+0x4724>
  406368:	ldr	x19, [sp, #16]
  40636c:	ldp	x29, x30, [sp], #32
  406370:	ret
  406374:	bl	406688 <ferror@plt+0x4a38>
  406378:	stp	x29, x30, [sp, #-32]!
  40637c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406380:	udiv	x8, x8, x2
  406384:	cmp	x8, x1
  406388:	str	x19, [sp, #16]
  40638c:	mov	x29, sp
  406390:	b.cc	4063c8 <ferror@plt+0x4778>  // b.lo, b.ul, b.last
  406394:	mul	x19, x2, x1
  406398:	cbz	x0, 4063ac <ferror@plt+0x475c>
  40639c:	cbnz	x19, 4063ac <ferror@plt+0x475c>
  4063a0:	bl	401af0 <free@plt>
  4063a4:	mov	x0, xzr
  4063a8:	b	4063bc <ferror@plt+0x476c>
  4063ac:	mov	x1, x19
  4063b0:	bl	401a00 <realloc@plt>
  4063b4:	cbz	x19, 4063bc <ferror@plt+0x476c>
  4063b8:	cbz	x0, 4063c8 <ferror@plt+0x4778>
  4063bc:	ldr	x19, [sp, #16]
  4063c0:	ldp	x29, x30, [sp], #32
  4063c4:	ret
  4063c8:	bl	406688 <ferror@plt+0x4a38>
  4063cc:	stp	x29, x30, [sp, #-32]!
  4063d0:	str	x19, [sp, #16]
  4063d4:	mov	x19, x1
  4063d8:	mov	x29, sp
  4063dc:	cbz	x0, 4063f0 <ferror@plt+0x47a0>
  4063e0:	cbnz	x19, 4063f0 <ferror@plt+0x47a0>
  4063e4:	bl	401af0 <free@plt>
  4063e8:	mov	x0, xzr
  4063ec:	b	406400 <ferror@plt+0x47b0>
  4063f0:	mov	x1, x19
  4063f4:	bl	401a00 <realloc@plt>
  4063f8:	cbz	x19, 406400 <ferror@plt+0x47b0>
  4063fc:	cbz	x0, 40640c <ferror@plt+0x47bc>
  406400:	ldr	x19, [sp, #16]
  406404:	ldp	x29, x30, [sp], #32
  406408:	ret
  40640c:	bl	406688 <ferror@plt+0x4a38>
  406410:	stp	x29, x30, [sp, #-32]!
  406414:	ldr	x8, [x1]
  406418:	str	x19, [sp, #16]
  40641c:	mov	x29, sp
  406420:	cbz	x0, 406464 <ferror@plt+0x4814>
  406424:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  406428:	movk	x9, #0x5554
  40642c:	udiv	x9, x9, x2
  406430:	cmp	x9, x8
  406434:	b.ls	4064a0 <ferror@plt+0x4850>  // b.plast
  406438:	add	x8, x8, x8, lsr #1
  40643c:	add	x9, x8, #0x1
  406440:	mul	x8, x9, x2
  406444:	str	x9, [x1]
  406448:	cbz	x8, 4064a4 <ferror@plt+0x4854>
  40644c:	mov	x1, x8
  406450:	bl	401a00 <realloc@plt>
  406454:	cbz	x0, 4064a0 <ferror@plt+0x4850>
  406458:	ldr	x19, [sp, #16]
  40645c:	ldp	x29, x30, [sp], #32
  406460:	ret
  406464:	cbnz	x8, 406478 <ferror@plt+0x4828>
  406468:	mov	w8, #0x80                  	// #128
  40646c:	udiv	x8, x8, x2
  406470:	cmp	x2, #0x80
  406474:	cinc	x8, x8, hi  // hi = pmore
  406478:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40647c:	udiv	x9, x9, x2
  406480:	cmp	x9, x8
  406484:	b.cc	4064a0 <ferror@plt+0x4850>  // b.lo, b.ul, b.last
  406488:	mul	x19, x8, x2
  40648c:	mov	x0, x19
  406490:	str	x8, [x1]
  406494:	bl	401930 <malloc@plt>
  406498:	cbz	x19, 406458 <ferror@plt+0x4808>
  40649c:	cbnz	x0, 406458 <ferror@plt+0x4808>
  4064a0:	bl	406688 <ferror@plt+0x4a38>
  4064a4:	bl	401af0 <free@plt>
  4064a8:	mov	x0, xzr
  4064ac:	ldr	x19, [sp, #16]
  4064b0:	ldp	x29, x30, [sp], #32
  4064b4:	ret
  4064b8:	stp	x29, x30, [sp, #-32]!
  4064bc:	str	x19, [sp, #16]
  4064c0:	mov	x29, sp
  4064c4:	mov	x19, x0
  4064c8:	bl	401930 <malloc@plt>
  4064cc:	cbz	x19, 4064d4 <ferror@plt+0x4884>
  4064d0:	cbz	x0, 4064e0 <ferror@plt+0x4890>
  4064d4:	ldr	x19, [sp, #16]
  4064d8:	ldp	x29, x30, [sp], #32
  4064dc:	ret
  4064e0:	bl	406688 <ferror@plt+0x4a38>
  4064e4:	stp	x29, x30, [sp, #-16]!
  4064e8:	ldr	x8, [x1]
  4064ec:	mov	x29, sp
  4064f0:	cbz	x0, 406524 <ferror@plt+0x48d4>
  4064f4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4064f8:	movk	x9, #0x5554
  4064fc:	cmp	x8, x9
  406500:	b.cs	406568 <ferror@plt+0x4918>  // b.hs, b.nlast
  406504:	add	x8, x8, x8, lsr #1
  406508:	adds	x8, x8, #0x1
  40650c:	str	x8, [x1]
  406510:	b.eq	406544 <ferror@plt+0x48f4>  // b.none
  406514:	mov	x1, x8
  406518:	bl	401a00 <realloc@plt>
  40651c:	cbnz	x0, 40653c <ferror@plt+0x48ec>
  406520:	b	406568 <ferror@plt+0x4918>
  406524:	cbz	x8, 406554 <ferror@plt+0x4904>
  406528:	tbnz	x8, #63, 406568 <ferror@plt+0x4918>
  40652c:	mov	x0, x8
  406530:	str	x8, [x1]
  406534:	bl	401930 <malloc@plt>
  406538:	cbz	x0, 406568 <ferror@plt+0x4918>
  40653c:	ldp	x29, x30, [sp], #16
  406540:	ret
  406544:	bl	401af0 <free@plt>
  406548:	mov	x0, xzr
  40654c:	ldp	x29, x30, [sp], #16
  406550:	ret
  406554:	mov	w8, #0x80                  	// #128
  406558:	mov	x0, x8
  40655c:	str	x8, [x1]
  406560:	bl	401930 <malloc@plt>
  406564:	cbnz	x0, 40653c <ferror@plt+0x48ec>
  406568:	bl	406688 <ferror@plt+0x4a38>
  40656c:	stp	x29, x30, [sp, #-32]!
  406570:	stp	x20, x19, [sp, #16]
  406574:	mov	x29, sp
  406578:	mov	x19, x0
  40657c:	bl	401930 <malloc@plt>
  406580:	mov	x20, x0
  406584:	cbz	x19, 40658c <ferror@plt+0x493c>
  406588:	cbz	x20, 4065ac <ferror@plt+0x495c>
  40658c:	mov	x0, x20
  406590:	mov	w1, wzr
  406594:	mov	x2, x19
  406598:	bl	4019a0 <memset@plt>
  40659c:	mov	x0, x20
  4065a0:	ldp	x20, x19, [sp, #16]
  4065a4:	ldp	x29, x30, [sp], #32
  4065a8:	ret
  4065ac:	bl	406688 <ferror@plt+0x4a38>
  4065b0:	stp	x29, x30, [sp, #-16]!
  4065b4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4065b8:	udiv	x8, x8, x1
  4065bc:	cmp	x8, x0
  4065c0:	mov	x29, sp
  4065c4:	b.cc	4065d8 <ferror@plt+0x4988>  // b.lo, b.ul, b.last
  4065c8:	bl	406f18 <ferror@plt+0x52c8>
  4065cc:	cbz	x0, 4065d8 <ferror@plt+0x4988>
  4065d0:	ldp	x29, x30, [sp], #16
  4065d4:	ret
  4065d8:	bl	406688 <ferror@plt+0x4a38>
  4065dc:	stp	x29, x30, [sp, #-48]!
  4065e0:	stp	x20, x19, [sp, #32]
  4065e4:	mov	x20, x0
  4065e8:	mov	x0, x1
  4065ec:	str	x21, [sp, #16]
  4065f0:	mov	x29, sp
  4065f4:	mov	x19, x1
  4065f8:	bl	401930 <malloc@plt>
  4065fc:	mov	x21, x0
  406600:	cbz	x19, 406608 <ferror@plt+0x49b8>
  406604:	cbz	x21, 40662c <ferror@plt+0x49dc>
  406608:	mov	x0, x21
  40660c:	mov	x1, x20
  406610:	mov	x2, x19
  406614:	bl	401810 <memcpy@plt>
  406618:	mov	x0, x21
  40661c:	ldp	x20, x19, [sp, #32]
  406620:	ldr	x21, [sp, #16]
  406624:	ldp	x29, x30, [sp], #48
  406628:	ret
  40662c:	bl	406688 <ferror@plt+0x4a38>
  406630:	stp	x29, x30, [sp, #-48]!
  406634:	str	x21, [sp, #16]
  406638:	stp	x20, x19, [sp, #32]
  40663c:	mov	x29, sp
  406640:	mov	x19, x0
  406644:	bl	401850 <strlen@plt>
  406648:	add	x20, x0, #0x1
  40664c:	mov	x0, x20
  406650:	bl	401930 <malloc@plt>
  406654:	mov	x21, x0
  406658:	cbz	x20, 406660 <ferror@plt+0x4a10>
  40665c:	cbz	x21, 406684 <ferror@plt+0x4a34>
  406660:	mov	x0, x21
  406664:	mov	x1, x19
  406668:	mov	x2, x20
  40666c:	bl	401810 <memcpy@plt>
  406670:	mov	x0, x21
  406674:	ldp	x20, x19, [sp, #32]
  406678:	ldr	x21, [sp, #16]
  40667c:	ldp	x29, x30, [sp], #48
  406680:	ret
  406684:	bl	406688 <ferror@plt+0x4a38>
  406688:	stp	x29, x30, [sp, #-32]!
  40668c:	str	x19, [sp, #16]
  406690:	adrp	x8, 41a000 <ferror@plt+0x183b0>
  406694:	ldr	w19, [x8, #584]
  406698:	adrp	x1, 409000 <ferror@plt+0x73b0>
  40669c:	add	x1, x1, #0x596
  4066a0:	mov	w2, #0x5                   	// #5
  4066a4:	mov	x0, xzr
  4066a8:	mov	x29, sp
  4066ac:	bl	401bc0 <dcgettext@plt>
  4066b0:	adrp	x2, 408000 <ferror@plt+0x63b0>
  4066b4:	mov	x3, x0
  4066b8:	add	x2, x2, #0xd88
  4066bc:	mov	w0, w19
  4066c0:	mov	w1, wzr
  4066c4:	bl	401870 <error@plt>
  4066c8:	bl	401a40 <abort@plt>
  4066cc:	sub	sp, sp, #0x50
  4066d0:	stp	x24, x23, [sp, #32]
  4066d4:	stp	x22, x21, [sp, #48]
  4066d8:	mov	x22, x3
  4066dc:	mov	x24, x2
  4066e0:	mov	w2, w1
  4066e4:	add	x3, sp, #0x8
  4066e8:	mov	x1, xzr
  4066ec:	stp	x29, x30, [sp, #16]
  4066f0:	stp	x20, x19, [sp, #64]
  4066f4:	add	x29, sp, #0x10
  4066f8:	mov	w20, w6
  4066fc:	mov	x19, x5
  406700:	mov	x21, x0
  406704:	bl	406b78 <ferror@plt+0x4f28>
  406708:	cbz	w0, 406738 <ferror@plt+0x4ae8>
  40670c:	cmp	w0, #0x1
  406710:	b.eq	406728 <ferror@plt+0x4ad8>  // b.none
  406714:	cmp	w0, #0x3
  406718:	b.ne	406764 <ferror@plt+0x4b14>  // b.any
  40671c:	bl	401c20 <__errno_location@plt>
  406720:	str	wzr, [x0]
  406724:	b	406768 <ferror@plt+0x4b18>
  406728:	bl	401c20 <__errno_location@plt>
  40672c:	mov	w8, #0x4b                  	// #75
  406730:	str	w8, [x0]
  406734:	b	406768 <ferror@plt+0x4b18>
  406738:	ldr	x23, [sp, #8]
  40673c:	cmp	x23, x24
  406740:	b.cc	40674c <ferror@plt+0x4afc>  // b.lo, b.ul, b.last
  406744:	cmp	x23, x22
  406748:	b.ls	4067a4 <ferror@plt+0x4b54>  // b.plast
  40674c:	bl	401c20 <__errno_location@plt>
  406750:	lsr	x8, x23, #30
  406754:	cbnz	x8, 40672c <ferror@plt+0x4adc>
  406758:	mov	w8, #0x22                  	// #34
  40675c:	str	w8, [x0]
  406760:	b	406768 <ferror@plt+0x4b18>
  406764:	bl	401c20 <__errno_location@plt>
  406768:	ldr	w8, [x0]
  40676c:	cmp	w20, #0x0
  406770:	csinc	w20, w20, wzr, ne  // ne = any
  406774:	mov	x0, x21
  406778:	cmp	w8, #0x16
  40677c:	csel	w22, wzr, w8, eq  // eq = none
  406780:	bl	404c2c <ferror@plt+0x2fdc>
  406784:	adrp	x2, 408000 <ferror@plt+0x63b0>
  406788:	mov	x4, x0
  40678c:	add	x2, x2, #0xd84
  406790:	mov	w0, w20
  406794:	mov	w1, w22
  406798:	mov	x3, x19
  40679c:	bl	401870 <error@plt>
  4067a0:	ldr	x23, [sp, #8]
  4067a4:	mov	x0, x23
  4067a8:	ldp	x20, x19, [sp, #64]
  4067ac:	ldp	x22, x21, [sp, #48]
  4067b0:	ldp	x24, x23, [sp, #32]
  4067b4:	ldp	x29, x30, [sp, #16]
  4067b8:	add	sp, sp, #0x50
  4067bc:	ret
  4067c0:	mov	w6, w5
  4067c4:	mov	x5, x4
  4067c8:	mov	x4, x3
  4067cc:	mov	x3, x2
  4067d0:	mov	x2, x1
  4067d4:	mov	w1, #0xa                   	// #10
  4067d8:	b	4066cc <ferror@plt+0x4a7c>
  4067dc:	stp	x29, x30, [sp, #-80]!
  4067e0:	cmp	w2, #0x25
  4067e4:	str	x25, [sp, #16]
  4067e8:	stp	x24, x23, [sp, #32]
  4067ec:	stp	x22, x21, [sp, #48]
  4067f0:	stp	x20, x19, [sp, #64]
  4067f4:	mov	x29, sp
  4067f8:	b.cs	406b58 <ferror@plt+0x4f08>  // b.hs, b.nlast
  4067fc:	mov	x23, x4
  406800:	mov	x19, x3
  406804:	mov	w22, w2
  406808:	mov	x21, x1
  40680c:	mov	x20, x0
  406810:	bl	401c20 <__errno_location@plt>
  406814:	mov	x24, x0
  406818:	str	wzr, [x0]
  40681c:	bl	401ac0 <__ctype_b_loc@plt>
  406820:	ldr	x8, [x0]
  406824:	mov	x10, x20
  406828:	ldrb	w9, [x10], #1
  40682c:	ldrh	w11, [x8, x9, lsl #1]
  406830:	tbnz	w11, #13, 406828 <ferror@plt+0x4bd8>
  406834:	cmp	x21, #0x0
  406838:	add	x8, x29, #0x18
  40683c:	csel	x21, x8, x21, eq  // eq = none
  406840:	cmp	w9, #0x2d
  406844:	b.ne	406850 <ferror@plt+0x4c00>  // b.any
  406848:	mov	w20, #0x4                   	// #4
  40684c:	b	406b28 <ferror@plt+0x4ed8>
  406850:	mov	x0, x20
  406854:	mov	x1, x21
  406858:	mov	w2, w22
  40685c:	bl	401840 <strtoul@plt>
  406860:	ldr	x25, [x21]
  406864:	cmp	x25, x20
  406868:	b.eq	406894 <ferror@plt+0x4c44>  // b.none
  40686c:	ldr	w20, [x24]
  406870:	mov	x22, x0
  406874:	cbz	w20, 406884 <ferror@plt+0x4c34>
  406878:	cmp	w20, #0x22
  40687c:	b.ne	406848 <ferror@plt+0x4bf8>  // b.any
  406880:	mov	w20, #0x1                   	// #1
  406884:	cbz	x23, 406b24 <ferror@plt+0x4ed4>
  406888:	ldrb	w24, [x25]
  40688c:	cbnz	w24, 4068bc <ferror@plt+0x4c6c>
  406890:	b	406b24 <ferror@plt+0x4ed4>
  406894:	cbz	x23, 406848 <ferror@plt+0x4bf8>
  406898:	ldrb	w1, [x20]
  40689c:	cbz	w1, 406848 <ferror@plt+0x4bf8>
  4068a0:	mov	x0, x23
  4068a4:	bl	401b30 <strchr@plt>
  4068a8:	cbz	x0, 406848 <ferror@plt+0x4bf8>
  4068ac:	mov	w20, wzr
  4068b0:	mov	w22, #0x1                   	// #1
  4068b4:	ldrb	w24, [x25]
  4068b8:	cbz	w24, 406b24 <ferror@plt+0x4ed4>
  4068bc:	mov	x0, x23
  4068c0:	mov	w1, w24
  4068c4:	bl	401b30 <strchr@plt>
  4068c8:	cbz	x0, 406994 <ferror@plt+0x4d44>
  4068cc:	sub	w10, w24, #0x45
  4068d0:	mov	w8, #0x1                   	// #1
  4068d4:	cmp	w10, #0x2f
  4068d8:	mov	w9, #0x400                 	// #1024
  4068dc:	b.hi	406954 <ferror@plt+0x4d04>  // b.pmore
  4068e0:	mov	w11, #0x1                   	// #1
  4068e4:	lsl	x10, x11, x10
  4068e8:	mov	x11, #0x8945                	// #35141
  4068ec:	movk	x11, #0x30, lsl #16
  4068f0:	movk	x11, #0x8144, lsl #32
  4068f4:	tst	x10, x11
  4068f8:	b.eq	406954 <ferror@plt+0x4d04>  // b.none
  4068fc:	mov	w1, #0x30                  	// #48
  406900:	mov	x0, x23
  406904:	bl	401b30 <strchr@plt>
  406908:	cbz	x0, 406940 <ferror@plt+0x4cf0>
  40690c:	ldrb	w8, [x25, #1]
  406910:	cmp	w8, #0x42
  406914:	b.eq	40694c <ferror@plt+0x4cfc>  // b.none
  406918:	cmp	w8, #0x44
  40691c:	b.eq	40694c <ferror@plt+0x4cfc>  // b.none
  406920:	cmp	w8, #0x69
  406924:	b.ne	406940 <ferror@plt+0x4cf0>  // b.any
  406928:	ldrb	w8, [x25, #2]
  40692c:	mov	w9, #0x3                   	// #3
  406930:	cmp	w8, #0x42
  406934:	csinc	x8, x9, xzr, eq  // eq = none
  406938:	mov	w9, #0x400                 	// #1024
  40693c:	b	406954 <ferror@plt+0x4d04>
  406940:	mov	w8, #0x1                   	// #1
  406944:	mov	w9, #0x400                 	// #1024
  406948:	b	406954 <ferror@plt+0x4d04>
  40694c:	mov	w8, #0x2                   	// #2
  406950:	mov	w9, #0x3e8                 	// #1000
  406954:	sub	w10, w24, #0x42
  406958:	cmp	w10, #0x35
  40695c:	b.hi	406994 <ferror@plt+0x4d44>  // b.pmore
  406960:	adrp	x11, 409000 <ferror@plt+0x73b0>
  406964:	add	x11, x11, #0x5a7
  406968:	adr	x12, 40697c <ferror@plt+0x4d2c>
  40696c:	ldrb	w13, [x11, x10]
  406970:	add	x12, x12, x13, lsl #2
  406974:	mov	w10, wzr
  406978:	br	x12
  40697c:	umulh	x10, x9, x22
  406980:	mul	x11, x22, x9
  406984:	cmp	xzr, x10
  406988:	cset	w10, ne  // ne = any
  40698c:	csinv	x11, x11, xzr, eq  // eq = none
  406990:	b	406ac0 <ferror@plt+0x4e70>
  406994:	str	x22, [x19]
  406998:	orr	w20, w20, #0x2
  40699c:	b	406b28 <ferror@plt+0x4ed8>
  4069a0:	umulh	x10, x9, x22
  4069a4:	mul	x9, x22, x9
  4069a8:	cmp	xzr, x10
  4069ac:	b	406afc <ferror@plt+0x4eac>
  4069b0:	umulh	x10, x9, x22
  4069b4:	mul	x11, x22, x9
  4069b8:	cmp	xzr, x10
  4069bc:	cset	w10, ne  // ne = any
  4069c0:	csinv	x11, x11, xzr, eq  // eq = none
  4069c4:	b	406ad8 <ferror@plt+0x4e88>
  4069c8:	umulh	x10, x9, x22
  4069cc:	mul	x11, x22, x9
  4069d0:	cmp	xzr, x10
  4069d4:	cset	w10, ne  // ne = any
  4069d8:	csinv	x11, x11, xzr, eq  // eq = none
  4069dc:	b	406aa8 <ferror@plt+0x4e58>
  4069e0:	umulh	x10, x9, x22
  4069e4:	mul	x11, x22, x9
  4069e8:	cmp	xzr, x10
  4069ec:	cset	w10, ne  // ne = any
  4069f0:	csinv	x11, x11, xzr, eq  // eq = none
  4069f4:	b	406a60 <ferror@plt+0x4e10>
  4069f8:	cmp	xzr, x22, lsr #54
  4069fc:	lsl	x9, x22, #10
  406a00:	b	406afc <ferror@plt+0x4eac>
  406a04:	umulh	x10, x9, x22
  406a08:	mul	x11, x22, x9
  406a0c:	cmp	xzr, x10
  406a10:	cset	w10, ne  // ne = any
  406a14:	csinv	x11, x11, xzr, eq  // eq = none
  406a18:	b	406a78 <ferror@plt+0x4e28>
  406a1c:	umulh	x10, x9, x22
  406a20:	mul	x11, x22, x9
  406a24:	cmp	xzr, x10
  406a28:	cset	w10, ne  // ne = any
  406a2c:	csinv	x11, x11, xzr, eq  // eq = none
  406a30:	b	406a90 <ferror@plt+0x4e40>
  406a34:	umulh	x10, x9, x22
  406a38:	mul	x11, x22, x9
  406a3c:	cmp	xzr, x10
  406a40:	csinv	x11, x11, xzr, eq  // eq = none
  406a44:	umulh	x12, x9, x11
  406a48:	cset	w10, ne  // ne = any
  406a4c:	cmp	xzr, x12
  406a50:	mul	x11, x11, x9
  406a54:	cset	w12, ne  // ne = any
  406a58:	csinv	x11, x11, xzr, eq  // eq = none
  406a5c:	orr	w10, w10, w12
  406a60:	umulh	x12, x9, x11
  406a64:	cmp	xzr, x12
  406a68:	mul	x11, x11, x9
  406a6c:	cset	w12, ne  // ne = any
  406a70:	csinv	x11, x11, xzr, eq  // eq = none
  406a74:	orr	w10, w10, w12
  406a78:	umulh	x12, x9, x11
  406a7c:	cmp	xzr, x12
  406a80:	mul	x11, x11, x9
  406a84:	cset	w12, ne  // ne = any
  406a88:	csinv	x11, x11, xzr, eq  // eq = none
  406a8c:	orr	w10, w10, w12
  406a90:	umulh	x12, x9, x11
  406a94:	cmp	xzr, x12
  406a98:	mul	x11, x11, x9
  406a9c:	cset	w12, ne  // ne = any
  406aa0:	csinv	x11, x11, xzr, eq  // eq = none
  406aa4:	orr	w10, w10, w12
  406aa8:	umulh	x12, x9, x11
  406aac:	cmp	xzr, x12
  406ab0:	mul	x11, x11, x9
  406ab4:	cset	w12, ne  // ne = any
  406ab8:	csinv	x11, x11, xzr, eq  // eq = none
  406abc:	orr	w10, w10, w12
  406ac0:	umulh	x12, x9, x11
  406ac4:	cmp	xzr, x12
  406ac8:	mul	x11, x11, x9
  406acc:	cset	w12, ne  // ne = any
  406ad0:	csinv	x11, x11, xzr, eq  // eq = none
  406ad4:	orr	w10, w10, w12
  406ad8:	umulh	x12, x9, x11
  406adc:	cmp	xzr, x12
  406ae0:	mul	x9, x11, x9
  406ae4:	cset	w11, ne  // ne = any
  406ae8:	csinv	x22, x9, xzr, eq  // eq = none
  406aec:	orr	w10, w10, w11
  406af0:	b	406b04 <ferror@plt+0x4eb4>
  406af4:	cmp	xzr, x22, lsr #55
  406af8:	lsl	x9, x22, #9
  406afc:	cset	w10, ne  // ne = any
  406b00:	csinv	x22, x9, xzr, eq  // eq = none
  406b04:	add	x9, x25, x8
  406b08:	str	x9, [x21]
  406b0c:	ldrb	w8, [x25, x8]
  406b10:	and	w9, w10, #0x1
  406b14:	orr	w9, w20, w9
  406b18:	orr	w10, w9, #0x2
  406b1c:	cmp	w8, #0x0
  406b20:	csel	w20, w9, w10, eq  // eq = none
  406b24:	str	x22, [x19]
  406b28:	mov	w0, w20
  406b2c:	ldp	x20, x19, [sp, #64]
  406b30:	ldp	x22, x21, [sp, #48]
  406b34:	ldp	x24, x23, [sp, #32]
  406b38:	ldr	x25, [sp, #16]
  406b3c:	ldp	x29, x30, [sp], #80
  406b40:	ret
  406b44:	cmn	x22, x22
  406b48:	lsl	x9, x22, #1
  406b4c:	cset	w10, cs  // cs = hs, nlast
  406b50:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  406b54:	b	406b04 <ferror@plt+0x4eb4>
  406b58:	adrp	x0, 409000 <ferror@plt+0x73b0>
  406b5c:	adrp	x1, 409000 <ferror@plt+0x73b0>
  406b60:	adrp	x3, 409000 <ferror@plt+0x73b0>
  406b64:	add	x0, x0, #0x5dd
  406b68:	add	x1, x1, #0x603
  406b6c:	add	x3, x3, #0x613
  406b70:	mov	w2, #0x54                  	// #84
  406b74:	bl	401c10 <__assert_fail@plt>
  406b78:	stp	x29, x30, [sp, #-80]!
  406b7c:	cmp	w2, #0x25
  406b80:	str	x25, [sp, #16]
  406b84:	stp	x24, x23, [sp, #32]
  406b88:	stp	x22, x21, [sp, #48]
  406b8c:	stp	x20, x19, [sp, #64]
  406b90:	mov	x29, sp
  406b94:	b.cs	406ef8 <ferror@plt+0x52a8>  // b.hs, b.nlast
  406b98:	mov	x23, x4
  406b9c:	mov	x19, x3
  406ba0:	mov	w22, w2
  406ba4:	mov	x21, x1
  406ba8:	mov	x20, x0
  406bac:	bl	401c20 <__errno_location@plt>
  406bb0:	mov	x24, x0
  406bb4:	str	wzr, [x0]
  406bb8:	bl	401ac0 <__ctype_b_loc@plt>
  406bbc:	ldr	x8, [x0]
  406bc0:	mov	x10, x20
  406bc4:	ldrb	w9, [x10], #1
  406bc8:	ldrh	w11, [x8, x9, lsl #1]
  406bcc:	tbnz	w11, #13, 406bc4 <ferror@plt+0x4f74>
  406bd0:	cmp	x21, #0x0
  406bd4:	add	x8, x29, #0x18
  406bd8:	csel	x21, x8, x21, eq  // eq = none
  406bdc:	cmp	w9, #0x2d
  406be0:	b.ne	406bec <ferror@plt+0x4f9c>  // b.any
  406be4:	mov	w20, #0x4                   	// #4
  406be8:	b	406ec8 <ferror@plt+0x5278>
  406bec:	mov	x0, x20
  406bf0:	mov	x1, x21
  406bf4:	mov	w2, w22
  406bf8:	mov	w3, wzr
  406bfc:	bl	4019d0 <__strtoul_internal@plt>
  406c00:	ldr	x25, [x21]
  406c04:	cmp	x25, x20
  406c08:	b.eq	406c34 <ferror@plt+0x4fe4>  // b.none
  406c0c:	ldr	w20, [x24]
  406c10:	mov	x22, x0
  406c14:	cbz	w20, 406c24 <ferror@plt+0x4fd4>
  406c18:	cmp	w20, #0x22
  406c1c:	b.ne	406be4 <ferror@plt+0x4f94>  // b.any
  406c20:	mov	w20, #0x1                   	// #1
  406c24:	cbz	x23, 406ec4 <ferror@plt+0x5274>
  406c28:	ldrb	w24, [x25]
  406c2c:	cbnz	w24, 406c5c <ferror@plt+0x500c>
  406c30:	b	406ec4 <ferror@plt+0x5274>
  406c34:	cbz	x23, 406be4 <ferror@plt+0x4f94>
  406c38:	ldrb	w1, [x20]
  406c3c:	cbz	w1, 406be4 <ferror@plt+0x4f94>
  406c40:	mov	x0, x23
  406c44:	bl	401b30 <strchr@plt>
  406c48:	cbz	x0, 406be4 <ferror@plt+0x4f94>
  406c4c:	mov	w20, wzr
  406c50:	mov	w22, #0x1                   	// #1
  406c54:	ldrb	w24, [x25]
  406c58:	cbz	w24, 406ec4 <ferror@plt+0x5274>
  406c5c:	mov	x0, x23
  406c60:	mov	w1, w24
  406c64:	bl	401b30 <strchr@plt>
  406c68:	cbz	x0, 406d34 <ferror@plt+0x50e4>
  406c6c:	sub	w10, w24, #0x45
  406c70:	mov	w8, #0x1                   	// #1
  406c74:	cmp	w10, #0x2f
  406c78:	mov	w9, #0x400                 	// #1024
  406c7c:	b.hi	406cf4 <ferror@plt+0x50a4>  // b.pmore
  406c80:	mov	w11, #0x1                   	// #1
  406c84:	lsl	x10, x11, x10
  406c88:	mov	x11, #0x8945                	// #35141
  406c8c:	movk	x11, #0x30, lsl #16
  406c90:	movk	x11, #0x8144, lsl #32
  406c94:	tst	x10, x11
  406c98:	b.eq	406cf4 <ferror@plt+0x50a4>  // b.none
  406c9c:	mov	w1, #0x30                  	// #48
  406ca0:	mov	x0, x23
  406ca4:	bl	401b30 <strchr@plt>
  406ca8:	cbz	x0, 406ce0 <ferror@plt+0x5090>
  406cac:	ldrb	w8, [x25, #1]
  406cb0:	cmp	w8, #0x42
  406cb4:	b.eq	406cec <ferror@plt+0x509c>  // b.none
  406cb8:	cmp	w8, #0x44
  406cbc:	b.eq	406cec <ferror@plt+0x509c>  // b.none
  406cc0:	cmp	w8, #0x69
  406cc4:	b.ne	406ce0 <ferror@plt+0x5090>  // b.any
  406cc8:	ldrb	w8, [x25, #2]
  406ccc:	mov	w9, #0x3                   	// #3
  406cd0:	cmp	w8, #0x42
  406cd4:	csinc	x8, x9, xzr, eq  // eq = none
  406cd8:	mov	w9, #0x400                 	// #1024
  406cdc:	b	406cf4 <ferror@plt+0x50a4>
  406ce0:	mov	w8, #0x1                   	// #1
  406ce4:	mov	w9, #0x400                 	// #1024
  406ce8:	b	406cf4 <ferror@plt+0x50a4>
  406cec:	mov	w8, #0x2                   	// #2
  406cf0:	mov	w9, #0x3e8                 	// #1000
  406cf4:	sub	w10, w24, #0x42
  406cf8:	cmp	w10, #0x35
  406cfc:	b.hi	406d34 <ferror@plt+0x50e4>  // b.pmore
  406d00:	adrp	x11, 409000 <ferror@plt+0x73b0>
  406d04:	add	x11, x11, #0x664
  406d08:	adr	x12, 406d1c <ferror@plt+0x50cc>
  406d0c:	ldrb	w13, [x11, x10]
  406d10:	add	x12, x12, x13, lsl #2
  406d14:	mov	w10, wzr
  406d18:	br	x12
  406d1c:	umulh	x10, x9, x22
  406d20:	mul	x11, x22, x9
  406d24:	cmp	xzr, x10
  406d28:	cset	w10, ne  // ne = any
  406d2c:	csinv	x11, x11, xzr, eq  // eq = none
  406d30:	b	406e60 <ferror@plt+0x5210>
  406d34:	str	x22, [x19]
  406d38:	orr	w20, w20, #0x2
  406d3c:	b	406ec8 <ferror@plt+0x5278>
  406d40:	umulh	x10, x9, x22
  406d44:	mul	x9, x22, x9
  406d48:	cmp	xzr, x10
  406d4c:	b	406e9c <ferror@plt+0x524c>
  406d50:	umulh	x10, x9, x22
  406d54:	mul	x11, x22, x9
  406d58:	cmp	xzr, x10
  406d5c:	cset	w10, ne  // ne = any
  406d60:	csinv	x11, x11, xzr, eq  // eq = none
  406d64:	b	406e78 <ferror@plt+0x5228>
  406d68:	umulh	x10, x9, x22
  406d6c:	mul	x11, x22, x9
  406d70:	cmp	xzr, x10
  406d74:	cset	w10, ne  // ne = any
  406d78:	csinv	x11, x11, xzr, eq  // eq = none
  406d7c:	b	406e48 <ferror@plt+0x51f8>
  406d80:	umulh	x10, x9, x22
  406d84:	mul	x11, x22, x9
  406d88:	cmp	xzr, x10
  406d8c:	cset	w10, ne  // ne = any
  406d90:	csinv	x11, x11, xzr, eq  // eq = none
  406d94:	b	406e00 <ferror@plt+0x51b0>
  406d98:	cmp	xzr, x22, lsr #54
  406d9c:	lsl	x9, x22, #10
  406da0:	b	406e9c <ferror@plt+0x524c>
  406da4:	umulh	x10, x9, x22
  406da8:	mul	x11, x22, x9
  406dac:	cmp	xzr, x10
  406db0:	cset	w10, ne  // ne = any
  406db4:	csinv	x11, x11, xzr, eq  // eq = none
  406db8:	b	406e18 <ferror@plt+0x51c8>
  406dbc:	umulh	x10, x9, x22
  406dc0:	mul	x11, x22, x9
  406dc4:	cmp	xzr, x10
  406dc8:	cset	w10, ne  // ne = any
  406dcc:	csinv	x11, x11, xzr, eq  // eq = none
  406dd0:	b	406e30 <ferror@plt+0x51e0>
  406dd4:	umulh	x10, x9, x22
  406dd8:	mul	x11, x22, x9
  406ddc:	cmp	xzr, x10
  406de0:	csinv	x11, x11, xzr, eq  // eq = none
  406de4:	umulh	x12, x9, x11
  406de8:	cset	w10, ne  // ne = any
  406dec:	cmp	xzr, x12
  406df0:	mul	x11, x11, x9
  406df4:	cset	w12, ne  // ne = any
  406df8:	csinv	x11, x11, xzr, eq  // eq = none
  406dfc:	orr	w10, w10, w12
  406e00:	umulh	x12, x9, x11
  406e04:	cmp	xzr, x12
  406e08:	mul	x11, x11, x9
  406e0c:	cset	w12, ne  // ne = any
  406e10:	csinv	x11, x11, xzr, eq  // eq = none
  406e14:	orr	w10, w10, w12
  406e18:	umulh	x12, x9, x11
  406e1c:	cmp	xzr, x12
  406e20:	mul	x11, x11, x9
  406e24:	cset	w12, ne  // ne = any
  406e28:	csinv	x11, x11, xzr, eq  // eq = none
  406e2c:	orr	w10, w10, w12
  406e30:	umulh	x12, x9, x11
  406e34:	cmp	xzr, x12
  406e38:	mul	x11, x11, x9
  406e3c:	cset	w12, ne  // ne = any
  406e40:	csinv	x11, x11, xzr, eq  // eq = none
  406e44:	orr	w10, w10, w12
  406e48:	umulh	x12, x9, x11
  406e4c:	cmp	xzr, x12
  406e50:	mul	x11, x11, x9
  406e54:	cset	w12, ne  // ne = any
  406e58:	csinv	x11, x11, xzr, eq  // eq = none
  406e5c:	orr	w10, w10, w12
  406e60:	umulh	x12, x9, x11
  406e64:	cmp	xzr, x12
  406e68:	mul	x11, x11, x9
  406e6c:	cset	w12, ne  // ne = any
  406e70:	csinv	x11, x11, xzr, eq  // eq = none
  406e74:	orr	w10, w10, w12
  406e78:	umulh	x12, x9, x11
  406e7c:	cmp	xzr, x12
  406e80:	mul	x9, x11, x9
  406e84:	cset	w11, ne  // ne = any
  406e88:	csinv	x22, x9, xzr, eq  // eq = none
  406e8c:	orr	w10, w10, w11
  406e90:	b	406ea4 <ferror@plt+0x5254>
  406e94:	cmp	xzr, x22, lsr #55
  406e98:	lsl	x9, x22, #9
  406e9c:	cset	w10, ne  // ne = any
  406ea0:	csinv	x22, x9, xzr, eq  // eq = none
  406ea4:	add	x9, x25, x8
  406ea8:	str	x9, [x21]
  406eac:	ldrb	w8, [x25, x8]
  406eb0:	and	w9, w10, #0x1
  406eb4:	orr	w9, w20, w9
  406eb8:	orr	w10, w9, #0x2
  406ebc:	cmp	w8, #0x0
  406ec0:	csel	w20, w9, w10, eq  // eq = none
  406ec4:	str	x22, [x19]
  406ec8:	mov	w0, w20
  406ecc:	ldp	x20, x19, [sp, #64]
  406ed0:	ldp	x22, x21, [sp, #48]
  406ed4:	ldp	x24, x23, [sp, #32]
  406ed8:	ldr	x25, [sp, #16]
  406edc:	ldp	x29, x30, [sp], #80
  406ee0:	ret
  406ee4:	cmn	x22, x22
  406ee8:	lsl	x9, x22, #1
  406eec:	cset	w10, cs  // cs = hs, nlast
  406ef0:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  406ef4:	b	406ea4 <ferror@plt+0x5254>
  406ef8:	adrp	x0, 409000 <ferror@plt+0x73b0>
  406efc:	adrp	x1, 409000 <ferror@plt+0x73b0>
  406f00:	adrp	x3, 409000 <ferror@plt+0x73b0>
  406f04:	add	x0, x0, #0x5dd
  406f08:	add	x1, x1, #0x603
  406f0c:	add	x3, x3, #0x69a
  406f10:	mov	w2, #0x54                  	// #84
  406f14:	bl	401c10 <__assert_fail@plt>
  406f18:	mov	x8, x1
  406f1c:	mov	w1, #0x1                   	// #1
  406f20:	mov	w9, #0x1                   	// #1
  406f24:	cbz	x0, 406f5c <ferror@plt+0x530c>
  406f28:	cbz	x8, 406f5c <ferror@plt+0x530c>
  406f2c:	umulh	x10, x8, x0
  406f30:	mov	x1, x8
  406f34:	mov	x9, x0
  406f38:	cbz	x10, 406f5c <ferror@plt+0x530c>
  406f3c:	stp	x29, x30, [sp, #-16]!
  406f40:	mov	x29, sp
  406f44:	bl	401c20 <__errno_location@plt>
  406f48:	mov	w8, #0xc                   	// #12
  406f4c:	str	w8, [x0]
  406f50:	mov	x0, xzr
  406f54:	ldp	x29, x30, [sp], #16
  406f58:	ret
  406f5c:	mov	x0, x9
  406f60:	b	4019e0 <calloc@plt>
  406f64:	stp	x29, x30, [sp, #-48]!
  406f68:	str	x21, [sp, #16]
  406f6c:	stp	x20, x19, [sp, #32]
  406f70:	mov	x29, sp
  406f74:	mov	x19, x0
  406f78:	bl	4018e0 <fileno@plt>
  406f7c:	tbnz	w0, #31, 406fe4 <ferror@plt+0x5394>
  406f80:	mov	x0, x19
  406f84:	bl	401be0 <__freading@plt>
  406f88:	cbz	w0, 406fa8 <ferror@plt+0x5358>
  406f8c:	mov	x0, x19
  406f90:	bl	4018e0 <fileno@plt>
  406f94:	mov	w2, #0x1                   	// #1
  406f98:	mov	x1, xzr
  406f9c:	bl	4018b0 <lseek@plt>
  406fa0:	cmn	x0, #0x1
  406fa4:	b.eq	406fe4 <ferror@plt+0x5394>  // b.none
  406fa8:	mov	x0, x19
  406fac:	bl	406ff8 <ferror@plt+0x53a8>
  406fb0:	cbz	w0, 406fe4 <ferror@plt+0x5394>
  406fb4:	bl	401c20 <__errno_location@plt>
  406fb8:	ldr	w21, [x0]
  406fbc:	mov	x20, x0
  406fc0:	mov	x0, x19
  406fc4:	bl	4018f0 <fclose@plt>
  406fc8:	cbz	w21, 406fd4 <ferror@plt+0x5384>
  406fcc:	mov	w0, #0xffffffff            	// #-1
  406fd0:	str	w21, [x20]
  406fd4:	ldp	x20, x19, [sp, #32]
  406fd8:	ldr	x21, [sp, #16]
  406fdc:	ldp	x29, x30, [sp], #48
  406fe0:	ret
  406fe4:	mov	x0, x19
  406fe8:	ldp	x20, x19, [sp, #32]
  406fec:	ldr	x21, [sp, #16]
  406ff0:	ldp	x29, x30, [sp], #48
  406ff4:	b	4018f0 <fclose@plt>
  406ff8:	stp	x29, x30, [sp, #-32]!
  406ffc:	str	x19, [sp, #16]
  407000:	mov	x19, x0
  407004:	mov	x29, sp
  407008:	cbz	x0, 407030 <ferror@plt+0x53e0>
  40700c:	mov	x0, x19
  407010:	bl	401be0 <__freading@plt>
  407014:	cbz	w0, 407030 <ferror@plt+0x53e0>
  407018:	ldrb	w8, [x19, #1]
  40701c:	tbz	w8, #0, 407030 <ferror@plt+0x53e0>
  407020:	mov	w2, #0x1                   	// #1
  407024:	mov	x0, x19
  407028:	mov	x1, xzr
  40702c:	bl	407040 <ferror@plt+0x53f0>
  407030:	mov	x0, x19
  407034:	ldr	x19, [sp, #16]
  407038:	ldp	x29, x30, [sp], #32
  40703c:	b	401b70 <fflush@plt>
  407040:	stp	x29, x30, [sp, #-48]!
  407044:	str	x21, [sp, #16]
  407048:	stp	x20, x19, [sp, #32]
  40704c:	ldp	x9, x8, [x0, #8]
  407050:	mov	w20, w2
  407054:	mov	x19, x0
  407058:	mov	x21, x1
  40705c:	cmp	x8, x9
  407060:	mov	x29, sp
  407064:	b.ne	40707c <ferror@plt+0x542c>  // b.any
  407068:	ldp	x9, x8, [x19, #32]
  40706c:	cmp	x8, x9
  407070:	b.ne	40707c <ferror@plt+0x542c>  // b.any
  407074:	ldr	x8, [x19, #72]
  407078:	cbz	x8, 407098 <ferror@plt+0x5448>
  40707c:	mov	x0, x19
  407080:	mov	x1, x21
  407084:	mov	w2, w20
  407088:	ldp	x20, x19, [sp, #32]
  40708c:	ldr	x21, [sp, #16]
  407090:	ldp	x29, x30, [sp], #48
  407094:	b	401ad0 <fseeko@plt>
  407098:	mov	x0, x19
  40709c:	bl	4018e0 <fileno@plt>
  4070a0:	mov	x1, x21
  4070a4:	mov	w2, w20
  4070a8:	bl	4018b0 <lseek@plt>
  4070ac:	cmn	x0, #0x1
  4070b0:	b.eq	4070cc <ferror@plt+0x547c>  // b.none
  4070b4:	ldr	w9, [x19]
  4070b8:	mov	x8, x0
  4070bc:	mov	w0, wzr
  4070c0:	str	x8, [x19, #144]
  4070c4:	and	w9, w9, #0xffffffef
  4070c8:	str	w9, [x19]
  4070cc:	ldp	x20, x19, [sp, #32]
  4070d0:	ldr	x21, [sp, #16]
  4070d4:	ldp	x29, x30, [sp], #48
  4070d8:	ret
  4070dc:	sub	sp, sp, #0x40
  4070e0:	stp	x29, x30, [sp, #16]
  4070e4:	add	x29, sp, #0x10
  4070e8:	cmp	x0, #0x0
  4070ec:	sub	x8, x29, #0x4
  4070f0:	stp	x20, x19, [sp, #48]
  4070f4:	csel	x20, x8, x0, eq  // eq = none
  4070f8:	mov	x0, x20
  4070fc:	stp	x22, x21, [sp, #32]
  407100:	mov	x22, x2
  407104:	mov	x19, x1
  407108:	bl	401800 <mbrtowc@plt>
  40710c:	mov	x21, x0
  407110:	cbz	x22, 407134 <ferror@plt+0x54e4>
  407114:	cmn	x21, #0x2
  407118:	b.cc	407134 <ferror@plt+0x54e4>  // b.lo, b.ul, b.last
  40711c:	mov	w0, wzr
  407120:	bl	407278 <ferror@plt+0x5628>
  407124:	tbnz	w0, #0, 407134 <ferror@plt+0x54e4>
  407128:	ldrb	w8, [x19]
  40712c:	mov	w21, #0x1                   	// #1
  407130:	str	w8, [x20]
  407134:	mov	x0, x21
  407138:	ldp	x20, x19, [sp, #48]
  40713c:	ldp	x22, x21, [sp, #32]
  407140:	ldp	x29, x30, [sp, #16]
  407144:	add	sp, sp, #0x40
  407148:	ret
  40714c:	stp	x29, x30, [sp, #-48]!
  407150:	str	x21, [sp, #16]
  407154:	stp	x20, x19, [sp, #32]
  407158:	mov	x29, sp
  40715c:	mov	x20, x0
  407160:	bl	4018c0 <__fpending@plt>
  407164:	ldr	w21, [x20]
  407168:	mov	x19, x0
  40716c:	mov	x0, x20
  407170:	bl	406f64 <ferror@plt+0x5314>
  407174:	mov	w8, w0
  407178:	tbnz	w21, #5, 4071ac <ferror@plt+0x555c>
  40717c:	cmp	w8, #0x0
  407180:	csetm	w0, ne  // ne = any
  407184:	cbnz	x19, 40719c <ferror@plt+0x554c>
  407188:	cbz	w8, 40719c <ferror@plt+0x554c>
  40718c:	bl	401c20 <__errno_location@plt>
  407190:	ldr	w8, [x0]
  407194:	cmp	w8, #0x9
  407198:	csetm	w0, ne  // ne = any
  40719c:	ldp	x20, x19, [sp, #32]
  4071a0:	ldr	x21, [sp, #16]
  4071a4:	ldp	x29, x30, [sp], #48
  4071a8:	ret
  4071ac:	cbnz	w8, 4071b8 <ferror@plt+0x5568>
  4071b0:	bl	401c20 <__errno_location@plt>
  4071b4:	str	wzr, [x0]
  4071b8:	mov	w0, #0xffffffff            	// #-1
  4071bc:	ldp	x20, x19, [sp, #32]
  4071c0:	ldr	x21, [sp, #16]
  4071c4:	ldp	x29, x30, [sp], #48
  4071c8:	ret
  4071cc:	stp	x29, x30, [sp, #-48]!
  4071d0:	stp	x22, x21, [sp, #16]
  4071d4:	stp	x20, x19, [sp, #32]
  4071d8:	mov	x29, sp
  4071dc:	mov	x20, x1
  4071e0:	bl	401920 <fopen@plt>
  4071e4:	mov	x19, x0
  4071e8:	cbz	x0, 407264 <ferror@plt+0x5614>
  4071ec:	mov	x0, x19
  4071f0:	bl	4018e0 <fileno@plt>
  4071f4:	cmp	w0, #0x2
  4071f8:	b.hi	407264 <ferror@plt+0x5614>  // b.pmore
  4071fc:	bl	4084e8 <ferror@plt+0x6898>
  407200:	tbnz	w0, #31, 407248 <ferror@plt+0x55f8>
  407204:	mov	w21, w0
  407208:	mov	x0, x19
  40720c:	bl	406f64 <ferror@plt+0x5314>
  407210:	cbnz	w0, 407228 <ferror@plt+0x55d8>
  407214:	mov	w0, w21
  407218:	mov	x1, x20
  40721c:	bl	4019b0 <fdopen@plt>
  407220:	mov	x19, x0
  407224:	cbnz	x0, 407264 <ferror@plt+0x5614>
  407228:	bl	401c20 <__errno_location@plt>
  40722c:	ldr	w22, [x0]
  407230:	mov	x20, x0
  407234:	mov	w0, w21
  407238:	bl	401a10 <close@plt>
  40723c:	mov	x19, xzr
  407240:	str	w22, [x20]
  407244:	b	407264 <ferror@plt+0x5614>
  407248:	bl	401c20 <__errno_location@plt>
  40724c:	ldr	w21, [x0]
  407250:	mov	x20, x0
  407254:	mov	x0, x19
  407258:	bl	406f64 <ferror@plt+0x5314>
  40725c:	mov	x19, xzr
  407260:	str	w21, [x20]
  407264:	mov	x0, x19
  407268:	ldp	x20, x19, [sp, #32]
  40726c:	ldp	x22, x21, [sp, #16]
  407270:	ldp	x29, x30, [sp], #48
  407274:	ret
  407278:	stp	x29, x30, [sp, #-32]!
  40727c:	mov	x1, xzr
  407280:	str	x19, [sp, #16]
  407284:	mov	x29, sp
  407288:	bl	401c40 <setlocale@plt>
  40728c:	cbz	x0, 4072b8 <ferror@plt+0x5668>
  407290:	adrp	x1, 409000 <ferror@plt+0x73b0>
  407294:	add	x1, x1, #0x6e9
  407298:	mov	x19, x0
  40729c:	bl	401ab0 <strcmp@plt>
  4072a0:	cbz	w0, 4072c8 <ferror@plt+0x5678>
  4072a4:	adrp	x1, 409000 <ferror@plt+0x73b0>
  4072a8:	add	x1, x1, #0x6eb
  4072ac:	mov	x0, x19
  4072b0:	bl	401ab0 <strcmp@plt>
  4072b4:	cbz	w0, 4072c8 <ferror@plt+0x5678>
  4072b8:	mov	w0, #0x1                   	// #1
  4072bc:	ldr	x19, [sp, #16]
  4072c0:	ldp	x29, x30, [sp], #32
  4072c4:	ret
  4072c8:	mov	w0, wzr
  4072cc:	ldr	x19, [sp, #16]
  4072d0:	ldp	x29, x30, [sp], #32
  4072d4:	ret
  4072d8:	ldr	x0, [x0, #16]
  4072dc:	ret
  4072e0:	ldr	x0, [x0, #24]
  4072e4:	ret
  4072e8:	ldr	x0, [x0, #32]
  4072ec:	ret
  4072f0:	ldp	x8, x9, [x0]
  4072f4:	cmp	x8, x9
  4072f8:	b.cs	407338 <ferror@plt+0x56e8>  // b.hs, b.nlast
  4072fc:	mov	x0, xzr
  407300:	b	407310 <ferror@plt+0x56c0>
  407304:	add	x8, x8, #0x10
  407308:	cmp	x8, x9
  40730c:	b.cs	40733c <ferror@plt+0x56ec>  // b.hs, b.nlast
  407310:	ldr	x10, [x8]
  407314:	cbz	x10, 407304 <ferror@plt+0x56b4>
  407318:	mov	x10, xzr
  40731c:	mov	x11, x8
  407320:	ldr	x11, [x11, #8]
  407324:	add	x10, x10, #0x1
  407328:	cbnz	x11, 407320 <ferror@plt+0x56d0>
  40732c:	cmp	x10, x0
  407330:	csel	x0, x10, x0, hi  // hi = pmore
  407334:	b	407304 <ferror@plt+0x56b4>
  407338:	mov	x0, xzr
  40733c:	ret
  407340:	ldp	x9, x10, [x0]
  407344:	cmp	x9, x10
  407348:	b.cs	407384 <ferror@plt+0x5734>  // b.hs, b.nlast
  40734c:	mov	x8, xzr
  407350:	mov	x11, xzr
  407354:	b	407364 <ferror@plt+0x5714>
  407358:	add	x9, x9, #0x10
  40735c:	cmp	x9, x10
  407360:	b.cs	40738c <ferror@plt+0x573c>  // b.hs, b.nlast
  407364:	ldr	x12, [x9]
  407368:	cbz	x12, 407358 <ferror@plt+0x5708>
  40736c:	mov	x12, x9
  407370:	ldr	x12, [x12, #8]
  407374:	add	x8, x8, #0x1
  407378:	cbnz	x12, 407370 <ferror@plt+0x5720>
  40737c:	add	x11, x11, #0x1
  407380:	b	407358 <ferror@plt+0x5708>
  407384:	mov	x11, xzr
  407388:	mov	x8, xzr
  40738c:	ldr	x9, [x0, #24]
  407390:	cmp	x11, x9
  407394:	b.ne	4073ac <ferror@plt+0x575c>  // b.any
  407398:	ldr	x9, [x0, #32]
  40739c:	cmp	x8, x9
  4073a0:	b.ne	4073ac <ferror@plt+0x575c>  // b.any
  4073a4:	mov	w0, #0x1                   	// #1
  4073a8:	ret
  4073ac:	mov	w0, wzr
  4073b0:	ret
  4073b4:	stp	x29, x30, [sp, #-48]!
  4073b8:	stp	x22, x21, [sp, #16]
  4073bc:	stp	x20, x19, [sp, #32]
  4073c0:	ldp	x8, x9, [x0]
  4073c4:	ldp	x20, x3, [x0, #24]
  4073c8:	ldr	x22, [x0, #16]
  4073cc:	mov	x19, x1
  4073d0:	cmp	x8, x9
  4073d4:	mov	x21, xzr
  4073d8:	mov	x29, sp
  4073dc:	b.cc	40746c <ferror@plt+0x581c>  // b.lo, b.ul, b.last
  4073e0:	adrp	x2, 409000 <ferror@plt+0x73b0>
  4073e4:	add	x2, x2, #0x6f1
  4073e8:	mov	w1, #0x1                   	// #1
  4073ec:	mov	x0, x19
  4073f0:	bl	401aa0 <__fprintf_chk@plt>
  4073f4:	adrp	x2, 409000 <ferror@plt+0x73b0>
  4073f8:	add	x2, x2, #0x709
  4073fc:	mov	w1, #0x1                   	// #1
  407400:	mov	x0, x19
  407404:	mov	x3, x22
  407408:	bl	401aa0 <__fprintf_chk@plt>
  40740c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  407410:	ucvtf	d0, x20
  407414:	fmov	d1, x8
  407418:	fmul	d0, d0, d1
  40741c:	ucvtf	d1, x22
  407420:	adrp	x2, 409000 <ferror@plt+0x73b0>
  407424:	fdiv	d0, d0, d1
  407428:	add	x2, x2, #0x721
  40742c:	mov	w1, #0x1                   	// #1
  407430:	mov	x0, x19
  407434:	mov	x3, x20
  407438:	bl	401aa0 <__fprintf_chk@plt>
  40743c:	mov	x0, x19
  407440:	mov	x3, x21
  407444:	ldp	x20, x19, [sp, #32]
  407448:	ldp	x22, x21, [sp, #16]
  40744c:	adrp	x2, 409000 <ferror@plt+0x73b0>
  407450:	add	x2, x2, #0x742
  407454:	mov	w1, #0x1                   	// #1
  407458:	ldp	x29, x30, [sp], #48
  40745c:	b	401aa0 <__fprintf_chk@plt>
  407460:	add	x8, x8, #0x10
  407464:	cmp	x8, x9
  407468:	b.cs	4073e0 <ferror@plt+0x5790>  // b.hs, b.nlast
  40746c:	ldr	x10, [x8]
  407470:	cbz	x10, 407460 <ferror@plt+0x5810>
  407474:	mov	x10, xzr
  407478:	mov	x11, x8
  40747c:	ldr	x11, [x11, #8]
  407480:	add	x10, x10, #0x1
  407484:	cbnz	x11, 40747c <ferror@plt+0x582c>
  407488:	cmp	x10, x21
  40748c:	csel	x21, x10, x21, hi  // hi = pmore
  407490:	b	407460 <ferror@plt+0x5810>
  407494:	stp	x29, x30, [sp, #-48]!
  407498:	stp	x20, x19, [sp, #32]
  40749c:	ldr	x8, [x0, #16]
  4074a0:	ldr	x9, [x0, #48]
  4074a4:	mov	x19, x0
  4074a8:	mov	x20, x1
  4074ac:	mov	x0, x1
  4074b0:	mov	x1, x8
  4074b4:	str	x21, [sp, #16]
  4074b8:	mov	x29, sp
  4074bc:	blr	x9
  4074c0:	ldr	x8, [x19, #16]
  4074c4:	cmp	x0, x8
  4074c8:	b.cs	40754c <ferror@plt+0x58fc>  // b.hs, b.nlast
  4074cc:	ldr	x8, [x19]
  4074d0:	add	x21, x8, x0, lsl #4
  4074d4:	ldr	x1, [x21]
  4074d8:	mov	x0, xzr
  4074dc:	cbz	x1, 407514 <ferror@plt+0x58c4>
  4074e0:	cbz	x8, 407514 <ferror@plt+0x58c4>
  4074e4:	cmp	x1, x20
  4074e8:	b.eq	407510 <ferror@plt+0x58c0>  // b.none
  4074ec:	ldr	x8, [x19, #56]
  4074f0:	mov	x0, x20
  4074f4:	blr	x8
  4074f8:	tbnz	w0, #0, 407524 <ferror@plt+0x58d4>
  4074fc:	ldr	x21, [x21, #8]
  407500:	cbz	x21, 407538 <ferror@plt+0x58e8>
  407504:	ldr	x1, [x21]
  407508:	cmp	x1, x20
  40750c:	b.ne	4074ec <ferror@plt+0x589c>  // b.any
  407510:	mov	x0, x20
  407514:	ldp	x20, x19, [sp, #32]
  407518:	ldr	x21, [sp, #16]
  40751c:	ldp	x29, x30, [sp], #48
  407520:	ret
  407524:	ldr	x0, [x21]
  407528:	ldp	x20, x19, [sp, #32]
  40752c:	ldr	x21, [sp, #16]
  407530:	ldp	x29, x30, [sp], #48
  407534:	ret
  407538:	mov	x0, xzr
  40753c:	ldp	x20, x19, [sp, #32]
  407540:	ldr	x21, [sp, #16]
  407544:	ldp	x29, x30, [sp], #48
  407548:	ret
  40754c:	bl	401a40 <abort@plt>
  407550:	stp	x29, x30, [sp, #-16]!
  407554:	ldr	x8, [x0, #32]
  407558:	mov	x29, sp
  40755c:	cbz	x8, 40757c <ferror@plt+0x592c>
  407560:	ldp	x8, x9, [x0]
  407564:	cmp	x8, x9
  407568:	b.cs	407588 <ferror@plt+0x5938>  // b.hs, b.nlast
  40756c:	ldr	x0, [x8], #16
  407570:	cbz	x0, 407564 <ferror@plt+0x5914>
  407574:	ldp	x29, x30, [sp], #16
  407578:	ret
  40757c:	mov	x0, xzr
  407580:	ldp	x29, x30, [sp], #16
  407584:	ret
  407588:	bl	401a40 <abort@plt>
  40758c:	stp	x29, x30, [sp, #-32]!
  407590:	stp	x20, x19, [sp, #16]
  407594:	ldr	x8, [x0, #16]
  407598:	ldr	x9, [x0, #48]
  40759c:	mov	x19, x0
  4075a0:	mov	x20, x1
  4075a4:	mov	x0, x1
  4075a8:	mov	x1, x8
  4075ac:	mov	x29, sp
  4075b0:	blr	x9
  4075b4:	ldr	x8, [x19, #16]
  4075b8:	cmp	x0, x8
  4075bc:	b.cs	407620 <ferror@plt+0x59d0>  // b.hs, b.nlast
  4075c0:	ldr	x8, [x19]
  4075c4:	add	x9, x8, x0, lsl #4
  4075c8:	ldp	x10, x9, [x9]
  4075cc:	cmp	x10, x20
  4075d0:	b.eq	4075dc <ferror@plt+0x598c>  // b.none
  4075d4:	cbnz	x9, 4075c8 <ferror@plt+0x5978>
  4075d8:	b	4075f0 <ferror@plt+0x59a0>
  4075dc:	cbz	x9, 4075f0 <ferror@plt+0x59a0>
  4075e0:	ldr	x0, [x9]
  4075e4:	ldp	x20, x19, [sp, #16]
  4075e8:	ldp	x29, x30, [sp], #32
  4075ec:	ret
  4075f0:	ldr	x9, [x19, #8]
  4075f4:	add	x8, x8, x0, lsl #4
  4075f8:	add	x8, x8, #0x10
  4075fc:	cmp	x8, x9
  407600:	b.cs	407610 <ferror@plt+0x59c0>  // b.hs, b.nlast
  407604:	ldr	x0, [x8], #16
  407608:	cbz	x0, 4075fc <ferror@plt+0x59ac>
  40760c:	b	4075e4 <ferror@plt+0x5994>
  407610:	mov	x0, xzr
  407614:	ldp	x20, x19, [sp, #16]
  407618:	ldp	x29, x30, [sp], #32
  40761c:	ret
  407620:	bl	401a40 <abort@plt>
  407624:	ldp	x9, x10, [x0]
  407628:	cmp	x9, x10
  40762c:	b.cs	407698 <ferror@plt+0x5a48>  // b.hs, b.nlast
  407630:	mov	x11, xzr
  407634:	ldr	x8, [x9]
  407638:	cbz	x8, 40767c <ferror@plt+0x5a2c>
  40763c:	cbz	x9, 40767c <ferror@plt+0x5a2c>
  407640:	mov	x10, x9
  407644:	cmp	x11, x2
  407648:	b.cs	4076a0 <ferror@plt+0x5a50>  // b.hs, b.nlast
  40764c:	ldr	x8, [x10]
  407650:	str	x8, [x1, x11, lsl #3]
  407654:	ldr	x10, [x10, #8]
  407658:	add	x8, x11, #0x1
  40765c:	mov	x11, x8
  407660:	cbnz	x10, 407644 <ferror@plt+0x59f4>
  407664:	ldr	x10, [x0, #8]
  407668:	add	x9, x9, #0x10
  40766c:	cmp	x9, x10
  407670:	mov	x11, x8
  407674:	b.cc	407634 <ferror@plt+0x59e4>  // b.lo, b.ul, b.last
  407678:	b	407690 <ferror@plt+0x5a40>
  40767c:	mov	x8, x11
  407680:	add	x9, x9, #0x10
  407684:	cmp	x9, x10
  407688:	mov	x11, x8
  40768c:	b.cc	407634 <ferror@plt+0x59e4>  // b.lo, b.ul, b.last
  407690:	mov	x0, x8
  407694:	ret
  407698:	mov	x0, xzr
  40769c:	ret
  4076a0:	mov	x0, x11
  4076a4:	ret
  4076a8:	stp	x29, x30, [sp, #-64]!
  4076ac:	stp	x24, x23, [sp, #16]
  4076b0:	stp	x22, x21, [sp, #32]
  4076b4:	stp	x20, x19, [sp, #48]
  4076b8:	ldp	x23, x8, [x0]
  4076bc:	mov	x29, sp
  4076c0:	cmp	x23, x8
  4076c4:	b.cs	4076dc <ferror@plt+0x5a8c>  // b.hs, b.nlast
  4076c8:	mov	x19, x2
  4076cc:	mov	x20, x0
  4076d0:	mov	x21, x1
  4076d4:	mov	x22, xzr
  4076d8:	b	4076f4 <ferror@plt+0x5aa4>
  4076dc:	mov	x22, xzr
  4076e0:	b	40772c <ferror@plt+0x5adc>
  4076e4:	ldr	x8, [x20, #8]
  4076e8:	add	x23, x23, #0x10
  4076ec:	cmp	x23, x8
  4076f0:	b.cs	40772c <ferror@plt+0x5adc>  // b.hs, b.nlast
  4076f4:	ldr	x0, [x23]
  4076f8:	cbz	x0, 4076e8 <ferror@plt+0x5a98>
  4076fc:	cbz	x23, 4076e8 <ferror@plt+0x5a98>
  407700:	mov	x1, x19
  407704:	blr	x21
  407708:	tbz	w0, #0, 40772c <ferror@plt+0x5adc>
  40770c:	mov	x24, x23
  407710:	ldr	x24, [x24, #8]
  407714:	add	x22, x22, #0x1
  407718:	cbz	x24, 4076e4 <ferror@plt+0x5a94>
  40771c:	ldr	x0, [x24]
  407720:	mov	x1, x19
  407724:	blr	x21
  407728:	tbnz	w0, #0, 407710 <ferror@plt+0x5ac0>
  40772c:	mov	x0, x22
  407730:	ldp	x20, x19, [sp, #48]
  407734:	ldp	x22, x21, [sp, #32]
  407738:	ldp	x24, x23, [sp, #16]
  40773c:	ldp	x29, x30, [sp], #64
  407740:	ret
  407744:	ldrb	w9, [x0]
  407748:	cbz	w9, 407778 <ferror@plt+0x5b28>
  40774c:	mov	x8, x0
  407750:	mov	x0, xzr
  407754:	add	x8, x8, #0x1
  407758:	lsl	x10, x0, #5
  40775c:	sub	x10, x10, x0
  407760:	add	x10, x10, w9, uxtb
  407764:	ldrb	w9, [x8], #1
  407768:	udiv	x11, x10, x1
  40776c:	msub	x0, x11, x1, x10
  407770:	cbnz	w9, 407758 <ferror@plt+0x5b08>
  407774:	ret
  407778:	mov	x0, xzr
  40777c:	ret
  407780:	adrp	x8, 409000 <ferror@plt+0x73b0>
  407784:	add	x8, x8, #0x75c
  407788:	ldr	w9, [x8, #16]
  40778c:	ldr	q0, [x8]
  407790:	str	w9, [x0, #16]
  407794:	str	q0, [x0]
  407798:	ret
  40779c:	stp	x29, x30, [sp, #-64]!
  4077a0:	adrp	x8, 407000 <ferror@plt+0x53b0>
  4077a4:	add	x8, x8, #0x984
  4077a8:	cmp	x2, #0x0
  4077ac:	adrp	x9, 407000 <ferror@plt+0x53b0>
  4077b0:	stp	x24, x23, [sp, #16]
  4077b4:	stp	x22, x21, [sp, #32]
  4077b8:	mov	x21, x0
  4077bc:	add	x9, x9, #0x994
  4077c0:	csel	x23, x8, x2, eq  // eq = none
  4077c4:	cmp	x3, #0x0
  4077c8:	mov	w0, #0x50                  	// #80
  4077cc:	stp	x20, x19, [sp, #48]
  4077d0:	mov	x29, sp
  4077d4:	mov	x19, x4
  4077d8:	mov	x22, x1
  4077dc:	csel	x24, x9, x3, eq  // eq = none
  4077e0:	bl	401930 <malloc@plt>
  4077e4:	mov	x20, x0
  4077e8:	cbz	x0, 40796c <ferror@plt+0x5d1c>
  4077ec:	adrp	x9, 409000 <ferror@plt+0x73b0>
  4077f0:	add	x9, x9, #0x75c
  4077f4:	cmp	x22, #0x0
  4077f8:	csel	x8, x9, x22, eq  // eq = none
  4077fc:	cmp	x8, x9
  407800:	str	x8, [x20, #40]
  407804:	b.eq	407888 <ferror@plt+0x5c38>  // b.none
  407808:	ldr	s0, [x8, #8]
  40780c:	mov	w9, #0xcccd                	// #52429
  407810:	movk	w9, #0x3dcc, lsl #16
  407814:	fmov	s1, w9
  407818:	fcmp	s0, s1
  40781c:	b.le	407960 <ferror@plt+0x5d10>
  407820:	mov	w9, #0x6666                	// #26214
  407824:	movk	w9, #0x3f66, lsl #16
  407828:	fmov	s1, w9
  40782c:	fcmp	s0, s1
  407830:	b.pl	407960 <ferror@plt+0x5d10>  // b.nfrst
  407834:	ldr	s1, [x8, #12]
  407838:	mov	w9, #0xcccd                	// #52429
  40783c:	movk	w9, #0x3f8c, lsl #16
  407840:	fmov	s2, w9
  407844:	fcmp	s1, s2
  407848:	b.le	407960 <ferror@plt+0x5d10>
  40784c:	ldr	s1, [x8]
  407850:	fcmp	s1, #0.0
  407854:	b.lt	407960 <ferror@plt+0x5d10>  // b.tstop
  407858:	mov	w9, #0xcccd                	// #52429
  40785c:	movk	w9, #0x3dcc, lsl #16
  407860:	fmov	s2, w9
  407864:	fadd	s1, s1, s2
  407868:	fcmp	s1, s0
  40786c:	b.pl	407960 <ferror@plt+0x5d10>  // b.nfrst
  407870:	ldr	s0, [x8, #4]
  407874:	fmov	s2, #1.000000000000000000e+00
  407878:	fcmp	s0, s2
  40787c:	b.hi	407960 <ferror@plt+0x5d10>  // b.pmore
  407880:	fcmp	s1, s0
  407884:	b.pl	407960 <ferror@plt+0x5d10>  // b.nfrst
  407888:	ldrb	w9, [x8, #16]
  40788c:	cbnz	w9, 4078b0 <ferror@plt+0x5c60>
  407890:	ldr	s0, [x8, #8]
  407894:	ucvtf	s1, x21
  407898:	mov	w8, #0x5f800000            	// #1602224128
  40789c:	fdiv	s0, s1, s0
  4078a0:	fmov	s1, w8
  4078a4:	fcmp	s0, s1
  4078a8:	b.ge	407960 <ferror@plt+0x5d10>  // b.tcont
  4078ac:	fcvtzu	x21, s0
  4078b0:	cmp	x21, #0xa
  4078b4:	mov	w8, #0xa                   	// #10
  4078b8:	csel	x8, x21, x8, hi  // hi = pmore
  4078bc:	orr	x21, x8, #0x1
  4078c0:	cmn	x21, #0x1
  4078c4:	b.eq	407960 <ferror@plt+0x5d10>  // b.none
  4078c8:	cmp	x21, #0xa
  4078cc:	b.cc	407904 <ferror@plt+0x5cb4>  // b.lo, b.ul, b.last
  4078d0:	mov	w9, #0xc                   	// #12
  4078d4:	mov	w10, #0x9                   	// #9
  4078d8:	mov	w8, #0x3                   	// #3
  4078dc:	udiv	x11, x21, x8
  4078e0:	msub	x11, x11, x8, x21
  4078e4:	cbz	x11, 407908 <ferror@plt+0x5cb8>
  4078e8:	add	x10, x10, x9
  4078ec:	add	x10, x10, #0x4
  4078f0:	add	x8, x8, #0x2
  4078f4:	cmp	x10, x21
  4078f8:	add	x9, x9, #0x8
  4078fc:	b.cc	4078dc <ferror@plt+0x5c8c>  // b.lo, b.ul, b.last
  407900:	b	407908 <ferror@plt+0x5cb8>
  407904:	mov	w8, #0x3                   	// #3
  407908:	udiv	x9, x21, x8
  40790c:	msub	x8, x9, x8, x21
  407910:	cbnz	x8, 407924 <ferror@plt+0x5cd4>
  407914:	add	x21, x21, #0x2
  407918:	cmn	x21, #0x1
  40791c:	b.ne	4078c8 <ferror@plt+0x5c78>  // b.any
  407920:	b	407960 <ferror@plt+0x5d10>
  407924:	lsr	x8, x21, #60
  407928:	cbnz	x8, 407960 <ferror@plt+0x5d10>
  40792c:	str	x21, [x20, #16]
  407930:	cbz	x21, 407960 <ferror@plt+0x5d10>
  407934:	mov	w1, #0x10                  	// #16
  407938:	mov	x0, x21
  40793c:	bl	406f18 <ferror@plt+0x52c8>
  407940:	str	x0, [x20]
  407944:	cbz	x0, 407960 <ferror@plt+0x5d10>
  407948:	add	x8, x0, x21, lsl #4
  40794c:	stp	xzr, xzr, [x20, #24]
  407950:	stp	x23, x24, [x20, #48]
  407954:	str	x8, [x20, #8]
  407958:	stp	x19, xzr, [x20, #64]
  40795c:	b	40796c <ferror@plt+0x5d1c>
  407960:	mov	x0, x20
  407964:	bl	401af0 <free@plt>
  407968:	mov	x20, xzr
  40796c:	mov	x0, x20
  407970:	ldp	x20, x19, [sp, #48]
  407974:	ldp	x22, x21, [sp, #32]
  407978:	ldp	x24, x23, [sp, #16]
  40797c:	ldp	x29, x30, [sp], #64
  407980:	ret
  407984:	ror	x8, x0, #3
  407988:	udiv	x9, x8, x1
  40798c:	msub	x0, x9, x1, x8
  407990:	ret
  407994:	cmp	x0, x1
  407998:	cset	w0, eq  // eq = none
  40799c:	ret
  4079a0:	stp	x29, x30, [sp, #-48]!
  4079a4:	str	x21, [sp, #16]
  4079a8:	stp	x20, x19, [sp, #32]
  4079ac:	ldp	x20, x8, [x0]
  4079b0:	mov	x19, x0
  4079b4:	mov	x29, sp
  4079b8:	b	4079c8 <ferror@plt+0x5d78>
  4079bc:	stp	xzr, xzr, [x20]
  4079c0:	ldr	x8, [x19, #8]
  4079c4:	add	x20, x20, #0x10
  4079c8:	cmp	x20, x8
  4079cc:	b.cs	407a34 <ferror@plt+0x5de4>  // b.hs, b.nlast
  4079d0:	ldr	x9, [x20]
  4079d4:	cbz	x9, 4079c4 <ferror@plt+0x5d74>
  4079d8:	ldr	x8, [x19, #64]
  4079dc:	ldr	x21, [x20, #8]
  4079e0:	cmp	x8, #0x0
  4079e4:	cset	w9, ne  // ne = any
  4079e8:	cbnz	x21, 407a20 <ferror@plt+0x5dd0>
  4079ec:	cbz	w9, 4079bc <ferror@plt+0x5d6c>
  4079f0:	ldr	x0, [x20]
  4079f4:	blr	x8
  4079f8:	b	4079bc <ferror@plt+0x5d6c>
  4079fc:	str	xzr, [x21]
  407a00:	ldr	x9, [x19, #72]
  407a04:	ldr	x10, [x21, #8]
  407a08:	cmp	x8, #0x0
  407a0c:	str	x9, [x21, #8]
  407a10:	str	x21, [x19, #72]
  407a14:	cset	w9, ne  // ne = any
  407a18:	mov	x21, x10
  407a1c:	cbz	x10, 4079ec <ferror@plt+0x5d9c>
  407a20:	tbz	w9, #0, 4079fc <ferror@plt+0x5dac>
  407a24:	ldr	x0, [x21]
  407a28:	blr	x8
  407a2c:	ldr	x8, [x19, #64]
  407a30:	b	4079fc <ferror@plt+0x5dac>
  407a34:	stp	xzr, xzr, [x19, #24]
  407a38:	ldp	x20, x19, [sp, #32]
  407a3c:	ldr	x21, [sp, #16]
  407a40:	ldp	x29, x30, [sp], #48
  407a44:	ret
  407a48:	stp	x29, x30, [sp, #-48]!
  407a4c:	stp	x20, x19, [sp, #32]
  407a50:	ldr	x8, [x0, #64]
  407a54:	mov	x19, x0
  407a58:	str	x21, [sp, #16]
  407a5c:	mov	x29, sp
  407a60:	cbz	x8, 407ab8 <ferror@plt+0x5e68>
  407a64:	ldr	x8, [x19, #32]
  407a68:	cbz	x8, 407ab8 <ferror@plt+0x5e68>
  407a6c:	ldp	x20, x8, [x19]
  407a70:	b	407a7c <ferror@plt+0x5e2c>
  407a74:	ldr	x8, [x19, #8]
  407a78:	add	x20, x20, #0x10
  407a7c:	cmp	x20, x8
  407a80:	b.cs	407ab8 <ferror@plt+0x5e68>  // b.hs, b.nlast
  407a84:	ldr	x0, [x20]
  407a88:	cbz	x0, 407a78 <ferror@plt+0x5e28>
  407a8c:	cbz	x20, 407a78 <ferror@plt+0x5e28>
  407a90:	ldr	x8, [x19, #64]
  407a94:	blr	x8
  407a98:	ldr	x21, [x20, #8]
  407a9c:	cbz	x21, 407a74 <ferror@plt+0x5e24>
  407aa0:	ldr	x0, [x21]
  407aa4:	ldr	x8, [x19, #64]
  407aa8:	blr	x8
  407aac:	ldr	x21, [x21, #8]
  407ab0:	cbnz	x21, 407aa0 <ferror@plt+0x5e50>
  407ab4:	b	407a74 <ferror@plt+0x5e24>
  407ab8:	ldp	x20, x8, [x19]
  407abc:	b	407ac4 <ferror@plt+0x5e74>
  407ac0:	add	x20, x20, #0x10
  407ac4:	cmp	x20, x8
  407ac8:	b.cs	407aec <ferror@plt+0x5e9c>  // b.hs, b.nlast
  407acc:	ldr	x0, [x20, #8]
  407ad0:	cbz	x0, 407ac0 <ferror@plt+0x5e70>
  407ad4:	ldr	x21, [x0, #8]
  407ad8:	bl	401af0 <free@plt>
  407adc:	mov	x0, x21
  407ae0:	cbnz	x21, 407ad4 <ferror@plt+0x5e84>
  407ae4:	ldr	x8, [x19, #8]
  407ae8:	b	407ac0 <ferror@plt+0x5e70>
  407aec:	ldr	x0, [x19, #72]
  407af0:	cbz	x0, 407b04 <ferror@plt+0x5eb4>
  407af4:	ldr	x20, [x0, #8]
  407af8:	bl	401af0 <free@plt>
  407afc:	mov	x0, x20
  407b00:	cbnz	x20, 407af4 <ferror@plt+0x5ea4>
  407b04:	ldr	x0, [x19]
  407b08:	bl	401af0 <free@plt>
  407b0c:	mov	x0, x19
  407b10:	ldp	x20, x19, [sp, #32]
  407b14:	ldr	x21, [sp, #16]
  407b18:	ldp	x29, x30, [sp], #48
  407b1c:	b	401af0 <free@plt>
  407b20:	sub	sp, sp, #0x90
  407b24:	stp	x29, x30, [sp, #80]
  407b28:	stp	x24, x23, [sp, #96]
  407b2c:	stp	x22, x21, [sp, #112]
  407b30:	stp	x20, x19, [sp, #128]
  407b34:	ldr	x8, [x0, #40]
  407b38:	mov	x19, x0
  407b3c:	add	x29, sp, #0x50
  407b40:	ldrb	w9, [x8, #16]
  407b44:	cbnz	w9, 407b68 <ferror@plt+0x5f18>
  407b48:	ldr	s0, [x8, #8]
  407b4c:	ucvtf	s1, x1
  407b50:	mov	w8, #0x5f800000            	// #1602224128
  407b54:	fdiv	s0, s1, s0
  407b58:	fmov	s1, w8
  407b5c:	fcmp	s0, s1
  407b60:	b.ge	407bec <ferror@plt+0x5f9c>  // b.tcont
  407b64:	fcvtzu	x1, s0
  407b68:	cmp	x1, #0xa
  407b6c:	mov	w8, #0xa                   	// #10
  407b70:	csel	x8, x1, x8, hi  // hi = pmore
  407b74:	orr	x20, x8, #0x1
  407b78:	cmn	x20, #0x1
  407b7c:	b.eq	407bec <ferror@plt+0x5f9c>  // b.none
  407b80:	cmp	x20, #0xa
  407b84:	b.cc	407bbc <ferror@plt+0x5f6c>  // b.lo, b.ul, b.last
  407b88:	mov	w9, #0xc                   	// #12
  407b8c:	mov	w10, #0x9                   	// #9
  407b90:	mov	w8, #0x3                   	// #3
  407b94:	udiv	x11, x20, x8
  407b98:	msub	x11, x11, x8, x20
  407b9c:	cbz	x11, 407bc0 <ferror@plt+0x5f70>
  407ba0:	add	x10, x10, x9
  407ba4:	add	x10, x10, #0x4
  407ba8:	add	x8, x8, #0x2
  407bac:	cmp	x10, x20
  407bb0:	add	x9, x9, #0x8
  407bb4:	b.cc	407b94 <ferror@plt+0x5f44>  // b.lo, b.ul, b.last
  407bb8:	b	407bc0 <ferror@plt+0x5f70>
  407bbc:	mov	w8, #0x3                   	// #3
  407bc0:	udiv	x9, x20, x8
  407bc4:	msub	x8, x9, x8, x20
  407bc8:	cbnz	x8, 407bdc <ferror@plt+0x5f8c>
  407bcc:	add	x20, x20, #0x2
  407bd0:	cmn	x20, #0x1
  407bd4:	b.ne	407b80 <ferror@plt+0x5f30>  // b.any
  407bd8:	b	407bec <ferror@plt+0x5f9c>
  407bdc:	sub	x8, x20, #0x1
  407be0:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  407be4:	cmp	x8, x9
  407be8:	b.ls	407c08 <ferror@plt+0x5fb8>  // b.plast
  407bec:	mov	w0, wzr
  407bf0:	ldp	x20, x19, [sp, #128]
  407bf4:	ldp	x22, x21, [sp, #112]
  407bf8:	ldp	x24, x23, [sp, #96]
  407bfc:	ldp	x29, x30, [sp, #80]
  407c00:	add	sp, sp, #0x90
  407c04:	ret
  407c08:	ldr	x8, [x19, #16]
  407c0c:	cmp	x20, x8
  407c10:	b.ne	407c1c <ferror@plt+0x5fcc>  // b.any
  407c14:	mov	w0, #0x1                   	// #1
  407c18:	b	407bf0 <ferror@plt+0x5fa0>
  407c1c:	mov	w1, #0x10                  	// #16
  407c20:	mov	x0, x20
  407c24:	bl	406f18 <ferror@plt+0x52c8>
  407c28:	str	x0, [sp]
  407c2c:	cbz	x0, 407bf0 <ferror@plt+0x5fa0>
  407c30:	add	x8, x0, x20, lsl #4
  407c34:	stp	x8, x20, [sp, #8]
  407c38:	stp	xzr, xzr, [sp, #24]
  407c3c:	ldur	q0, [x19, #40]
  407c40:	mov	x21, x19
  407c44:	mov	x0, sp
  407c48:	mov	x1, x19
  407c4c:	stur	q0, [sp, #40]
  407c50:	ldur	q0, [x19, #56]
  407c54:	mov	w2, wzr
  407c58:	stur	q0, [sp, #56]
  407c5c:	ldr	x8, [x21, #72]!
  407c60:	str	x8, [sp, #72]
  407c64:	bl	407d54 <ferror@plt+0x6104>
  407c68:	tbz	w0, #0, 407c94 <ferror@plt+0x6044>
  407c6c:	ldr	x0, [x19]
  407c70:	bl	401af0 <free@plt>
  407c74:	ldr	q0, [sp]
  407c78:	mov	w0, #0x1                   	// #1
  407c7c:	str	q0, [x19]
  407c80:	ldr	q0, [sp, #16]
  407c84:	str	q0, [x19, #16]
  407c88:	ldr	x8, [sp, #72]
  407c8c:	str	x8, [x19, #72]
  407c90:	b	407bf0 <ferror@plt+0x5fa0>
  407c94:	ldr	x8, [sp, #72]
  407c98:	str	x8, [x21]
  407c9c:	ldp	x22, x23, [sp]
  407ca0:	b	407cac <ferror@plt+0x605c>
  407ca4:	str	xzr, [x22, #8]
  407ca8:	add	x22, x22, #0x10
  407cac:	cmp	x22, x23
  407cb0:	b.cs	407d30 <ferror@plt+0x60e0>  // b.hs, b.nlast
  407cb4:	ldr	x8, [x22]
  407cb8:	cbz	x8, 407ca8 <ferror@plt+0x6058>
  407cbc:	ldr	x24, [x22, #8]
  407cc0:	cbz	x24, 407ca4 <ferror@plt+0x6054>
  407cc4:	ldr	x1, [x19, #16]
  407cc8:	b	407cf8 <ferror@plt+0x60a8>
  407ccc:	str	x20, [x9]
  407cd0:	ldr	x9, [x19, #24]
  407cd4:	add	x9, x9, #0x1
  407cd8:	str	x9, [x19, #24]
  407cdc:	mov	x9, x21
  407ce0:	str	xzr, [x24]
  407ce4:	ldr	x10, [x9]
  407ce8:	str	x10, [x24, #8]
  407cec:	str	x24, [x9]
  407cf0:	mov	x24, x8
  407cf4:	cbz	x8, 407ca4 <ferror@plt+0x6054>
  407cf8:	ldr	x20, [x24]
  407cfc:	ldr	x8, [x19, #48]
  407d00:	mov	x0, x20
  407d04:	blr	x8
  407d08:	ldr	x1, [x19, #16]
  407d0c:	cmp	x0, x1
  407d10:	b.cs	407d50 <ferror@plt+0x6100>  // b.hs, b.nlast
  407d14:	ldr	x8, [x19]
  407d18:	add	x9, x8, x0, lsl #4
  407d1c:	ldr	x10, [x9]
  407d20:	ldr	x8, [x24, #8]
  407d24:	cbz	x10, 407ccc <ferror@plt+0x607c>
  407d28:	add	x9, x9, #0x8
  407d2c:	b	407ce4 <ferror@plt+0x6094>
  407d30:	mov	x1, sp
  407d34:	mov	x0, x19
  407d38:	mov	w2, wzr
  407d3c:	bl	407d54 <ferror@plt+0x6104>
  407d40:	tbz	w0, #0, 407d50 <ferror@plt+0x6100>
  407d44:	ldr	x0, [sp]
  407d48:	bl	401af0 <free@plt>
  407d4c:	b	407bec <ferror@plt+0x5f9c>
  407d50:	bl	401a40 <abort@plt>
  407d54:	stp	x29, x30, [sp, #-80]!
  407d58:	str	x25, [sp, #16]
  407d5c:	stp	x24, x23, [sp, #32]
  407d60:	stp	x22, x21, [sp, #48]
  407d64:	stp	x20, x19, [sp, #64]
  407d68:	ldp	x23, x8, [x1]
  407d6c:	mov	x29, sp
  407d70:	cmp	x23, x8
  407d74:	b.cs	407f34 <ferror@plt+0x62e4>  // b.hs, b.nlast
  407d78:	mov	x19, x1
  407d7c:	mov	x20, x0
  407d80:	add	x24, x0, #0x48
  407d84:	tbz	w2, #0, 407e4c <ferror@plt+0x61fc>
  407d88:	b	407da0 <ferror@plt+0x6150>
  407d8c:	ldr	x8, [x19, #8]
  407d90:	str	xzr, [x23, #8]
  407d94:	add	x23, x23, #0x10
  407d98:	cmp	x23, x8
  407d9c:	b.cs	407f34 <ferror@plt+0x62e4>  // b.hs, b.nlast
  407da0:	ldr	x9, [x23]
  407da4:	cbz	x9, 407d94 <ferror@plt+0x6144>
  407da8:	ldr	x22, [x23, #8]
  407dac:	cbz	x22, 407d90 <ferror@plt+0x6140>
  407db0:	ldr	x1, [x20, #16]
  407db4:	b	407de4 <ferror@plt+0x6194>
  407db8:	str	x21, [x9]
  407dbc:	ldr	x9, [x20, #24]
  407dc0:	add	x9, x9, #0x1
  407dc4:	str	x9, [x20, #24]
  407dc8:	mov	x9, x24
  407dcc:	str	xzr, [x22]
  407dd0:	ldr	x10, [x9]
  407dd4:	str	x10, [x22, #8]
  407dd8:	str	x22, [x9]
  407ddc:	mov	x22, x8
  407de0:	cbz	x8, 407d8c <ferror@plt+0x613c>
  407de4:	ldr	x21, [x22]
  407de8:	ldr	x8, [x20, #48]
  407dec:	mov	x0, x21
  407df0:	blr	x8
  407df4:	ldr	x1, [x20, #16]
  407df8:	cmp	x0, x1
  407dfc:	b.cs	407f50 <ferror@plt+0x6300>  // b.hs, b.nlast
  407e00:	ldr	x8, [x20]
  407e04:	add	x9, x8, x0, lsl #4
  407e08:	ldr	x10, [x9]
  407e0c:	ldr	x8, [x22, #8]
  407e10:	cbz	x10, 407db8 <ferror@plt+0x6168>
  407e14:	add	x9, x9, #0x8
  407e18:	b	407dd0 <ferror@plt+0x6180>
  407e1c:	str	x21, [x8]
  407e20:	ldr	x8, [x20, #24]
  407e24:	add	x8, x8, #0x1
  407e28:	str	x8, [x20, #24]
  407e2c:	str	xzr, [x23]
  407e30:	ldr	x9, [x19, #24]
  407e34:	ldr	x8, [x19, #8]
  407e38:	sub	x9, x9, #0x1
  407e3c:	str	x9, [x19, #24]
  407e40:	add	x23, x23, #0x10
  407e44:	cmp	x23, x8
  407e48:	b.cs	407f34 <ferror@plt+0x62e4>  // b.hs, b.nlast
  407e4c:	ldr	x21, [x23]
  407e50:	cbz	x21, 407e40 <ferror@plt+0x61f0>
  407e54:	ldr	x22, [x23, #8]
  407e58:	ldr	x1, [x20, #16]
  407e5c:	cbnz	x22, 407e7c <ferror@plt+0x622c>
  407e60:	b	407ecc <ferror@plt+0x627c>
  407e64:	add	x9, x9, #0x8
  407e68:	ldr	x10, [x9]
  407e6c:	str	x10, [x22, #8]
  407e70:	str	x22, [x9]
  407e74:	mov	x22, x8
  407e78:	cbz	x8, 407ec8 <ferror@plt+0x6278>
  407e7c:	ldr	x21, [x22]
  407e80:	ldr	x8, [x20, #48]
  407e84:	mov	x0, x21
  407e88:	blr	x8
  407e8c:	ldr	x1, [x20, #16]
  407e90:	cmp	x0, x1
  407e94:	b.cs	407f50 <ferror@plt+0x6300>  // b.hs, b.nlast
  407e98:	ldr	x8, [x20]
  407e9c:	add	x9, x8, x0, lsl #4
  407ea0:	ldr	x10, [x9]
  407ea4:	ldr	x8, [x22, #8]
  407ea8:	cbnz	x10, 407e64 <ferror@plt+0x6214>
  407eac:	str	x21, [x9]
  407eb0:	ldr	x9, [x20, #24]
  407eb4:	add	x9, x9, #0x1
  407eb8:	str	x9, [x20, #24]
  407ebc:	mov	x9, x24
  407ec0:	str	xzr, [x22]
  407ec4:	b	407e68 <ferror@plt+0x6218>
  407ec8:	ldr	x21, [x23]
  407ecc:	str	xzr, [x23, #8]
  407ed0:	ldr	x8, [x20, #48]
  407ed4:	mov	x0, x21
  407ed8:	blr	x8
  407edc:	ldr	x8, [x20, #16]
  407ee0:	cmp	x0, x8
  407ee4:	b.cs	407f50 <ferror@plt+0x6300>  // b.hs, b.nlast
  407ee8:	ldr	x25, [x20]
  407eec:	mov	x22, x0
  407ef0:	add	x8, x25, x0, lsl #4
  407ef4:	ldr	x9, [x8]
  407ef8:	cbz	x9, 407e1c <ferror@plt+0x61cc>
  407efc:	ldr	x0, [x24]
  407f00:	cbz	x0, 407f10 <ferror@plt+0x62c0>
  407f04:	ldr	x8, [x0, #8]
  407f08:	str	x8, [x24]
  407f0c:	b	407f1c <ferror@plt+0x62cc>
  407f10:	mov	w0, #0x10                  	// #16
  407f14:	bl	401930 <malloc@plt>
  407f18:	cbz	x0, 407f38 <ferror@plt+0x62e8>
  407f1c:	str	x21, [x0]
  407f20:	add	x8, x25, x22, lsl #4
  407f24:	ldr	x9, [x8, #8]
  407f28:	str	x9, [x0, #8]
  407f2c:	str	x0, [x8, #8]
  407f30:	b	407e2c <ferror@plt+0x61dc>
  407f34:	mov	w0, #0x1                   	// #1
  407f38:	ldp	x20, x19, [sp, #64]
  407f3c:	ldp	x22, x21, [sp, #48]
  407f40:	ldp	x24, x23, [sp, #32]
  407f44:	ldr	x25, [sp, #16]
  407f48:	ldp	x29, x30, [sp], #80
  407f4c:	ret
  407f50:	bl	401a40 <abort@plt>
  407f54:	stp	x29, x30, [sp, #-80]!
  407f58:	str	x25, [sp, #16]
  407f5c:	stp	x24, x23, [sp, #32]
  407f60:	stp	x22, x21, [sp, #48]
  407f64:	stp	x20, x19, [sp, #64]
  407f68:	mov	x29, sp
  407f6c:	cbz	x1, 408238 <ferror@plt+0x65e8>
  407f70:	mov	x20, x1
  407f74:	ldr	x8, [x0, #48]
  407f78:	ldr	x1, [x0, #16]
  407f7c:	mov	x19, x0
  407f80:	mov	x0, x20
  407f84:	mov	x21, x2
  407f88:	blr	x8
  407f8c:	ldr	x8, [x19, #16]
  407f90:	cmp	x0, x8
  407f94:	b.cs	408238 <ferror@plt+0x65e8>  // b.hs, b.nlast
  407f98:	ldr	x25, [x19]
  407f9c:	mov	x22, x0
  407fa0:	add	x23, x25, x0, lsl #4
  407fa4:	ldr	x1, [x23]
  407fa8:	cbz	x1, 407fd0 <ferror@plt+0x6380>
  407fac:	cmp	x1, x20
  407fb0:	b.eq	408144 <ferror@plt+0x64f4>  // b.none
  407fb4:	ldr	x8, [x19, #56]
  407fb8:	mov	x0, x20
  407fbc:	blr	x8
  407fc0:	mov	x24, x23
  407fc4:	tbz	w0, #0, 408158 <ferror@plt+0x6508>
  407fc8:	ldr	x8, [x24]
  407fcc:	cbnz	x8, 408148 <ferror@plt+0x64f8>
  407fd0:	ldr	x8, [x19, #40]
  407fd4:	ldp	x10, x9, [x19, #16]
  407fd8:	ldr	s1, [x8, #8]
  407fdc:	ucvtf	s0, x10
  407fe0:	ucvtf	s2, x9
  407fe4:	fmul	s3, s1, s0
  407fe8:	fcmp	s3, s2
  407fec:	b.pl	408128 <ferror@plt+0x64d8>  // b.nfrst
  407ff0:	adrp	x9, 409000 <ferror@plt+0x73b0>
  407ff4:	add	x9, x9, #0x75c
  407ff8:	cmp	x8, x9
  407ffc:	b.eq	40808c <ferror@plt+0x643c>  // b.none
  408000:	mov	w10, #0xcccd                	// #52429
  408004:	movk	w10, #0x3dcc, lsl #16
  408008:	fmov	s3, w10
  40800c:	fcmp	s1, s3
  408010:	b.le	40807c <ferror@plt+0x642c>
  408014:	mov	w10, #0x6666                	// #26214
  408018:	movk	w10, #0x3f66, lsl #16
  40801c:	fmov	s3, w10
  408020:	fcmp	s1, s3
  408024:	b.pl	40807c <ferror@plt+0x642c>  // b.nfrst
  408028:	ldr	s3, [x8, #12]
  40802c:	mov	w10, #0xcccd                	// #52429
  408030:	movk	w10, #0x3f8c, lsl #16
  408034:	fmov	s4, w10
  408038:	fcmp	s3, s4
  40803c:	b.le	40807c <ferror@plt+0x642c>
  408040:	ldr	s3, [x8]
  408044:	fcmp	s3, #0.0
  408048:	b.lt	40807c <ferror@plt+0x642c>  // b.tstop
  40804c:	mov	w10, #0xcccd                	// #52429
  408050:	movk	w10, #0x3dcc, lsl #16
  408054:	fmov	s4, w10
  408058:	fadd	s3, s3, s4
  40805c:	fcmp	s3, s1
  408060:	b.pl	40807c <ferror@plt+0x642c>  // b.nfrst
  408064:	ldr	s4, [x8, #4]
  408068:	fmov	s5, #1.000000000000000000e+00
  40806c:	fcmp	s4, s5
  408070:	b.hi	40807c <ferror@plt+0x642c>  // b.pmore
  408074:	fcmp	s3, s4
  408078:	b.mi	408090 <ferror@plt+0x6440>  // b.first
  40807c:	mov	w8, #0xcccd                	// #52429
  408080:	movk	w8, #0x3f4c, lsl #16
  408084:	fmov	s1, w8
  408088:	str	x9, [x19, #40]
  40808c:	mov	x8, x9
  408090:	fmul	s3, s1, s0
  408094:	fcmp	s3, s2
  408098:	b.pl	408128 <ferror@plt+0x64d8>  // b.nfrst
  40809c:	ldr	s2, [x8, #12]
  4080a0:	ldrb	w8, [x8, #16]
  4080a4:	fmul	s0, s2, s0
  4080a8:	cmp	w8, #0x0
  4080ac:	fmul	s1, s1, s0
  4080b0:	mov	w8, #0x5f800000            	// #1602224128
  4080b4:	fcsel	s0, s1, s0, eq  // eq = none
  4080b8:	fmov	s1, w8
  4080bc:	fcmp	s0, s1
  4080c0:	b.ge	4081d4 <ferror@plt+0x6584>  // b.tcont
  4080c4:	fcvtzu	x1, s0
  4080c8:	mov	x0, x19
  4080cc:	bl	407b20 <ferror@plt+0x5ed0>
  4080d0:	tbz	w0, #0, 4081d4 <ferror@plt+0x6584>
  4080d4:	ldr	x8, [x19, #48]
  4080d8:	ldr	x1, [x19, #16]
  4080dc:	mov	x0, x20
  4080e0:	blr	x8
  4080e4:	ldr	x8, [x19, #16]
  4080e8:	cmp	x0, x8
  4080ec:	b.cs	408238 <ferror@plt+0x65e8>  // b.hs, b.nlast
  4080f0:	ldr	x22, [x19]
  4080f4:	mov	x21, x0
  4080f8:	add	x23, x22, x0, lsl #4
  4080fc:	ldr	x1, [x23]
  408100:	cbz	x1, 408128 <ferror@plt+0x64d8>
  408104:	cmp	x1, x20
  408108:	mov	x8, x20
  40810c:	b.eq	408124 <ferror@plt+0x64d4>  // b.none
  408110:	ldr	x8, [x19, #56]
  408114:	mov	x0, x20
  408118:	blr	x8
  40811c:	tbz	w0, #0, 4081fc <ferror@plt+0x65ac>
  408120:	ldr	x8, [x23]
  408124:	cbnz	x8, 408238 <ferror@plt+0x65e8>
  408128:	ldr	x8, [x23]
  40812c:	cbz	x8, 408188 <ferror@plt+0x6538>
  408130:	ldr	x0, [x19, #72]
  408134:	cbz	x0, 4081a4 <ferror@plt+0x6554>
  408138:	ldr	x8, [x0, #8]
  40813c:	str	x8, [x19, #72]
  408140:	b	4081b0 <ferror@plt+0x6560>
  408144:	mov	x8, x20
  408148:	mov	w0, wzr
  40814c:	cbz	x21, 4081d8 <ferror@plt+0x6588>
  408150:	str	x8, [x21]
  408154:	b	4081d8 <ferror@plt+0x6588>
  408158:	add	x24, x25, x22, lsl #4
  40815c:	ldr	x8, [x24, #8]!
  408160:	cbz	x8, 407fd0 <ferror@plt+0x6380>
  408164:	ldr	x1, [x8]
  408168:	cmp	x1, x20
  40816c:	b.eq	4081f0 <ferror@plt+0x65a0>  // b.none
  408170:	ldr	x8, [x19, #56]
  408174:	mov	x0, x20
  408178:	blr	x8
  40817c:	ldr	x24, [x24]
  408180:	tbz	w0, #0, 40815c <ferror@plt+0x650c>
  408184:	b	407fc8 <ferror@plt+0x6378>
  408188:	str	x20, [x23]
  40818c:	ldur	q0, [x19, #24]
  408190:	mov	w0, #0x1                   	// #1
  408194:	dup	v1.2d, x0
  408198:	add	v0.2d, v0.2d, v1.2d
  40819c:	stur	q0, [x19, #24]
  4081a0:	b	4081d8 <ferror@plt+0x6588>
  4081a4:	mov	w0, #0x10                  	// #16
  4081a8:	bl	401930 <malloc@plt>
  4081ac:	cbz	x0, 4081d4 <ferror@plt+0x6584>
  4081b0:	str	x20, [x0]
  4081b4:	ldr	x8, [x23, #8]
  4081b8:	str	x8, [x0, #8]
  4081bc:	str	x0, [x23, #8]
  4081c0:	ldr	x8, [x19, #32]
  4081c4:	mov	w0, #0x1                   	// #1
  4081c8:	add	x8, x8, #0x1
  4081cc:	str	x8, [x19, #32]
  4081d0:	b	4081d8 <ferror@plt+0x6588>
  4081d4:	mov	w0, #0xffffffff            	// #-1
  4081d8:	ldp	x20, x19, [sp, #64]
  4081dc:	ldp	x22, x21, [sp, #48]
  4081e0:	ldp	x24, x23, [sp, #32]
  4081e4:	ldr	x25, [sp, #16]
  4081e8:	ldp	x29, x30, [sp], #80
  4081ec:	ret
  4081f0:	mov	x8, x20
  4081f4:	cbnz	x8, 408148 <ferror@plt+0x64f8>
  4081f8:	b	407fd0 <ferror@plt+0x6380>
  4081fc:	add	x21, x22, x21, lsl #4
  408200:	ldr	x8, [x21, #8]!
  408204:	cbz	x8, 408128 <ferror@plt+0x64d8>
  408208:	ldr	x1, [x8]
  40820c:	cmp	x1, x20
  408210:	b.eq	408230 <ferror@plt+0x65e0>  // b.none
  408214:	ldr	x8, [x19, #56]
  408218:	mov	x0, x20
  40821c:	blr	x8
  408220:	ldr	x21, [x21]
  408224:	tbz	w0, #0, 408200 <ferror@plt+0x65b0>
  408228:	ldr	x8, [x21]
  40822c:	b	408124 <ferror@plt+0x64d4>
  408230:	mov	x8, x20
  408234:	b	408124 <ferror@plt+0x64d4>
  408238:	bl	401a40 <abort@plt>
  40823c:	stp	x29, x30, [sp, #-32]!
  408240:	mov	x29, sp
  408244:	add	x2, x29, #0x18
  408248:	str	x19, [sp, #16]
  40824c:	mov	x19, x1
  408250:	bl	407f54 <ferror@plt+0x6304>
  408254:	ldr	x8, [x29, #24]
  408258:	cmp	w0, #0x0
  40825c:	csel	x8, x8, x19, eq  // eq = none
  408260:	ldr	x19, [sp, #16]
  408264:	cmn	w0, #0x1
  408268:	csel	x0, xzr, x8, eq  // eq = none
  40826c:	ldp	x29, x30, [sp], #32
  408270:	ret
  408274:	stp	x29, x30, [sp, #-64]!
  408278:	stp	x22, x21, [sp, #32]
  40827c:	stp	x20, x19, [sp, #48]
  408280:	ldr	x8, [x0, #16]
  408284:	ldr	x9, [x0, #48]
  408288:	mov	x20, x0
  40828c:	mov	x19, x1
  408290:	mov	x0, x1
  408294:	mov	x1, x8
  408298:	str	x23, [sp, #16]
  40829c:	mov	x29, sp
  4082a0:	blr	x9
  4082a4:	ldr	x8, [x20, #16]
  4082a8:	cmp	x0, x8
  4082ac:	b.cs	4084a8 <ferror@plt+0x6858>  // b.hs, b.nlast
  4082b0:	ldr	x23, [x20]
  4082b4:	mov	x21, x0
  4082b8:	add	x22, x23, x0, lsl #4
  4082bc:	ldr	x1, [x22]
  4082c0:	cbz	x1, 408330 <ferror@plt+0x66e0>
  4082c4:	cmp	x1, x19
  4082c8:	b.eq	4082e0 <ferror@plt+0x6690>  // b.none
  4082cc:	ldr	x8, [x20, #56]
  4082d0:	mov	x0, x19
  4082d4:	blr	x8
  4082d8:	tbz	w0, #0, 4082f8 <ferror@plt+0x66a8>
  4082dc:	ldr	x19, [x22]
  4082e0:	add	x8, x23, x21, lsl #4
  4082e4:	ldr	x8, [x8, #8]
  4082e8:	cbz	x8, 408338 <ferror@plt+0x66e8>
  4082ec:	ldr	q0, [x8]
  4082f0:	str	q0, [x22]
  4082f4:	b	408358 <ferror@plt+0x6708>
  4082f8:	add	x21, x23, x21, lsl #4
  4082fc:	ldr	x9, [x21, #8]!
  408300:	cbz	x9, 408330 <ferror@plt+0x66e0>
  408304:	ldr	x1, [x9]
  408308:	cmp	x1, x19
  40830c:	b.eq	408344 <ferror@plt+0x66f4>  // b.none
  408310:	ldr	x8, [x20, #56]
  408314:	mov	x0, x19
  408318:	blr	x8
  40831c:	ldr	x8, [x21]
  408320:	tbnz	w0, #0, 40834c <ferror@plt+0x66fc>
  408324:	ldr	x9, [x8, #8]!
  408328:	mov	x21, x8
  40832c:	cbnz	x9, 408304 <ferror@plt+0x66b4>
  408330:	mov	x19, xzr
  408334:	b	408490 <ferror@plt+0x6840>
  408338:	str	xzr, [x22]
  40833c:	cbnz	x19, 40836c <ferror@plt+0x671c>
  408340:	b	408490 <ferror@plt+0x6840>
  408344:	mov	x8, x9
  408348:	b	408350 <ferror@plt+0x6700>
  40834c:	ldr	x19, [x8]
  408350:	ldr	x9, [x8, #8]
  408354:	str	x9, [x21]
  408358:	str	xzr, [x8]
  40835c:	ldr	x9, [x20, #72]
  408360:	str	x9, [x8, #8]
  408364:	str	x8, [x20, #72]
  408368:	cbz	x19, 408490 <ferror@plt+0x6840>
  40836c:	ldr	x8, [x20, #32]
  408370:	sub	x8, x8, #0x1
  408374:	str	x8, [x20, #32]
  408378:	ldr	x8, [x22]
  40837c:	cbnz	x8, 408490 <ferror@plt+0x6840>
  408380:	ldp	x10, x9, [x20, #16]
  408384:	ldr	x8, [x20, #40]
  408388:	sub	x9, x9, #0x1
  40838c:	str	x9, [x20, #24]
  408390:	ldr	s2, [x8]
  408394:	ucvtf	s0, x10
  408398:	ucvtf	s1, x9
  40839c:	fmul	s3, s2, s0
  4083a0:	fcmp	s3, s1
  4083a4:	b.le	408490 <ferror@plt+0x6840>
  4083a8:	adrp	x9, 409000 <ferror@plt+0x73b0>
  4083ac:	add	x9, x9, #0x75c
  4083b0:	cmp	x8, x9
  4083b4:	b.eq	40843c <ferror@plt+0x67ec>  // b.none
  4083b8:	ldr	s3, [x8, #8]
  4083bc:	mov	w10, #0xcccd                	// #52429
  4083c0:	movk	w10, #0x3dcc, lsl #16
  4083c4:	fmov	s4, w10
  4083c8:	fcmp	s3, s4
  4083cc:	b.le	408434 <ferror@plt+0x67e4>
  4083d0:	mov	w10, #0x6666                	// #26214
  4083d4:	movk	w10, #0x3f66, lsl #16
  4083d8:	fmov	s4, w10
  4083dc:	fcmp	s3, s4
  4083e0:	b.pl	408434 <ferror@plt+0x67e4>  // b.nfrst
  4083e4:	fcmp	s2, #0.0
  4083e8:	b.lt	408434 <ferror@plt+0x67e4>  // b.tstop
  4083ec:	ldr	s4, [x8, #12]
  4083f0:	mov	w10, #0xcccd                	// #52429
  4083f4:	movk	w10, #0x3f8c, lsl #16
  4083f8:	fmov	s5, w10
  4083fc:	fcmp	s4, s5
  408400:	b.le	408434 <ferror@plt+0x67e4>
  408404:	mov	w10, #0xcccd                	// #52429
  408408:	movk	w10, #0x3dcc, lsl #16
  40840c:	fmov	s4, w10
  408410:	fadd	s4, s2, s4
  408414:	fcmp	s4, s3
  408418:	b.pl	408434 <ferror@plt+0x67e4>  // b.nfrst
  40841c:	ldr	s3, [x8, #4]
  408420:	fmov	s5, #1.000000000000000000e+00
  408424:	fcmp	s3, s5
  408428:	b.hi	408434 <ferror@plt+0x67e4>  // b.pmore
  40842c:	fcmp	s4, s3
  408430:	b.mi	408440 <ferror@plt+0x67f0>  // b.first
  408434:	fmov	s2, wzr
  408438:	str	x9, [x20, #40]
  40843c:	mov	x8, x9
  408440:	fmul	s2, s2, s0
  408444:	fcmp	s2, s1
  408448:	b.le	408490 <ferror@plt+0x6840>
  40844c:	ldr	s1, [x8, #4]
  408450:	ldrb	w9, [x8, #16]
  408454:	fmul	s0, s1, s0
  408458:	cbnz	w9, 408464 <ferror@plt+0x6814>
  40845c:	ldr	s1, [x8, #8]
  408460:	fmul	s0, s0, s1
  408464:	fcvtzu	x1, s0
  408468:	mov	x0, x20
  40846c:	bl	407b20 <ferror@plt+0x5ed0>
  408470:	tbnz	w0, #0, 408490 <ferror@plt+0x6840>
  408474:	ldr	x0, [x20, #72]
  408478:	cbz	x0, 40848c <ferror@plt+0x683c>
  40847c:	ldr	x21, [x0, #8]
  408480:	bl	401af0 <free@plt>
  408484:	mov	x0, x21
  408488:	cbnz	x21, 40847c <ferror@plt+0x682c>
  40848c:	str	xzr, [x20, #72]
  408490:	mov	x0, x19
  408494:	ldp	x20, x19, [sp, #48]
  408498:	ldp	x22, x21, [sp, #32]
  40849c:	ldr	x23, [sp, #16]
  4084a0:	ldp	x29, x30, [sp], #64
  4084a4:	ret
  4084a8:	bl	401a40 <abort@plt>
  4084ac:	stp	x29, x30, [sp, #-16]!
  4084b0:	mov	w0, #0xe                   	// #14
  4084b4:	mov	x29, sp
  4084b8:	bl	401910 <nl_langinfo@plt>
  4084bc:	adrp	x8, 409000 <ferror@plt+0x73b0>
  4084c0:	add	x8, x8, #0x36b
  4084c4:	cmp	x0, #0x0
  4084c8:	csel	x8, x8, x0, eq  // eq = none
  4084cc:	ldrb	w9, [x8]
  4084d0:	adrp	x10, 409000 <ferror@plt+0x73b0>
  4084d4:	add	x10, x10, #0x770
  4084d8:	cmp	w9, #0x0
  4084dc:	csel	x0, x10, x8, eq  // eq = none
  4084e0:	ldp	x29, x30, [sp], #16
  4084e4:	ret
  4084e8:	mov	w2, #0x3                   	// #3
  4084ec:	mov	w1, wzr
  4084f0:	b	4084f4 <ferror@plt+0x68a4>
  4084f4:	sub	sp, sp, #0x100
  4084f8:	stp	x29, x30, [sp, #208]
  4084fc:	add	x29, sp, #0xd0
  408500:	mov	x8, #0xffffffffffffffd0    	// #-48
  408504:	mov	x9, sp
  408508:	sub	x10, x29, #0x50
  40850c:	stp	x20, x19, [sp, #240]
  408510:	mov	w19, w0
  408514:	movk	x8, #0xff80, lsl #32
  408518:	add	x11, x29, #0x30
  40851c:	cmp	w1, #0xb
  408520:	add	x9, x9, #0x80
  408524:	add	x10, x10, #0x30
  408528:	stp	x22, x21, [sp, #224]
  40852c:	stp	x2, x3, [x29, #-80]
  408530:	stp	x4, x5, [x29, #-64]
  408534:	stp	x6, x7, [x29, #-48]
  408538:	stp	q1, q2, [sp, #16]
  40853c:	stp	q3, q4, [sp, #48]
  408540:	str	q0, [sp]
  408544:	stp	q5, q6, [sp, #80]
  408548:	str	q7, [sp, #112]
  40854c:	stp	x9, x8, [x29, #-16]
  408550:	stp	x11, x10, [x29, #-32]
  408554:	b.hi	4085a0 <ferror@plt+0x6950>  // b.pmore
  408558:	mov	w8, #0x1                   	// #1
  40855c:	lsl	w8, w8, w1
  408560:	mov	w9, #0x514                 	// #1300
  408564:	tst	w8, w9
  408568:	b.ne	4085d8 <ferror@plt+0x6988>  // b.any
  40856c:	mov	w9, #0xa0a                 	// #2570
  408570:	tst	w8, w9
  408574:	b.ne	4085cc <ferror@plt+0x697c>  // b.any
  408578:	cbnz	w1, 4085a0 <ferror@plt+0x6950>
  40857c:	ldursw	x8, [x29, #-8]
  408580:	tbz	w8, #31, 408680 <ferror@plt+0x6a30>
  408584:	add	w9, w8, #0x8
  408588:	cmn	w8, #0x8
  40858c:	stur	w9, [x29, #-8]
  408590:	b.gt	408680 <ferror@plt+0x6a30>
  408594:	ldur	x9, [x29, #-24]
  408598:	add	x8, x9, x8
  40859c:	b	40868c <ferror@plt+0x6a3c>
  4085a0:	sub	w8, w1, #0x400
  4085a4:	cmp	w8, #0xa
  4085a8:	b.hi	40865c <ferror@plt+0x6a0c>  // b.pmore
  4085ac:	mov	w9, #0x1                   	// #1
  4085b0:	lsl	w9, w9, w8
  4085b4:	mov	w10, #0x285                 	// #645
  4085b8:	tst	w9, w10
  4085bc:	b.ne	4085d8 <ferror@plt+0x6988>  // b.any
  4085c0:	mov	w10, #0x502                 	// #1282
  4085c4:	tst	w9, w10
  4085c8:	b.eq	408630 <ferror@plt+0x69e0>  // b.none
  4085cc:	mov	w0, w19
  4085d0:	bl	401b50 <fcntl@plt>
  4085d4:	b	408614 <ferror@plt+0x69c4>
  4085d8:	ldursw	x8, [x29, #-8]
  4085dc:	tbz	w8, #31, 4085fc <ferror@plt+0x69ac>
  4085e0:	add	w9, w8, #0x8
  4085e4:	cmn	w8, #0x8
  4085e8:	stur	w9, [x29, #-8]
  4085ec:	b.gt	4085fc <ferror@plt+0x69ac>
  4085f0:	ldur	x9, [x29, #-24]
  4085f4:	add	x8, x9, x8
  4085f8:	b	408608 <ferror@plt+0x69b8>
  4085fc:	ldur	x8, [x29, #-32]
  408600:	add	x9, x8, #0x8
  408604:	stur	x9, [x29, #-32]
  408608:	ldr	w2, [x8]
  40860c:	mov	w0, w19
  408610:	bl	401b50 <fcntl@plt>
  408614:	mov	w20, w0
  408618:	mov	w0, w20
  40861c:	ldp	x20, x19, [sp, #240]
  408620:	ldp	x22, x21, [sp, #224]
  408624:	ldp	x29, x30, [sp, #208]
  408628:	add	sp, sp, #0x100
  40862c:	ret
  408630:	cmp	w8, #0x6
  408634:	b.ne	40865c <ferror@plt+0x6a0c>  // b.any
  408638:	ldursw	x8, [x29, #-8]
  40863c:	tbz	w8, #31, 40869c <ferror@plt+0x6a4c>
  408640:	add	w9, w8, #0x8
  408644:	cmn	w8, #0x8
  408648:	stur	w9, [x29, #-8]
  40864c:	b.gt	40869c <ferror@plt+0x6a4c>
  408650:	ldur	x9, [x29, #-24]
  408654:	add	x8, x9, x8
  408658:	b	4086a8 <ferror@plt+0x6a58>
  40865c:	ldursw	x8, [x29, #-8]
  408660:	tbz	w8, #31, 408708 <ferror@plt+0x6ab8>
  408664:	add	w9, w8, #0x8
  408668:	cmn	w8, #0x8
  40866c:	stur	w9, [x29, #-8]
  408670:	b.gt	408708 <ferror@plt+0x6ab8>
  408674:	ldur	x9, [x29, #-24]
  408678:	add	x8, x9, x8
  40867c:	b	408714 <ferror@plt+0x6ac4>
  408680:	ldur	x8, [x29, #-32]
  408684:	add	x9, x8, #0x8
  408688:	stur	x9, [x29, #-32]
  40868c:	ldr	w2, [x8]
  408690:	mov	w0, w19
  408694:	mov	w1, wzr
  408698:	b	408610 <ferror@plt+0x69c0>
  40869c:	ldur	x8, [x29, #-32]
  4086a0:	add	x9, x8, #0x8
  4086a4:	stur	x9, [x29, #-32]
  4086a8:	adrp	x22, 41a000 <ferror@plt+0x183b0>
  4086ac:	ldr	w9, [x22, #1080]
  4086b0:	ldr	w21, [x8]
  4086b4:	tbnz	w9, #31, 408730 <ferror@plt+0x6ae0>
  4086b8:	mov	w1, #0x406                 	// #1030
  4086bc:	mov	w0, w19
  4086c0:	mov	w2, w21
  4086c4:	bl	401b50 <fcntl@plt>
  4086c8:	mov	w20, w0
  4086cc:	tbz	w0, #31, 408724 <ferror@plt+0x6ad4>
  4086d0:	bl	401c20 <__errno_location@plt>
  4086d4:	ldr	w8, [x0]
  4086d8:	cmp	w8, #0x16
  4086dc:	b.ne	408724 <ferror@plt+0x6ad4>  // b.any
  4086e0:	mov	w0, w19
  4086e4:	mov	w1, wzr
  4086e8:	mov	w2, w21
  4086ec:	bl	401b50 <fcntl@plt>
  4086f0:	mov	w20, w0
  4086f4:	tbnz	w0, #31, 408618 <ferror@plt+0x69c8>
  4086f8:	mov	w8, #0xffffffff            	// #-1
  4086fc:	str	w8, [x22, #1080]
  408700:	mov	w8, #0x1                   	// #1
  408704:	b	408750 <ferror@plt+0x6b00>
  408708:	ldur	x8, [x29, #-32]
  40870c:	add	x9, x8, #0x8
  408710:	stur	x9, [x29, #-32]
  408714:	ldr	x2, [x8]
  408718:	mov	w0, w19
  40871c:	bl	401b50 <fcntl@plt>
  408720:	b	408614 <ferror@plt+0x69c4>
  408724:	mov	w8, #0x1                   	// #1
  408728:	str	w8, [x22, #1080]
  40872c:	b	408618 <ferror@plt+0x69c8>
  408730:	mov	w0, w19
  408734:	mov	w1, wzr
  408738:	mov	w2, w21
  40873c:	bl	401b50 <fcntl@plt>
  408740:	ldr	w8, [x22, #1080]
  408744:	mov	w20, w0
  408748:	cmn	w8, #0x1
  40874c:	cset	w8, eq  // eq = none
  408750:	cbz	w8, 408618 <ferror@plt+0x69c8>
  408754:	tbnz	w20, #31, 408618 <ferror@plt+0x69c8>
  408758:	mov	w1, #0x1                   	// #1
  40875c:	mov	w0, w20
  408760:	bl	401b50 <fcntl@plt>
  408764:	tbnz	w0, #31, 408780 <ferror@plt+0x6b30>
  408768:	orr	w2, w0, #0x1
  40876c:	mov	w1, #0x2                   	// #2
  408770:	mov	w0, w20
  408774:	bl	401b50 <fcntl@plt>
  408778:	cmn	w0, #0x1
  40877c:	b.ne	408618 <ferror@plt+0x69c8>  // b.any
  408780:	bl	401c20 <__errno_location@plt>
  408784:	ldr	w21, [x0]
  408788:	mov	x19, x0
  40878c:	mov	w0, w20
  408790:	bl	401a10 <close@plt>
  408794:	str	w21, [x19]
  408798:	mov	w20, #0xffffffff            	// #-1
  40879c:	b	408618 <ferror@plt+0x69c8>
  4087a0:	stp	x29, x30, [sp, #-64]!
  4087a4:	mov	x29, sp
  4087a8:	stp	x19, x20, [sp, #16]
  4087ac:	adrp	x20, 419000 <ferror@plt+0x173b0>
  4087b0:	add	x20, x20, #0xdf0
  4087b4:	stp	x21, x22, [sp, #32]
  4087b8:	adrp	x21, 419000 <ferror@plt+0x173b0>
  4087bc:	add	x21, x21, #0xde8
  4087c0:	sub	x20, x20, x21
  4087c4:	mov	w22, w0
  4087c8:	stp	x23, x24, [sp, #48]
  4087cc:	mov	x23, x1
  4087d0:	mov	x24, x2
  4087d4:	bl	4017c8 <mbrtowc@plt-0x38>
  4087d8:	cmp	xzr, x20, asr #3
  4087dc:	b.eq	408808 <ferror@plt+0x6bb8>  // b.none
  4087e0:	asr	x20, x20, #3
  4087e4:	mov	x19, #0x0                   	// #0
  4087e8:	ldr	x3, [x21, x19, lsl #3]
  4087ec:	mov	x2, x24
  4087f0:	add	x19, x19, #0x1
  4087f4:	mov	x1, x23
  4087f8:	mov	w0, w22
  4087fc:	blr	x3
  408800:	cmp	x20, x19
  408804:	b.ne	4087e8 <ferror@plt+0x6b98>  // b.any
  408808:	ldp	x19, x20, [sp, #16]
  40880c:	ldp	x21, x22, [sp, #32]
  408810:	ldp	x23, x24, [sp, #48]
  408814:	ldp	x29, x30, [sp], #64
  408818:	ret
  40881c:	nop
  408820:	ret
  408824:	nop
  408828:	adrp	x2, 41a000 <ferror@plt+0x183b0>
  40882c:	mov	x1, #0x0                   	// #0
  408830:	ldr	x2, [x2, #568]
  408834:	b	401890 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408838 <.fini>:
  408838:	stp	x29, x30, [sp, #-16]!
  40883c:	mov	x29, sp
  408840:	ldp	x29, x30, [sp], #16
  408844:	ret
