
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/vendor/lowrisc_ibex/rtl/ibex_pkg.sv Coverage: 99%</h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Copyright 2017 ETH Zurich and University of Bologna, see also CREDITS.md.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">/**</pre>
<pre style="margin:0; padding:0 "> * Package with constants used by Ibex</pre>
<pre style="margin:0; padding:0 "> */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">package ibex_pkg;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">/////////////</pre>
<pre style="margin:0; padding:0 ">// Opcodes //</pre>
<pre style="margin:0; padding:0 ">/////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [6:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_LOAD     = 7'h03,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_MISC_MEM = 7'h0f,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_OP_IMM   = 7'h13,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_AUIPC    = 7'h17,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_STORE    = 7'h23,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_OP       = 7'h33,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_LUI      = 7'h37,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_BRANCH   = 7'h63,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_JALR     = 7'h67,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_JAL      = 7'h6f,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OPCODE_SYSTEM   = 7'h73</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} opcode_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">////////////////////</pre>
<pre style="margin:0; padding:0 ">// ALU operations //</pre>
<pre style="margin:0; padding:0 ">////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [4:0] {</pre>
<pre style="margin:0; padding:0 ">  // Arithmetics</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_ADD,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_SUB,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Logics</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_XOR,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_OR,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_AND,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Shifts</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_SRA,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_SRL,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_SLL,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Comparisons</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_LT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_LTU,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_GE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_GEU,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_EQ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_NE,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Set lower than</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_SLT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ALU_SLTU</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} alu_op_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [1:0] {</pre>
<pre style="margin:0; padding:0 ">  // Multiplier/divider</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  MD_OP_MULL,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  MD_OP_MULH,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  MD_OP_DIV,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  MD_OP_REM</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} md_op_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">//////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">// Control and status registers //</pre>
<pre style="margin:0; padding:0 ">//////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// CSR operations</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_OP_READ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_OP_WRITE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_OP_SET,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_OP_CLEAR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} csr_op_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Privileged mode</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic[1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PRIV_LVL_M = 2'b11,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PRIV_LVL_H = 2'b10,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PRIV_LVL_S = 2'b01,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PRIV_LVL_U = 2'b00</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} priv_lvl_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Constants for the dcsr.xdebugver fields</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic[3:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   XDEBUGVER_NO     = 4'd0, // no external debug support</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   XDEBUGVER_STD    = 4'd4, // external debug according to RISC-V debug spec</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   XDEBUGVER_NONSTD = 4'd15 // debug not conforming to RISC-V debug spec</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} x_debug_ver_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">//////////////</pre>
<pre style="margin:0; padding:0 ">// ID stage //</pre>
<pre style="margin:0; padding:0 ">//////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Operand a selection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic[1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OP_A_REG_A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OP_A_FWD,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OP_A_CURRPC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OP_A_IMM</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} op_a_sel_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Immediate a selection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_A_Z,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_A_ZERO</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} imm_a_sel_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Operand b selection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OP_B_REG_B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  OP_B_IMM</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} op_b_sel_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Immediate b selection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [2:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_B_I,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_B_S,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_B_B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_B_U,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_B_J,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_B_INCR_PC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  IMM_B_INCR_ADDR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} imm_b_sel_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Regfile write data selection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  RF_WD_LSU,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  RF_WD_EX,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  RF_WD_CSR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} rf_wd_sel_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">//////////////</pre>
<pre style="margin:0; padding:0 ">// IF stage //</pre>
<pre style="margin:0; padding:0 ">//////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// PC mux selection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [2:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PC_BOOT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PC_JUMP,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PC_EXC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PC_ERET,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PC_DRET</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} pc_sel_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Exception PC mux selection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_PC_EXC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_PC_IRQ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_PC_DBD,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_PC_DBG_EXC // Exception while in debug mode</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} exc_pc_sel_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Exception cause</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [5:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_IRQ_SOFTWARE_M     = {1'b1, 5'd03},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_IRQ_TIMER_M        = {1'b1, 5'd07},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_IRQ_EXTERNAL_M     = {1'b1, 5'd11},</pre>
<pre style="margin:0; padding:0 ">  // EXC_CAUSE_IRQ_FAST_0      = {1'b1, 5'd16},</pre>
<pre style="margin:0; padding:0 ">  // EXC_CAUSE_IRQ_FAST_14     = {1'b1, 5'd30},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_IRQ_NM             = {1'b1, 5'd31}, // == EXC_CAUSE_IRQ_FAST_15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_INSN_ADDR_MISA     = {1'b0, 5'd00},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_INSTR_ACCESS_FAULT = {1'b0, 5'd01},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_ILLEGAL_INSN       = {1'b0, 5'd02},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_BREAKPOINT         = {1'b0, 5'd03},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_LOAD_ACCESS_FAULT  = {1'b0, 5'd05},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_STORE_ACCESS_FAULT = {1'b0, 5'd07},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_ECALL_UMODE        = {1'b0, 5'd08},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  EXC_CAUSE_ECALL_MMODE        = {1'b0, 5'd11}</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} exc_cause_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Debug cause</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [2:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  DBG_CAUSE_NONE    = 3'h0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  DBG_CAUSE_EBREAK  = 3'h1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  DBG_CAUSE_TRIGGER = 3'h2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  DBG_CAUSE_HALTREQ = 3'h3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  DBG_CAUSE_STEP    = 3'h4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} dbg_cause_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// PMP constants</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned PMP_MAX_REGIONS      = 16;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned PMP_CFG_W            = 8;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// PMP acces type</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned PMP_I = 0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned PMP_D = 1;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PMP_ACC_EXEC    = 2'b00,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PMP_ACC_WRITE   = 2'b01,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PMP_ACC_READ    = 2'b10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} pmp_req_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// PMP cfg structures</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PMP_MODE_OFF   = 2'b00,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PMP_MODE_TOR   = 2'b01,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PMP_MODE_NA4   = 2'b10,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  PMP_MODE_NAPOT = 2'b11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} pmp_cfg_mode_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          lock;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  pmp_cfg_mode_e mode;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          exec;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          write;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          read;</pre>
<pre id="id218" style="background-color: #FFB6C1; margin:0; padding:0 ">} pmp_cfg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">typedef enum logic[11:0] {</pre>
<pre style="margin:0; padding:0 ">  // Machine information</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHARTID   = 12'hF14,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Machine trap setup</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MSTATUS   = 12'h300,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MISA      = 12'h301,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MIE       = 12'h304,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MTVEC     = 12'h305,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Machine trap handling</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MSCRATCH  = 12'h340,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MEPC      = 12'h341,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MCAUSE    = 12'h342,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MTVAL     = 12'h343,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MIP       = 12'h344,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Physical memory protection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPCFG0   = 12'h3A0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPCFG1   = 12'h3A1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPCFG2   = 12'h3A2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPCFG3   = 12'h3A3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR0  = 12'h3B0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR1  = 12'h3B1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR2  = 12'h3B2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR3  = 12'h3B3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR4  = 12'h3B4,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR5  = 12'h3B5,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR6  = 12'h3B6,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR7  = 12'h3B7,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR8  = 12'h3B8,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR9  = 12'h3B9,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR10 = 12'h3BA,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR11 = 12'h3BB,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR12 = 12'h3BC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR13 = 12'h3BD,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR14 = 12'h3BE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_PMPADDR15 = 12'h3BF,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Debug trigger</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_TSELECT   = 12'h7A0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_TDATA1    = 12'h7A1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_TDATA2    = 12'h7A2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_TDATA3    = 12'h7A3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MCONTEXT  = 12'h7A8,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_SCONTEXT  = 12'h7AA,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Debug/trace</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_DCSR      = 12'h7b0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_DPC       = 12'h7b1,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Debug</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_DSCRATCH0 = 12'h7b2, // optional</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_DSCRATCH1 = 12'h7b3, // optional</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Machine Counter/Timers</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MCOUNTINHIBIT  = 12'h320,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT3     = 12'h323,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT4     = 12'h324,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT5     = 12'h325,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT6     = 12'h326,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT7     = 12'h327,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT8     = 12'h328,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT9     = 12'h329,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT10    = 12'h32A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT11    = 12'h32B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT12    = 12'h32C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT13    = 12'h32D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT14    = 12'h32E,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT15    = 12'h32F,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT16    = 12'h330,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT17    = 12'h331,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT18    = 12'h332,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT19    = 12'h333,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT20    = 12'h334,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT21    = 12'h335,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT22    = 12'h336,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT23    = 12'h337,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT24    = 12'h338,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT25    = 12'h339,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT26    = 12'h33A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT27    = 12'h33B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT28    = 12'h33C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT29    = 12'h33D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT30    = 12'h33E,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMEVENT31    = 12'h33F,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MCYCLE         = 12'hB00,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MINSTRET       = 12'hB02,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER3   = 12'hB03,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER4   = 12'hB04,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER5   = 12'hB05,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER6   = 12'hB06,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER7   = 12'hB07,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER8   = 12'hB08,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER9   = 12'hB09,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER10  = 12'hB0A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER11  = 12'hB0B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER12  = 12'hB0C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER13  = 12'hB0D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER14  = 12'hB0E,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER15  = 12'hB0F,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER16  = 12'hB10,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER17  = 12'hB11,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER18  = 12'hB12,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER19  = 12'hB13,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER20  = 12'hB14,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER21  = 12'hB15,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER22  = 12'hB16,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER23  = 12'hB17,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER24  = 12'hB18,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER25  = 12'hB19,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER26  = 12'hB1A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER27  = 12'hB1B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER28  = 12'hB1C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER29  = 12'hB1D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER30  = 12'hB1E,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER31  = 12'hB1F,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MCYCLEH        = 12'hB80,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MINSTRETH      = 12'hB82,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER3H  = 12'hB83,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER4H  = 12'hB84,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER5H  = 12'hB85,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER6H  = 12'hB86,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER7H  = 12'hB87,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER8H  = 12'hB88,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER9H  = 12'hB89,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER10H = 12'hB8A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER11H = 12'hB8B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER12H = 12'hB8C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER13H = 12'hB8D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER14H = 12'hB8E,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER15H = 12'hB8F,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER16H = 12'hB90,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER17H = 12'hB91,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER18H = 12'hB92,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER19H = 12'hB93,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER20H = 12'hB94,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER21H = 12'hB95,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER22H = 12'hB96,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER23H = 12'hB97,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER24H = 12'hB98,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER25H = 12'hB99,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER26H = 12'hB9A,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER27H = 12'hB9B,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER28H = 12'hB9C,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER29H = 12'hB9D,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER30H = 12'hB9E,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  CSR_MHPMCOUNTER31H = 12'hB9F</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">} csr_num_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// CSR pmp-related offsets</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter logic [11:0] CSR_OFF_PMP_CFG  = 12'h3A0; // pmp_cfg  @ 12'h3a0 - 12'h3a3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter logic [11:0] CSR_OFF_PMP_ADDR = 12'h3B0; // pmp_addr @ 12'h3b0 - 12'h3bf</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// CSR status bits</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MSTATUS_MIE_BIT      = 3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MSTATUS_MPIE_BIT     = 7;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MSTATUS_MPP_BIT_LOW  = 11;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MSTATUS_MPP_BIT_HIGH = 12;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MSTATUS_MPRV_BIT     = 17;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MSTATUS_TW_BIT       = 21;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// CSR interrupt pending/enable bits</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MSIX_BIT      = 3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MTIX_BIT      = 7;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MEIX_BIT      = 11;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MFIX_BIT_LOW  = 16;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">parameter int unsigned CSR_MFIX_BIT_HIGH = 30;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endpackage</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
