{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716189270445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716189270446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 09:14:30 2024 " "Processing started: Mon May 20 09:14:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716189270446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189270446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL " "Command: quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189270446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716189270735 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1716189270735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/saturation.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/saturation.v" { { "Info" "ISGN_ENTITY_NAME" "1 saturation_positive " "Found entity 1: saturation_positive" {  } { { "../blocks/saturation.v" "" { Text "C:/FPGA/Projects/blocks/saturation.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276961 ""} { "Info" "ISGN_ENTITY_NAME" "2 saturation " "Found entity 2: saturation" {  } { { "../blocks/saturation.v" "" { Text "C:/FPGA/Projects/blocks/saturation.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debug.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_display_old " "Found entity 1: debug_display_old" {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276962 ""} { "Info" "ISGN_ENTITY_NAME" "2 debug_display " "Found entity 2: debug_display" {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 PI " "Found entity 1: PI" {  } { { "../blocks/control.v" "" { Text "C:/FPGA/Projects/blocks/control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry_deg " "Found entity 1: trigonometry_deg" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276969 ""} { "Info" "ISGN_ENTITY_NAME" "2 trigonometry_rad " "Found entity 2: trigonometry_rad" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_core " "Found entity 1: regularization_core" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276970 ""} { "Info" "ISGN_ENTITY_NAME" "2 regularization " "Found entity 2: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/rectifier_sensing.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/rectifier_sensing.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensing_Ibat " "Found entity 1: sensing_Ibat" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276971 ""} { "Info" "ISGN_ENTITY_NAME" "2 sensing_Vbat " "Found entity 2: sensing_Vbat" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/manual_value_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/manual_value_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 value_control " "Found entity 1: value_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi " "Found entity 1: hybrid_control_theta_phi" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta.v(103) " "Verilog HDL information at hybrid_control_theta.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716189276975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta " "Found entity 1: hybrid_control_theta" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_phi.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/hybrid_control_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_phi_x " "Found entity 1: hybrid_control_phi_x" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276977 ""} { "Info" "ISGN_ENTITY_NAME" "2 hybrid_control_phi " "Found entity 2: hybrid_control_phi" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_mixed.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_mixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_mixed " "Found entity 1: hybrid_control_mixed" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/frequency_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control " "Found entity 1: frequency_control" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276979 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(190) " "Verilog HDL warning at display_7seg.v(190): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716189276980 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(309) " "Verilog HDL warning at display_7seg.v(309): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 309 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716189276981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/display_7seg.v 5 5 " "Found 5 design units, including 5 entities, in source file /fpga/projects/blocks/display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276981 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec2hex " "Found entity 2: dec2hex" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276981 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2seg " "Found entity 3: dec2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276981 ""} { "Info" "ISGN_ENTITY_NAME" "4 num2seg " "Found entity 4: num2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276981 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex2seg_couple " "Found entity 5: hex2seg_couple" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_core " "Found entity 1: debounce_core" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276982 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_core " "Found entity 1: dead_time_core" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276983 ""} { "Info" "ISGN_ENTITY_NAME" "2 dead_time " "Found entity 2: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_up " "Found entity 1: counter_up" {  } { { "../blocks/counter.v" "" { Text "C:/FPGA/Projects/blocks/counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABS " "Found entity 1: ABS" {  } { { "../blocks/ABS.v" "" { Text "C:/FPGA/Projects/blocks/ABS.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/hybridcontrol_theta_phi_ol/pll_theta_phi_ol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/hybridcontrol_theta_phi_ol/pll_theta_phi_ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_theta_phi_OL " "Found entity 1: PLL_theta_phi_OL" {  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189276987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189276987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 hybrid_control_mixed.v(87) " "Verilog HDL Implicit Net warning at hybrid_control_mixed.v(87): created implicit net for \"C0\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189276987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button top_hybridcontrol_theta_phi_cl.v(89) " "Verilog HDL Declaration information at top_hybridcontrol_theta_phi_cl.v(89): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716189277136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw top_hybridcontrol_theta_phi_cl.v(88) " "Verilog HDL Declaration information at top_hybridcontrol_theta_phi_cl.v(88): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716189277136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_hybridcontrol_theta_phi_cl.v 1 1 " "Using design file top_hybridcontrol_theta_phi_cl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_HybridControl_theta_phi_CL " "Found entity 1: TOP_HybridControl_theta_phi_CL" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189277136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716189277136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SEG0_PHI top_hybridcontrol_theta_phi_cl.v(338) " "Verilog HDL Implicit Net warning at top_hybridcontrol_theta_phi_cl.v(338): created implicit net for \"SEG0_PHI\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SEG1_PHI top_hybridcontrol_theta_phi_cl.v(339) " "Verilog HDL Implicit Net warning at top_hybridcontrol_theta_phi_cl.v(339): created implicit net for \"SEG1_PHI\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 339 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_HybridControl_theta_phi_CL " "Elaborating entity \"TOP_HybridControl_theta_phi_CL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716189277138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAA_copy top_hybridcontrol_theta_phi_cl.v(119) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_cl.v(119): object \"DAA_copy\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716189277138 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadtime top_hybridcontrol_theta_phi_cl.v(133) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_cl.v(133): object \"deadtime\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716189277138 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESTART top_hybridcontrol_theta_phi_cl.v(157) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_cl.v(157): object \"RESTART\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716189277139 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[35..25\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[35..25\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[23\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[23\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[21\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[21\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[19\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[19\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[17\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[17\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[15\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[15\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[13\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[13\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[11\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[11\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[9..0\] top_hybridcontrol_theta_phi_cl.v(95) " "Output port \"GPIO0\[9..0\]\" at top_hybridcontrol_theta_phi_cl.v(95) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277142 "|TOP_HybridControl_theta_phi_CL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_theta_phi_OL PLL_theta_phi_OL:PLL_inst " "Elaborating entity \"PLL_theta_phi_OL\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "PLL_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\"" {  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "altpll_component" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\"" {  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 500 " "Parameter \"clk3_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5000 " "Parameter \"clk4_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 10 " "Parameter \"clk4_duty_cycle\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189277192 ""}  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716189277192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189277225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189277225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control_mixed hybrid_control_mixed:hybrid_control_mixed_inst " "Elaborating entity \"hybrid_control_mixed\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "hybrid_control_mixed_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277228 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S3 hybrid_control_mixed.v(58) " "Verilog HDL warning at hybrid_control_mixed.v(58): object S3 used but never assigned" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716189277229 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 30 hybrid_control_mixed.v(110) " "Verilog HDL assignment warning at hybrid_control_mixed.v(110): truncated value with size 31 to match size of target (30)" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277229 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S3\[30..17\] 0 hybrid_control_mixed.v(58) " "Net \"S3\[30..17\]\" at hybrid_control_mixed.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716189277229 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigonometry_deg hybrid_control_mixed:hybrid_control_mixed_inst\|trigonometry_deg:trigonometry_ZVS_inst " "Elaborating entity \"trigonometry_deg\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|trigonometry_deg:trigonometry_ZVS_inst\"" {  } { { "../blocks/hybrid_control_mixed.v" "trigonometry_ZVS_inst" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277229 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(40) " "Verilog HDL Case Statement warning at trigonometry.v(40): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 40 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1716189277234 "|TOP_HybridControl_theta_phi_CL|hybrid_control_theta:hybrid_control_theta_inst|trigonometry_deg:trigonometry_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(585) " "Verilog HDL Case Statement warning at trigonometry.v(585): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 585 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1716189277234 "|TOP_HybridControl_theta_phi_CL|hybrid_control_theta:hybrid_control_theta_inst|trigonometry_deg:trigonometry_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regularization hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst " "Elaborating entity \"regularization\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\"" {  } { { "../blocks/hybrid_control_mixed.v" "regularization_4bit_inst" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277240 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_signal\[2\] regularization.v(71) " "Output port \"o_signal\[2\]\" at regularization.v(71) has no driver" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716189277240 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regularization_core hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core " "Elaborating entity \"regularization_core\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\"" {  } { { "../blocks/regularization.v" "REG\[0\].reg_core" { Text "C:/FPGA/Projects/blocks/regularization.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|debounce:debounce_inst\"" {  } { { "../blocks/regularization.v" "debounce_inst" { Text "C:/FPGA/Projects/blocks/regularization.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_core hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|debounce:debounce_inst\|debounce_core:DB\[0\].db_core " "Elaborating entity \"debounce_core\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|debounce:debounce_inst\|debounce_core:DB\[0\].db_core\"" {  } { { "../blocks/debounce.v" "DB\[0\].db_core" { Text "C:/FPGA/Projects/blocks/debounce.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num2seg num2seg:num2seg_PHI " "Elaborating entity \"num2seg\" for hierarchy \"num2seg:num2seg_PHI\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "num2seg_PHI" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2hex num2seg:num2seg_PHI\|dec2hex:dec2hex_inst " "Elaborating entity \"dec2hex\" for hierarchy \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\"" {  } { { "../blocks/display_7seg.v" "dec2hex_inst" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg num2seg:num2seg_PHI\|hex2seg:hex2seg_0 " "Elaborating entity \"hex2seg\" for hierarchy \"num2seg:num2seg_PHI\|hex2seg:hex2seg_0\"" {  } { { "../blocks/display_7seg.v" "hex2seg_0" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_control value_control:phi_control " "Elaborating entity \"value_control\" for hierarchy \"value_control:phi_control\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "phi_control" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(49) " "Verilog HDL assignment warning at manual_value_control.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277248 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(56) " "Verilog HDL assignment warning at manual_value_control.v(56): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277248 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(63) " "Verilog HDL assignment warning at manual_value_control.v(63): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277248 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(65) " "Verilog HDL assignment warning at manual_value_control.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277248 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(69) " "Verilog HDL assignment warning at manual_value_control.v(69): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277248 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(71) " "Verilog HDL assignment warning at manual_value_control.v(71): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277248 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_control value_control:delta_control " "Elaborating entity \"value_control\" for hierarchy \"value_control:delta_control\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta_control" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(49) " "Verilog HDL assignment warning at manual_value_control.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277252 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(56) " "Verilog HDL assignment warning at manual_value_control.v(56): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277252 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(63) " "Verilog HDL assignment warning at manual_value_control.v(63): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277252 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(65) " "Verilog HDL assignment warning at manual_value_control.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277252 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(69) " "Verilog HDL assignment warning at manual_value_control.v(69): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277252 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(71) " "Verilog HDL assignment warning at manual_value_control.v(71): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277252 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_control value_control:Iref_control " "Elaborating entity \"value_control\" for hierarchy \"value_control:Iref_control\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "Iref_control" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(49) " "Verilog HDL assignment warning at manual_value_control.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277255 "|TOP_HybridControl_theta_phi_CL|value_control:Iref_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(56) " "Verilog HDL assignment warning at manual_value_control.v(56): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277255 "|TOP_HybridControl_theta_phi_CL|value_control:Iref_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(63) " "Verilog HDL assignment warning at manual_value_control.v(63): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277255 "|TOP_HybridControl_theta_phi_CL|value_control:Iref_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(65) " "Verilog HDL assignment warning at manual_value_control.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277255 "|TOP_HybridControl_theta_phi_CL|value_control:Iref_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(69) " "Verilog HDL assignment warning at manual_value_control.v(69): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277255 "|TOP_HybridControl_theta_phi_CL|value_control:Iref_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(71) " "Verilog HDL assignment warning at manual_value_control.v(71): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277255 "|TOP_HybridControl_theta_phi_CL|value_control:Iref_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PI PI:PI_inst " "Elaborating entity \"PI\" for hierarchy \"PI:PI_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "PI_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturation saturation:sat_PHI " "Elaborating entity \"saturation\" for hierarchy \"saturation:sat_PHI\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "sat_PHI" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 saturation.v(81) " "Verilog HDL assignment warning at saturation.v(81): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/saturation.v" "" { Text "C:/FPGA/Projects/blocks/saturation.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277258 "|TOP_HybridControl_theta_phi_CL|saturation:sat_PHI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst_1 " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst_1\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "dead_time_inst_1" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst_1\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst_1\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst_2 " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst_2\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "dead_time_inst_2" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst_2\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst_2\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst_4 " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst_4\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "dead_time_inst_4" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst_4\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst_4\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst_6 " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst_6\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "dead_time_inst_6" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst_6\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst_6\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_4bit_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_4bit_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "debounce_4bit_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_core debounce:debounce_4bit_inst\|debounce_core:DB\[0\].db_core " "Elaborating entity \"debounce_core\" for hierarchy \"debounce:debounce_4bit_inst\|debounce_core:DB\[0\].db_core\"" {  } { { "../blocks/debounce.v" "DB\[0\].db_core" { Text "C:/FPGA/Projects/blocks/debounce.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_up counter_up:counter_up_inst " "Elaborating entity \"counter_up\" for hierarchy \"counter_up:counter_up_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "counter_up_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensing_Ibat sensing_Ibat:sensing_Ibat_inst " "Elaborating entity \"sensing_Ibat\" for hierarchy \"sensing_Ibat:sensing_Ibat_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "sensing_Ibat_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rectifier_sensing.v(40) " "Verilog HDL assignment warning at rectifier_sensing.v(40): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277274 "|TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg_couple sensing_Ibat:sensing_Ibat_inst\|hex2seg_couple:IbatHEX2display " "Elaborating entity \"hex2seg_couple\" for hierarchy \"sensing_Ibat:sensing_Ibat_inst\|hex2seg_couple:IbatHEX2display\"" {  } { { "../blocks/rectifier_sensing.v" "IbatHEX2display" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensing_Vbat sensing_Vbat:sensing_Vbat_inst " "Elaborating entity \"sensing_Vbat\" for hierarchy \"sensing_Vbat:sensing_Vbat_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "sensing_Vbat_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rectifier_sensing.v(96) " "Verilog HDL assignment warning at rectifier_sensing.v(96): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716189277277 "|TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_display debug_display:debug_display_inst " "Elaborating entity \"debug_display\" for hierarchy \"debug_display:debug_display_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "debug_display_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189277280 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug.v(91) " "Verilog HDL Case Statement information at debug.v(91): all case item expressions in this case statement are onehot" {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716189277280 "|TOP_HybridControl_theta_phi_CL|debug_display:debug_display_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[31\] " "Net \"delta\[31\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[31\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[30\] " "Net \"delta\[30\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[30\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[29\] " "Net \"delta\[29\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[29\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[28\] " "Net \"delta\[28\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[28\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[27\] " "Net \"delta\[27\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[27\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[26\] " "Net \"delta\[26\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[26\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[25\] " "Net \"delta\[25\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[25\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[24\] " "Net \"delta\[24\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[24\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[23\] " "Net \"delta\[23\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[23\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[22\] " "Net \"delta\[22\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[22\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[21\] " "Net \"delta\[21\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[21\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[20\] " "Net \"delta\[20\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[20\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[19\] " "Net \"delta\[19\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[19\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[18\] " "Net \"delta\[18\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[18\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[17\] " "Net \"delta\[17\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[17\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[16\] " "Net \"delta\[16\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[16\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[15\] " "Net \"delta\[15\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[15\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[14\] " "Net \"delta\[14\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[14\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[13\] " "Net \"delta\[13\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[13\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[12\] " "Net \"delta\[12\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[12\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[11\] " "Net \"delta\[11\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[11\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[10\] " "Net \"delta\[10\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[10\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[9\] " "Net \"delta\[9\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[9\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[8\] " "Net \"delta\[8\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[8\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277386 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716189277386 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[31\] " "Net \"delta\[31\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[31\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[30\] " "Net \"delta\[30\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[30\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[29\] " "Net \"delta\[29\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[29\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[28\] " "Net \"delta\[28\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[28\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[27\] " "Net \"delta\[27\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[27\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[26\] " "Net \"delta\[26\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[26\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[25\] " "Net \"delta\[25\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[25\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[24\] " "Net \"delta\[24\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[24\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[23\] " "Net \"delta\[23\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[23\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[22\] " "Net \"delta\[22\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[22\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[21\] " "Net \"delta\[21\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[21\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[20\] " "Net \"delta\[20\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[20\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[19\] " "Net \"delta\[19\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[19\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[18\] " "Net \"delta\[18\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[18\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[17\] " "Net \"delta\[17\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[17\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[16\] " "Net \"delta\[16\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[16\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[15\] " "Net \"delta\[15\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[15\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[14\] " "Net \"delta\[14\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[14\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[13\] " "Net \"delta\[13\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[13\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[12\] " "Net \"delta\[12\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[12\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[11\] " "Net \"delta\[11\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[11\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[10\] " "Net \"delta\[10\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[10\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[9\] " "Net \"delta\[9\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[9\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[8\] " "Net \"delta\[8\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[8\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 143 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716189277388 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716189277388 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[1\].reg_core\|o_signal " "Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[1\].reg_core\|o_signal" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1716189277575 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|o_signal"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|o_signal " "Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|o_signal" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1716189277575 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|o_signal"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1716189277575 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"value_control:Iref_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"value_control:delta_control\|num2seg:num2seg_cnt\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"num2seg:num2seg_PHI\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716189277590 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1716189277590 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_OR~0 " "Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_OR~0" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 66 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1716189277776 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|CLK_jump_OR~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1716189277776 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "Mult0" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 382 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensing_Ibat:sensing_Ibat_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensing_Ibat:sensing_Ibat_inst\|Mult0\"" {  } { { "../blocks/rectifier_sensing.v" "Mult0" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensing_Vbat:sensing_Vbat_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensing_Vbat:sensing_Vbat_inst\|Mult0\"" {  } { { "../blocks/rectifier_sensing.v" "Mult0" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult0\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult0" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult2\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult2" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult1\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult1" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult3\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult3" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult4\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult4" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult5\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult5" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189278875 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716189278875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 382 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278904 ""}  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 382 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716189278904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 382 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 382 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 382 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hdh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hdh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hdh " "Found entity 1: add_sub_hdh" {  } { { "db/add_sub_hdh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_hdh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189278979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189278979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 382 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189278993 ""}  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716189278993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189278998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idh " "Found entity 1: add_sub_idh" {  } { { "db/add_sub_idh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_idh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189279024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189279024 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279030 ""}  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716189279030 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ch " "Found entity 1: add_sub_7ch" {  } { { "db/add_sub_7ch.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_7ch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189279063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189279063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279069 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716189279069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9hh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9hh " "Found entity 1: add_sub_9hh" {  } { { "db/add_sub_9hh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_9hh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189279102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189279102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6h " "Found entity 1: add_sub_f6h" {  } { { "db/add_sub_f6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_f6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189279129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189279129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dhh " "Found entity 1: add_sub_dhh" {  } { { "db/add_sub_dhh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_dhh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189279161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189279161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279167 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716189279167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q2t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q2t " "Found entity 1: mult_q2t" {  } { { "db/mult_q2t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/mult_q2t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716189279193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189279193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult1\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279197 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716189279197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189279211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716189279211 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716189279211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716189279562 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 66 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716189279592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716189279592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 68 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716189279592 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716189279592 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1716189279592 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 60 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1716189279592 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 61 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1716189279592 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1716189279592 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189287976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189287976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189287976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189287976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189287976 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716189287976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[3\] GND " "Pin \"DA\[3\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[4\] GND " "Pin \"DA\[4\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[5\] GND " "Pin \"DA\[5\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[6\] GND " "Pin \"DA\[6\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[9\] GND " "Pin \"DA\[9\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[10\] GND " "Pin \"DA\[10\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[11\] GND " "Pin \"DA\[11\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[12\] GND " "Pin \"DA\[12\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[13\] GND " "Pin \"DA\[13\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[7\] VCC " "Pin \"SEG0\[7\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|SEG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[0\] GND " "Pin \"GPIO0\[0\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[1\] GND " "Pin \"GPIO0\[1\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[2\] GND " "Pin \"GPIO0\[2\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[3\] GND " "Pin \"GPIO0\[3\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[4\] GND " "Pin \"GPIO0\[4\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[5\] GND " "Pin \"GPIO0\[5\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[6\] GND " "Pin \"GPIO0\[6\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[7\] GND " "Pin \"GPIO0\[7\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[8\] GND " "Pin \"GPIO0\[8\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[9\] GND " "Pin \"GPIO0\[9\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[11\] GND " "Pin \"GPIO0\[11\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[13\] GND " "Pin \"GPIO0\[13\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[15\] GND " "Pin \"GPIO0\[15\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[17\] GND " "Pin \"GPIO0\[17\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[19\] GND " "Pin \"GPIO0\[19\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[21\] GND " "Pin \"GPIO0\[21\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[23\] GND " "Pin \"GPIO0\[23\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[25\] GND " "Pin \"GPIO0\[25\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[26\] GND " "Pin \"GPIO0\[26\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[27\] GND " "Pin \"GPIO0\[27\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[28\] GND " "Pin \"GPIO0\[28\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[29\] GND " "Pin \"GPIO0\[29\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[30\] GND " "Pin \"GPIO0\[30\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[31\] GND " "Pin \"GPIO0\[31\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[32\] GND " "Pin \"GPIO0\[32\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[33\] GND " "Pin \"GPIO0\[33\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[34\] GND " "Pin \"GPIO0\[34\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[35\] GND " "Pin \"GPIO0\[35\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716189287977 "|TOP_HybridControl_theta_phi_CL|GPIO0[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716189287977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716189288129 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hybrid_control_mixed:hybrid_control_mixed_inst\|counter\[1\] High " "Register hybrid_control_mixed:hybrid_control_mixed_inst\|counter\[1\] will power up to High" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 167 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716189288902 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1716189288902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189291736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716189291921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716189291921 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1716189291968 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1716189291968 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADA_OR " "No output dependent on input pin \"ADA_OR\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189292057 "|TOP_HybridControl_theta_phi_CL|ADA_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_OR " "No output dependent on input pin \"ADB_OR\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716189292057 "|TOP_HybridControl_theta_phi_CL|ADB_OR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716189292057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2819 " "Implemented 2819 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716189292062 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716189292062 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716189292062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2617 " "Implemented 2617 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716189292062 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716189292062 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716189292062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716189292062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 213 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 213 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716189292089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 09:14:52 2024 " "Processing ended: Mon May 20 09:14:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716189292089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716189292089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716189292089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716189292089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716189293218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716189293218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 09:14:52 2024 " "Processing started: Mon May 20 09:14:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716189293218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716189293218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716189293218 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716189293283 ""}
{ "Info" "0" "" "Project  = HybridControl_theta_phi_CL" {  } {  } 0 0 "Project  = HybridControl_theta_phi_CL" 0 0 "Fitter" 0 0 1716189293283 ""}
{ "Info" "0" "" "Revision = TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Revision = TOP_HybridControl_theta_phi_CL" 0 0 "Fitter" 0 0 1716189293283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716189293383 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1716189293384 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_HybridControl_theta_phi_CL EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"TOP_HybridControl_theta_phi_CL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716189293412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716189293475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716189293475 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1716189293546 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716189293938 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716189294048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716189294048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716189294048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716189294048 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716189294048 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 8780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716189294053 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716189294053 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716189294056 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Left/Right PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] 10% 49% " "Can't achieve requested value 10% for clock output PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] of parameter duty cycle -- achieved value of 49%" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1716189295707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716189295707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716189295707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716189295707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716189295707 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1716189295707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_HybridControl_theta_phi_CL.sdc " "Synopsys Design Constraints File file not found: 'TOP_HybridControl_theta_phi_CL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716189296054 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716189296055 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716189296060 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716189296067 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1716189296067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716189296077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716189296077 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716189296078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_R3) " "Automatically promoted node PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716189296295 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716189296295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_R3) " "Automatically promoted node PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716189296295 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716189296295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_R3) " "Automatically promoted node PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716189296295 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716189296295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C5 of PLL_R3) " "Automatically promoted node PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C5 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R32 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R32" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] Regional Clock 60 0 119 48 " "Assigned fan-out of node PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[4\] to Regional Clock region from (60, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1716189296295 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716189296295 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716189296295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADB_DCO~input (placed in PIN W5 (CLK11n, DIFFIO_RX_R23n, DIFFOUT_R45n)) " "Automatically promoted node ADB_DCO~input (placed in PIN W5 (CLK11n, DIFFIO_RX_R23n, DIFFOUT_R45n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716189296295 ""}  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 8716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716189296295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump  " "Automatically promoted node hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716189296295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " "Destination node hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716189296295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716189296295 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716189296295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716189296753 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716189296754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716189297051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716189297053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716189297057 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716189297059 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716189297059 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716189297060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716189297244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716189297245 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716189297245 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_P~output " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 67 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1716189297693 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_A_N~output " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 66 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1716189297693 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_N~output " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 68 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1716189297694 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] FPGA_CLK_B_P~output " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 69 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1716189297694 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[3\] ADC_BAT_I_CONVST~output " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"ADC_BAT_I_CONVST~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 77 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1716189297694 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[3\] ADC_BAT_V_CONVST~output " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"ADC_BAT_V_CONVST~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 74 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1716189297694 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[4\] FAN_CTRL~output " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"FAN_CTRL~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 301 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1716189297694 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716189297708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716189300261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716189300878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716189300929 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716189315645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716189315645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716189316187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X60_Y36 X71_Y47 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X60_Y36 to location X71_Y47" {  } { { "loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X60_Y36 to location X71_Y47"} { { 12 { 0 ""} 60 36 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716189323066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716189323066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716189333881 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716189333881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716189333887 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.42 " "Total time spent on timing analysis during the Fitter is 5.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716189335780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716189335805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716189336287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716189336370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716189336743 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716189337658 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716189338925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716189338925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716189338925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716189338925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716189338925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/fpga/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/fpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/Projects/HybridControl_theta_phi_CL/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716189338925 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1716189338925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.fit.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716189339078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6451 " "Peak virtual memory: 6451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716189339721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 09:15:39 2024 " "Processing ended: Mon May 20 09:15:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716189339721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716189339721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716189339721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716189339721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716189341089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716189341089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 09:15:41 2024 " "Processing started: Mon May 20 09:15:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716189341089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716189341089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716189341090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716189341368 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716189344785 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716189345032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716189345994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 09:15:45 2024 " "Processing ended: Mon May 20 09:15:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716189345994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716189345994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716189345994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716189345994 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716189347096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716189347527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716189347527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 09:15:47 2024 " "Processing started: Mon May 20 09:15:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716189347527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716189347527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL " "Command: quartus_sta HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716189347527 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716189347596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716189347754 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1716189347754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189347798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189347798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_HybridControl_theta_phi_CL.sdc " "Synopsys Design Constraints File file not found: 'TOP_HybridControl_theta_phi_CL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716189348357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189348357 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716189348362 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716189348362 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716189348362 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716189348362 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1716189348362 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716189348362 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189348362 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_BAT_I_EOC ADC_BAT_I_EOC " "create_clock -period 1.000 -name ADC_BAT_I_EOC ADC_BAT_I_EOC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716189348366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADB_DCO ADB_DCO " "create_clock -period 1.000 -name ADB_DCO ADB_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716189348366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716189348366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_BAT_V_EOC ADC_BAT_V_EOC " "create_clock -period 1.000 -name ADC_BAT_V_EOC ADC_BAT_V_EOC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716189348366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " "create_clock -period 1.000 -name hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716189348366 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716189348366 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716189348374 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716189348374 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716189348380 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716189348381 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716189348381 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716189348392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716189348499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716189348499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.475 " "Worst-case setup slack is -20.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.475           -1022.259 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -20.475           -1022.259 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.359            -347.839 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -11.359            -347.839 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.470             -12.897 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -6.470             -12.897 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  993.813               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  993.813               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189348506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.277               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.296               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.592               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189348532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.130 " "Worst-case recovery slack is -1.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130              -2.260 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -1.130              -2.260 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.884               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.884               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.713               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.713               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.885               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  995.885               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189348548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.599 " "Worst-case removal slack is 0.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.599               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.971               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.110               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.110               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.373               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.373               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189348561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.250 " "Worst-case minimum pulse width slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -8.864 ADB_DCO  " "   -0.250              -8.864 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.975 ADA_DCO  " "   -0.250              -3.975 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.776 ADC_BAT_V_EOC  " "   -0.250              -2.776 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.640 ADC_BAT_I_EOC  " "   -0.250              -2.640 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.634 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.250              -0.634 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.959               0.000 OSC  " "    9.959               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189348568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189348568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189348609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189348609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189348609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189348609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19995.394 ns " "Worst Case Available Settling Time: 19995.394 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189348609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189348609 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716189348609 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716189348626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716189348665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716189349124 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716189349315 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716189349315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716189349315 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716189349358 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716189349358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.648 " "Worst-case setup slack is -19.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.648            -979.114 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -19.648            -979.114 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.955            -335.306 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -10.955            -335.306 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.222             -12.407 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -6.222             -12.407 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  994.328               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  994.328               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.272               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.290               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.412               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.527               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.944 " "Worst-case recovery slack is -0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944              -1.888 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.944              -1.888 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.168               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.168               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.858               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.858               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.097               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  996.097               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.445 " "Worst-case removal slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.445               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.918               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.008               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.131               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.131               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.250 " "Worst-case minimum pulse width slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -8.859 ADB_DCO  " "   -0.250              -8.859 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -4.011 ADA_DCO  " "   -0.250              -4.011 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.232 ADC_BAT_V_EOC  " "   -0.250              -3.232 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.040 ADC_BAT_I_EOC  " "   -0.250              -3.040 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.604 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.250              -0.604 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.979               0.000 OSC  " "    9.979               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.433               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.433               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349423 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19995.531 ns " "Worst Case Available Settling Time: 19995.531 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349457 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716189349457 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716189349469 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716189349673 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716189349673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716189349674 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716189349691 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716189349691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.354 " "Worst-case setup slack is -12.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.354            -602.939 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -12.354            -602.939 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.597            -201.923 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -6.597            -201.923 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635              -7.246 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -3.635              -7.246 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.925               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  995.925               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.159               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.172               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.255               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.710               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.634 " "Worst-case recovery slack is -0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634              -1.268 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.634              -1.268 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.728               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.728               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.786               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.786               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  997.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.464 " "Worst-case removal slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.464               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.584               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.642               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.142               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.170 " "Worst-case minimum pulse width slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -2.326 ADA_DCO  " "   -0.170              -2.326 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -3.948 ADB_DCO  " "   -0.142              -3.948 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.808 ADC_BAT_I_EOC  " "   -0.101              -0.808 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.760 ADC_BAT_V_EOC  " "   -0.095              -0.760 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.098               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.647               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.647               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 OSC  " "    9.698               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716189349765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716189349765 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19997.351 ns " "Worst Case Available Settling Time: 19997.351 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716189349800 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716189349800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716189350318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716189350323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5104 " "Peak virtual memory: 5104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716189350428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 09:15:50 2024 " "Processing ended: Mon May 20 09:15:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716189350428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716189350428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716189350428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716189350428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1716189351722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716189351722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 09:15:51 2024 " "Processing started: Mon May 20 09:15:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716189351722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716189351722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716189351722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1716189352145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TOP_HybridControl_theta_phi_CL.vo C:/FPGA/Projects/HybridControl_theta_phi_CL/simulation/modelsim/ simulation " "Generated file TOP_HybridControl_theta_phi_CL.vo in folder \"C:/FPGA/Projects/HybridControl_theta_phi_CL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716189352463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716189352530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 09:15:52 2024 " "Processing ended: Mon May 20 09:15:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716189352530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716189352530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716189352530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716189352530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1716189354079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716189354080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 09:15:54 2024 " "Processing started: Mon May 20 09:15:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716189354080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189354080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL --netlist_type=sgate " "Command: quartus_npp HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189354080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1716189354191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716189354457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 09:15:54 2024 " "Processing ended: Mon May 20 09:15:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716189354457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716189354457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716189354457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189354457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189355949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716189355949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 09:15:55 2024 " "Processing started: Mon May 20 09:15:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716189355949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189355949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL --netlist_type=atom_map " "Command: quartus_npp HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189355949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1716189356067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716189356213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 09:15:56 2024 " "Processing ended: Mon May 20 09:15:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716189356213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716189356213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716189356213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189356213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189357614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716189357615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 09:15:57 2024 " "Processing started: Mon May 20 09:15:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716189357615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189357615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL --netlist_type=atom_fit " "Command: quartus_npp HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189357615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1716189357745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716189357909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 09:15:57 2024 " "Processing ended: Mon May 20 09:15:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716189357909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716189357909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716189357909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189357909 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 237 s " "Quartus Prime Full Compilation was successful. 0 errors, 237 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716189358869 ""}
