Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\GITEA\GitHub\ES\pcbteach\19_PD_VHDL\simple_struct.qsys --block-symbol-file --output-directory=D:\GITEA\GitHub\ES\pcbteach\19_PD_VHDL\simple_struct --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading 19_PD_VHDL/simple_struct.qsys
Progress: Reading input file
Progress: Adding DataConversionUnit_0 [DataConversionUnit 1.0]
Progress: Parameterizing module DataConversionUnit_0
Progress: Adding DigitalFilter_0 [DigitalFilter 1.0]
Progress: Parameterizing module DigitalFilter_0
Progress: Adding DynamicIllumination4Indicators_0 [DynamicIllumination4Indicators 1.0]
Progress: Parameterizing module DynamicIllumination4Indicators_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding controller_0 [controller 1.0]
Progress: Parameterizing module controller_0
Progress: Adding i2c_transcever_0 [i2c_transcever 1.0]
Progress: Parameterizing module i2c_transcever_0
Progress: Adding usart_0 [usart 1.0]
Progress: Parameterizing module usart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GITEA\GitHub\ES\pcbteach\19_PD_VHDL\simple_struct.qsys --synthesis=VHDL --output-directory=D:\GITEA\GitHub\ES\pcbteach\19_PD_VHDL\simple_struct\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading 19_PD_VHDL/simple_struct.qsys
Progress: Reading input file
Progress: Adding DataConversionUnit_0 [DataConversionUnit 1.0]
Progress: Parameterizing module DataConversionUnit_0
Progress: Adding DigitalFilter_0 [DigitalFilter 1.0]
Progress: Parameterizing module DigitalFilter_0
Progress: Adding DynamicIllumination4Indicators_0 [DynamicIllumination4Indicators 1.0]
Progress: Parameterizing module DynamicIllumination4Indicators_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding controller_0 [controller 1.0]
Progress: Parameterizing module controller_0
Progress: Adding i2c_transcever_0 [i2c_transcever 1.0]
Progress: Parameterizing module i2c_transcever_0
Progress: Adding usart_0 [usart 1.0]
Progress: Parameterizing module usart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: simple_struct: Generating simple_struct "simple_struct" for QUARTUS_SYNTH
Info: DataConversionUnit_0: "simple_struct" instantiated DataConversionUnit "DataConversionUnit_0"
Info: DigitalFilter_0: "simple_struct" instantiated DigitalFilter "DigitalFilter_0"
Info: DynamicIllumination4Indicators_0: "simple_struct" instantiated DynamicIllumination4Indicators "DynamicIllumination4Indicators_0"
Info: controller_0: "simple_struct" instantiated controller "controller_0"
Info: i2c_transcever_0: "simple_struct" instantiated i2c_transcever "i2c_transcever_0"
Info: usart_0: "simple_struct" instantiated usart "usart_0"
Info: rst_controller: "simple_struct" instantiated altera_reset_controller "rst_controller"
Info: simple_struct: Done "simple_struct" with 8 modules, 11 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
