$date
	Sat Oct 24 23:00:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! salida [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ F [2:0] $end
$scope module U1 $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' F [2:0] $end
$var wire 4 ( salida [3:0] $end
$var reg 4 ) val [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b11 '
b0 &
b0 %
b11 $
b0 #
b0 "
b0 !
$end
#1
b100 !
b100 (
b100 )
b0 $
b0 '
b100 #
b100 &
b101 "
b101 %
#2
b101 !
b101 (
b101 )
b1 $
b1 '
#3
b1001 !
b1001 (
b1001 )
b10 $
b10 '
#4
b0 !
b0 (
b0 )
b11 $
b11 '
#5
b1 !
b1 (
b1 )
b100 $
b100 '
#6
b1111 !
b1111 (
b1111 )
b101 $
b101 '
#7
b1 !
b1 (
b1 )
b110 $
b110 '
#8
b0 !
b0 (
b0 )
b111 $
b111 '
#9
b1 !
b1 (
b1 )
b101 #
b101 &
b100 "
b100 %
#15
