<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1735724.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1735724.v</a>
defines: 
time_elapsed: 0.844s
ram usage: 34008 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp4_ow7v78/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1735724.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1735724.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1735724.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1735724.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1735724.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1735724.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1735724.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1735724.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@test), id:33
|vpiName:work@test
|uhdmallPackages:
\_package: builtin, id:34, parent:work@test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:35
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:36
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:37
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:38
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@test, id:39, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1735724.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1735724.v</a>, line:1, parent:work@test
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiProcess:
  \_initial: , id:18
    |vpiStmt:
    \_sys_func_call: ($display), id:19, line:10
      |vpiName:$display
      |vpiArgument:
      \_constant: , id:20, line:10
        |vpiConstType:6
        |vpiSize:12
        |STRING:&#34;out[0]: %b&#34;
      |vpiArgument:
      \_bit_select: (out), id:21, line:10
        |vpiName:out
        |vpiIndex:
        \_constant: , id:22, line:10
          |vpiConstType:7
          |vpiSize:32
          |INT:0
  |vpiContAssign:
  \_cont_assign: , id:17, line:7
    |vpiRhs:
    \_bit_select: (in), id:15, line:7
      |vpiName:in
      |vpiFullName:work@test.in
      |vpiIndex:
      \_ref_obj: (j), id:16, line:7
        |vpiName:j
    |vpiLhs:
    \_part_select: , id:13, line:7, parent:out
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (out), id:14
      |vpiLeftRange:
      \_operation: , id:8, line:7
        |vpiOpType:11
        |vpiOperand:
        \_operation: , id:6, line:7
          |vpiOpType:25
          |vpiOperand:
          \_operation: , id:4, line:7
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (j), id:3, line:7
              |vpiName:j
            |vpiOperand:
            \_constant: , id:5, line:7
              |vpiConstType:7
              |vpiSize:32
              |INT:1
          |vpiOperand:
          \_constant: , id:7, line:7
            |vpiConstType:7
            |vpiSize:32
            |INT:4
        |vpiOperand:
        \_constant: , id:9, line:7
          |vpiConstType:7
          |vpiSize:32
          |INT:1
      |vpiRightRange:
      \_operation: , id:11, line:7
        |vpiOpType:25
        |vpiOperand:
        \_ref_obj: (j), id:10, line:7
          |vpiName:j
        |vpiOperand:
        \_constant: , id:12, line:7
          |vpiConstType:7
          |vpiSize:32
          |INT:4
  |vpiNet:
  \_logic_net: (in), id:40, line:4
    |vpiName:in
    |vpiFullName:work@test.in
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (out), id:41, line:5
    |vpiName:out
    |vpiFullName:work@test.out
    |vpiNetType:1
  |vpiParamAssign:
  \_param_assign: , id:1, line:2
    |vpiRhs:
    \_constant: , id:2, line:2
      |vpiConstType:7
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_parameter: (j), id:0, line:2
      |vpiName:j
  |vpiParameter:
  \_parameter: (j), id:0, line:2
|uhdmtopModules:
\_module: work@test (work@test), id:42, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1735724.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1735724.v</a>, line:1
  |vpiDefName:work@test
  |vpiName:work@test
  |vpiRegArray:
  \_array_var: , id:23
    |vpiReg:
    \_logic_var: (in), id:27, line:4
      |vpiName:in
      |vpiRange:
      \_range: , id:26
        |vpiLeftRange:
        \_constant: , id:24
          |INT:3
        |vpiRightRange:
        \_constant: , id:25
          |INT:0
  |vpiRegArray:
  \_array_var: , id:28
    |vpiReg:
    \_logic_var: (out), id:32, line:5
      |vpiName:out
      |vpiRange:
      \_range: , id:31
        |vpiLeftRange:
        \_constant: , id:29
          |INT:3
        |vpiRightRange:
        \_constant: , id:30
          |INT:0
  |vpiParameter:
  \_parameter: (j), id:43, line:2
    |vpiName:j
    |INT:0

Object: work_test of type 32 @ 1
Object:  of type 8 @ 7
Object: in of type 106 @ 7
Object: j of type 608 @ 7
Object:  of type 42 @ 7
Object:  of type 39 @ 7
Object:  of type 39 @ 7
%Error: 	! Encountered unhandled operation: 25
Object:  of type 7 @ 7
%Error: Internal Error: ../V3Ast.cpp:354: Null item passed to setOp2p
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>