+incdir+../testbench
+incdir+../simulation
+incdir+../rtl
+incdir+../behavioral/verilog_utils/
+incdir+../behavioral/wb_intercon/
+incdir+../behavioral/wb_bfm/
+incdir+../behavioral/adxl362/
+define+VERBOSE
+define+SIM
      

../testbench/adxl362_testbench.v
../testbench/test_tasks.v
../testbench/adxl362_tasks.v
../testbench/testbench_intercon.v
../testbench/dump.v

../behavioral/wb_intercon/wb_arbiter.v
../behavioral/wb_intercon/wb_data_resize.v
../behavioral/wb_intercon/wb_mux.v

../behavioral/wb_bfm/wb_bfm_master.v

../behavioral/verilog-arbiter/arbiter.v

../behavioral/simple_spi/trunk/rtl/verilog/simple_spi_top.v
../behavioral/simple_spi/trunk/rtl/verilog/fifo4.v

../behavioral/adxl362/adxl362.v
../behavioral/adxl362/adxl362_system_controller.v
../behavioral/adxl362/adxl362_spi.v
../behavioral/adxl362/adxl362_regs.v      
../behavioral/adxl362/adxl362_fifo.v
../behavioral/adxl362/adxl362_accelerometer.v      
