#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 14 18:24:34 2021
# Process ID: 20139
# Current directory: /home/aamir/Desktop/project/verilog/encryption/vivado_work
# Command line: vivado
# Log file: /home/aamir/Desktop/project/verilog/encryption/vivado_work/vivado.log
# Journal file: /home/aamir/Desktop/project/verilog/encryption/vivado_work/vivado.jou
#-----------------------------------------------------------
start_gui
create_project aes_128 /home/aamir/Desktop/project/verilog/encryption/vivado_work/aes_128 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 6490.492 ; gain = 46.895 ; free physical = 5914 ; free virtual = 12504
add_files -norecurse /home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh
add_files -norecurse {/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v /home/aamir/Desktop/project/verilog/encryption/rtl/aes_sbox.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
WARNING: [Project 1-153] The current project device 'xc7vx485tffg1157-1' does not match with the device on the 'XILINX.COM:AC701:PART0:1.4' board part. A device change to match the device on 'XILINX.COM:AC701:PART0:1.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Project 1-152] Project part set to artix7 (xc7a200tfbg676-2)
reset_property board_connections [get_projects aes_128]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
reset_property board_connections [get_projects aes_128]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
add_files -norecurse /home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/aamir/Desktop/project/verilog/encryption/rtl/aes_round_counter.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: aes_data_path
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
ERROR: [Synth 8-1031] w0 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:35]
ERROR: [Synth 8-1031] w1 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:35]
ERROR: [Synth 8-1031] w2 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:35]
ERROR: [Synth 8-1031] w3 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:35]
ERROR: [Synth 8-1031] w1 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:36]
ERROR: [Synth 8-1031] w2 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:36]
ERROR: [Synth 8-1031] w3 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:36]
ERROR: [Synth 8-1031] w0 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:36]
ERROR: [Synth 8-1031] w2 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:37]
ERROR: [Synth 8-1031] w3 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:37]
ERROR: [Synth 8-1031] w0 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:37]
ERROR: [Synth 8-1031] w1 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:37]
ERROR: [Synth 8-1031] w3 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:38]
ERROR: [Synth 8-1031] w0 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:38]
ERROR: [Synth 8-1031] w1 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:38]
ERROR: [Synth 8-1031] w2 is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:38]
ERROR: [Synth 8-1031] i_mixcolumns is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:95]
ERROR: [Synth 8-1031] i_mixcolumns is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:96]
ERROR: [Synth 8-1031] i_mixcolumns is not declared [/home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh:97]
Failed to read verilog '/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: aes_data_path
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7936.617 ; gain = 5.922 ; free physical = 5140 ; free virtual = 11988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes_data_path' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v:22]
	Parameter RND_SIZE bound to: 128 - type: integer 
	Parameter WRD_SIZE bound to: 32 - type: integer 
	Parameter NUM_BLK bound to: 4 - type: integer 
	Parameter MAX_CNT bound to: 10 - type: integer 
	Parameter CNT_SIZE bound to: 4 - type: integer 
	Parameter NUM_RND bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_round' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v:23]
	Parameter RND_SIZE bound to: 128 - type: integer 
	Parameter WRD_SIZE bound to: 32 - type: integer 
	Parameter NUM_BLK bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_sbox.v:27]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (1#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_sbox.v:27]
INFO: [Synth 8-6155] done synthesizing module 'aes_round' (2#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v:23]
WARNING: [Synth 8-324] index 11 out of range [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v:81]
INFO: [Synth 8-6157] synthesizing module 'aes_round_counter' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round_counter.v:22]
	Parameter MAX_CNT bound to: 10 - type: integer 
	Parameter CNT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aes_round_counter' (3#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aes_data_path' (4#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v:22]
WARNING: [Synth 8-3331] design aes_round_counter has unconnected port i_cnt_en
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[127]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[126]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[125]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[124]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[123]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[122]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[121]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[120]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[119]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[118]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[117]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[116]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[115]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[114]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[113]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[112]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[111]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[110]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[109]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[108]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[107]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[106]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[105]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[104]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[103]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[102]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[101]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[100]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[99]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[98]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[97]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[96]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[95]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[94]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[93]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[92]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[91]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[90]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[89]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[88]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[87]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[86]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[85]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[84]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[83]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[82]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[81]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[80]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[79]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[78]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[77]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[76]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[75]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[74]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[73]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[72]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[71]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[70]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[69]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[68]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[67]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[66]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[65]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[64]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[63]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[62]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[61]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[60]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[59]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[58]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[57]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[56]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[55]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[54]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[53]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[52]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[51]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[50]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[49]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[48]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[47]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[46]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[45]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[44]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[43]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[42]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[41]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[40]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[39]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[38]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[37]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[36]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[35]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[34]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[33]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[32]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[31]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[30]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7963.586 ; gain = 32.891 ; free physical = 5164 ; free virtual = 12013
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7981.398 ; gain = 50.703 ; free physical = 5163 ; free virtual = 12012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7981.398 ; gain = 50.703 ; free physical = 5163 ; free virtual = 12012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8164.117 ; gain = 0.000 ; free physical = 5060 ; free virtual = 11923
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 8225.113 ; gain = 294.418 ; free physical = 4950 ; free virtual = 11819
12 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 8225.113 ; gain = 294.418 ; free physical = 4950 ; free virtual = 11819
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: aes_data_path
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8225.113 ; gain = 0.000 ; free physical = 5063 ; free virtual = 11932
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes_data_path' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v:22]
	Parameter RND_SIZE bound to: 128 - type: integer 
	Parameter WRD_SIZE bound to: 32 - type: integer 
	Parameter NUM_BLK bound to: 4 - type: integer 
	Parameter MAX_CNT bound to: 10 - type: integer 
	Parameter CNT_SIZE bound to: 4 - type: integer 
	Parameter NUM_RND bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_round' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v:23]
	Parameter RND_SIZE bound to: 128 - type: integer 
	Parameter WRD_SIZE bound to: 32 - type: integer 
	Parameter NUM_BLK bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_sbox.v:27]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (1#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_sbox.v:27]
INFO: [Synth 8-6155] done synthesizing module 'aes_round' (2#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v:23]
INFO: [Synth 8-6157] synthesizing module 'aes_round_counter' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round_counter.v:22]
	Parameter MAX_CNT bound to: 10 - type: integer 
	Parameter CNT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aes_round_counter' (3#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aes_data_path' (4#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v:22]
WARNING: [Synth 8-3331] design aes_round_counter has unconnected port i_cnt_en
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[127]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[126]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[125]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[124]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[123]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[122]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[121]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[120]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[119]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[118]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[117]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[116]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[115]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[114]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[113]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[112]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[111]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[110]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[109]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[108]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[107]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[106]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[105]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[104]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[103]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[102]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[101]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[100]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[99]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[98]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[97]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[96]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[95]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[94]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[93]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[92]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[91]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[90]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[89]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[88]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[87]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[86]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[85]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[84]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[83]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[82]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[81]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[80]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[79]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[78]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[77]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[76]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[75]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[74]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[73]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[72]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[71]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[70]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[69]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[68]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[67]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[66]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[65]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[64]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[63]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[62]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[61]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[60]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[59]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[58]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[57]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[56]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[55]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[54]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[53]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[52]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[51]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[50]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[49]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[48]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[47]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[46]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[45]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[44]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[43]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[42]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[41]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[40]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[39]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[38]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[37]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[36]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[35]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[34]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[33]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[32]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[31]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[30]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8225.113 ; gain = 0.000 ; free physical = 5022 ; free virtual = 11901
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8225.113 ; gain = 0.000 ; free physical = 5024 ; free virtual = 11903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8225.113 ; gain = 0.000 ; free physical = 5024 ; free virtual = 11903
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8249.516 ; gain = 0.000 ; free physical = 4950 ; free virtual = 11827
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8307.547 ; gain = 82.434 ; free physical = 4811 ; free virtual = 11713
12 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8307.547 ; gain = 82.434 ; free physical = 4811 ; free virtual = 11713
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8307.547 ; gain = 0.000 ; free physical = 4847 ; free virtual = 11722
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes_data_path' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v:22]
	Parameter RND_SIZE bound to: 128 - type: integer 
	Parameter WRD_SIZE bound to: 32 - type: integer 
	Parameter NUM_BLK bound to: 4 - type: integer 
	Parameter MAX_CNT bound to: 10 - type: integer 
	Parameter CNT_SIZE bound to: 4 - type: integer 
	Parameter NUM_RND bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_round' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v:23]
	Parameter RND_SIZE bound to: 128 - type: integer 
	Parameter WRD_SIZE bound to: 32 - type: integer 
	Parameter NUM_BLK bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_sbox.v:27]
INFO: [Synth 8-6155] done synthesizing module 'aes_sbox' (1#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_sbox.v:27]
INFO: [Synth 8-6155] done synthesizing module 'aes_round' (2#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v:23]
INFO: [Synth 8-6157] synthesizing module 'aes_round_counter' [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round_counter.v:22]
	Parameter MAX_CNT bound to: 10 - type: integer 
	Parameter CNT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aes_round_counter' (3#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aes_data_path' (4#1) [/home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v:22]
WARNING: [Synth 8-3331] design aes_round_counter has unconnected port i_cnt_en
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[127]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[126]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[125]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[124]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[123]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[122]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[121]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[120]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[119]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[118]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[117]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[116]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[115]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[114]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[113]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[112]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[111]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[110]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[109]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[108]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[107]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[106]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[105]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[104]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[103]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[102]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[101]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[100]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[99]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[98]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[97]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[96]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[95]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[94]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[93]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[92]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[91]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[90]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[89]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[88]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[87]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[86]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[85]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[84]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[83]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[82]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[81]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[80]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[79]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[78]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[77]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[76]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[75]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[74]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[73]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[72]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[71]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[70]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[69]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[68]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[67]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[66]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[65]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[64]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[63]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[62]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[61]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[60]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[59]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[58]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[57]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[56]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[55]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[54]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[53]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[52]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[51]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[50]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[49]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[48]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[47]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[46]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[45]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[44]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[43]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[42]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[41]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[40]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[39]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[38]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[37]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[36]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[35]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[34]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[33]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[32]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[31]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[30]
WARNING: [Synth 8-3331] design aes_data_path has unconnected port i_rnd_key[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8307.547 ; gain = 0.000 ; free physical = 4879 ; free virtual = 11755
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8307.547 ; gain = 0.000 ; free physical = 4881 ; free virtual = 11757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8307.547 ; gain = 0.000 ; free physical = 4881 ; free virtual = 11757
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8415.379 ; gain = 107.832 ; free physical = 4889 ; free virtual = 11757
