/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [23:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [26:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [21:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_6z[13] & celloutsig_1_4z[1]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  reg [5:0] _02_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_6z[1], celloutsig_0_3z };
  assign out_data[5:0] = _02_;
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_3z } & celloutsig_0_6z;
  assign celloutsig_0_6z = { celloutsig_0_3z[0], celloutsig_0_1z, 1'h1, celloutsig_0_2z[1], celloutsig_0_2z[1], celloutsig_0_1z } * { celloutsig_0_5z[7:4], celloutsig_0_4z[13], 1'h1 };
  assign celloutsig_1_6z = in_data[160:139] * { celloutsig_1_0z[26:9], celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_1z, 1'h1, celloutsig_0_2z[1], celloutsig_0_2z[1], celloutsig_0_1z } * { 1'h1, celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_0z[25:17] | { celloutsig_1_2z[3:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_0z = | in_data[70:66];
  assign celloutsig_1_3z = celloutsig_1_0z[3] & celloutsig_1_1z[2];
  assign celloutsig_1_5z = celloutsig_1_0z[0] & celloutsig_1_0z[26];
  assign celloutsig_1_11z = { celloutsig_1_9z[14:5], celloutsig_1_5z } >> { celloutsig_1_0z[9:7], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_1z = celloutsig_1_0z[16:13] >>> in_data[134:131];
  assign celloutsig_1_2z = celloutsig_1_0z[8:2] >>> celloutsig_1_0z[16:10];
  assign celloutsig_1_18z = celloutsig_1_11z[8:0] >>> { celloutsig_1_11z[2:1], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[149:123] ~^ in_data[152:126];
  assign celloutsig_1_9z = celloutsig_1_0z[18:4] ^ celloutsig_1_6z[21:7];
  assign celloutsig_0_4z[8] = ~ in_data[5];
  assign { celloutsig_0_4z[7:6], celloutsig_0_4z[18], celloutsig_0_4z[13], celloutsig_0_4z[17], celloutsig_0_4z[12], celloutsig_0_4z[16], celloutsig_0_4z[11], celloutsig_0_4z[15], celloutsig_0_4z[10], celloutsig_0_4z[14], celloutsig_0_4z[9], celloutsig_0_4z[1], celloutsig_0_4z[23:19] } = { celloutsig_0_2z[1], celloutsig_0_2z[1], celloutsig_0_3z[4], celloutsig_0_3z[4:3], celloutsig_0_3z[3:2], celloutsig_0_3z[2:1], celloutsig_0_3z[1:0], celloutsig_0_3z[0], celloutsig_0_1z, in_data[31:27] } ^ { in_data[4:3], in_data[15], in_data[10], in_data[14], in_data[9], in_data[13], in_data[8], in_data[12], in_data[7], in_data[11], in_data[6], celloutsig_0_2z[1], in_data[20:16] };
  assign { celloutsig_0_5z[0], celloutsig_0_5z[8:4], celloutsig_0_5z[9] } = { celloutsig_0_2z[1], celloutsig_0_4z[18:14], celloutsig_0_4z[19] } | { celloutsig_0_0z, celloutsig_0_4z[10:6], celloutsig_0_4z[11] };
  assign celloutsig_0_2z[1] = celloutsig_0_0z ~^ celloutsig_0_1z;
  assign { celloutsig_0_2z[2], celloutsig_0_2z[0] } = { 1'h1, celloutsig_0_2z[1] };
  assign { celloutsig_0_4z[5:3], celloutsig_0_4z[0] } = { 3'h0, celloutsig_0_4z[1] };
  assign celloutsig_0_5z[3:1] = { celloutsig_0_4z[13], 1'h1, celloutsig_0_2z[1] };
  assign { out_data[136:128], out_data[96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z };
endmodule
