
---------- Begin Simulation Statistics ----------
final_tick                                26703842500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    444                       # Simulator instruction rate (inst/s)
host_mem_usage                                9960556                       # Number of bytes of host memory used
host_op_rate                                      453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35924.75                       # Real time elapsed on the host
host_tick_rate                                 542056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15932884                       # Number of instructions simulated
sim_ops                                      16288336                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019473                       # Number of seconds simulated
sim_ticks                                 19473223125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.397876                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  764810                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               785243                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                973                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4469                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            775158                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5585                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6636                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1051                       # Number of indirect misses.
system.cpu.branchPred.lookups                  821572                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14013                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1023                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4830108                       # Number of instructions committed
system.cpu.committedOps                       4888435                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.352307                       # CPI: cycles per instruction
system.cpu.discardedOps                         13370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2449564                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            144535                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1505423                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4828781                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298302                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      961                       # number of quiesce instructions executed
system.cpu.numCycles                         16192007                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       961                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3200226     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1995      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 154662      3.16%     68.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1531552     31.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4888435                       # Class of committed instruction
system.cpu.quiesceCycles                     14965150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11363226                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1429224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              457665                       # Transaction distribution
system.membus.trans_dist::ReadResp             458373                       # Transaction distribution
system.membus.trans_dist::WriteReq             265504                       # Transaction distribution
system.membus.trans_dist::WriteResp            265504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          466                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              341                       # Transaction distribution
system.membus.trans_dist::ReadExReq               249                       # Transaction distribution
system.membus.trans_dist::ReadExResp              249                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           522                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       713728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        713728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1429733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1448654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2876518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        78272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       108190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45798686                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2151972                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000008                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002811                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2151955    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2151972                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3619497326                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19132125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              383875                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3756750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14821980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2783732595                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             934500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       920927                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       920927                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2869950                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45699734                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4854849125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3876225967                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2463071000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       881063                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       881063    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       881063                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2030188875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2540544000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29229056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46530560                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       913408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5238784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1561565017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844725904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2406290921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    888476648                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1500987064                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2389463711                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2450041665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2345712967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4795754632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          186                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       611301                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55872                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         667173                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       611301                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       611301                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       611301                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55872                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        667173                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29277312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16479552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       456704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257493                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1500987064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2478069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1503465133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1541399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844725904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            846267302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1541399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2345712967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2478069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2349732435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    713694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358296250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274457                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257493                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257493                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16077                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14767822895                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2287105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26775124145                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32284.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58534.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       386                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426775                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239785                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257493                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    772                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.103182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.745828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.781873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          947      1.96%      1.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1130      2.34%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          769      1.59%      5.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          721      1.49%      7.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          767      1.59%      8.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          731      1.51%     10.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          672      1.39%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          861      1.78%     13.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41763     86.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48361                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1815.194444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1735.259177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    504.067051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           64     25.40%     25.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          184     73.02%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1021.821429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.492127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.527920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           32     12.70%     13.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          219     86.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29274944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16479936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29277312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16479552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1503.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       846.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1503.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    846.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19473098750                       # Total gap between requests
system.mem_ctrls.avgGap                      27236.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29226880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        48064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1500875320.556365251541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2468209.792055160739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1613703.073101310059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844673318.557273983955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       456704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          469                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26745402625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29721520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9293549000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 343999147875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58561.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39418.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19815669.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1338393.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10080923435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1053360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8341047065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1922                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9733175.078044                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2453855.295571                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          961    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5748500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11969250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17350261250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9353581250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2597348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2597348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2597348                       # number of overall hits
system.cpu.icache.overall_hits::total         2597348                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          186                       # number of overall misses
system.cpu.icache.overall_misses::total           186                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8085625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8085625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8085625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8085625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2597534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2597534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2597534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2597534                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43471.102151                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43471.102151                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43471.102151                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43471.102151                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          186                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7794000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7794000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41903.225806                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41903.225806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41903.225806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41903.225806                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2597348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2597348                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8085625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8085625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2597534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2597534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43471.102151                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43471.102151                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7794000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7794000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41903.225806                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41903.225806                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.542918                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              689410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19150.277778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.542918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.694420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5195254                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5195254                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       245056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           245056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       245056                       # number of overall hits
system.cpu.dcache.overall_hits::total          245056                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1002                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1002                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1002                       # number of overall misses
system.cpu.dcache.overall_misses::total          1002                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73212750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73212750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73212750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73212750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       246058                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       246058                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       246058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       246058                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73066.616766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73066.616766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73066.616766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73066.616766                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          466                       # number of writebacks
system.cpu.dcache.writebacks::total               466                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          771                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          771                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55066875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55066875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55066875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55066875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20882500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20882500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71422.665370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71422.665370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71422.665370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71422.665370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.894926                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.894926                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    771                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       151098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          151098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     38459625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     38459625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73536.567878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73536.567878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37600375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37600375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20882500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20882500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72031.369732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72031.369732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.968783                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.968783                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34753125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34753125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94437                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94437                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72553.496868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72553.496868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17466500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17466500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70146.586345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70146.586345                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       713728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       713728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7444195375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7444195375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10430.017282                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10430.017282                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       137308                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       137308                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       576420                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       576420                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7190226201                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7190226201                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12473.936021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12473.936021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.664358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10902                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               774                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.085271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.664358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6694827                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6694827                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26703842500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26703978125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    444                       # Simulator instruction rate (inst/s)
host_mem_usage                                9960556                       # Number of bytes of host memory used
host_op_rate                                      453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35924.84                       # Real time elapsed on the host
host_tick_rate                                 542058                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15932893                       # Number of instructions simulated
sim_ops                                      16288351                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019473                       # Number of seconds simulated
sim_ticks                                 19473358750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.397135                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  764811                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               785250                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                974                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4471                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            775158                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5585                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6636                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1051                       # Number of indirect misses.
system.cpu.branchPred.lookups                  821581                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14015                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1023                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4830117                       # Number of instructions committed
system.cpu.committedOps                       4888450                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.352346                       # CPI: cycles per instruction
system.cpu.discardedOps                         13377                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2449586                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            144535                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1505423                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4828949                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298299                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      961                       # number of quiesce instructions executed
system.cpu.numCycles                         16192224                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       961                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3200234     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1995      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 154668      3.16%     68.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1531552     31.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4888450                       # Class of committed instruction
system.cpu.quiesceCycles                     14965150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11363275                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1429230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              457665                       # Transaction distribution
system.membus.trans_dist::ReadResp             458376                       # Transaction distribution
system.membus.trans_dist::WriteReq             265504                       # Transaction distribution
system.membus.trans_dist::WriteResp            265504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          467                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              343                       # Transaction distribution
system.membus.trans_dist::ReadExReq               249                       # Transaction distribution
system.membus.trans_dist::ReadExResp              249                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           524                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       713728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        713728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1429739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1448660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1427456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2876527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        78464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       108382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45798942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2151975                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000008                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002811                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2151958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2151975                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3619506576                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19132125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              386500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3756750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14832855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2783732595                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             939500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       920927                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       920927                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2854912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2869950                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45699734                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4854849125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3876225967                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2463071000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       456704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1427456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45678592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       881063                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       881063    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       881063                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2030188875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2540544000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29229056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46530560                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       913408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5238784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1561554141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844720020                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2406274162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    888470460                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1500976610                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2389447070                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2450024601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2345696630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4795721231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          187                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          204                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       614583                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55871                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         670454                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       614583                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       614583                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       614583                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55871                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        670454                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29277440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16479616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       456704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257494                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1500976610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2484625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1503461235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1544674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844720020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            846264695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1544674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2345696630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2484625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2349725930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    713694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358296250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274457                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257494                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257494                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16077                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14767831520                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2287115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26775185270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32284.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58534.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       386                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239785                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257494                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    772                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.103182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.745828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.781873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          947      1.96%      1.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1130      2.34%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          769      1.59%      5.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          721      1.49%      7.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          767      1.59%      8.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          731      1.51%     10.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          672      1.39%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          861      1.78%     13.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41763     86.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48361                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1815.194444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1735.259177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    504.067051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           64     25.40%     25.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          184     73.02%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1021.821429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.492127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.527920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           32     12.70%     13.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          219     86.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29275072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16479936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29277440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16479616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1503.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       846.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1503.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    846.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19473440000                       # Total gap between requests
system.mem_ctrls.avgGap                      27237.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29226880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1500864867.494930744171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2474765.684681899380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1613691.834234810667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844667435.708798885345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       456704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26745402625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29782645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9293549000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 343999147875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58561.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39395.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19773508.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1338393.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10080923435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1053360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8341182690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1922                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9733175.078044                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2453855.295571                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          961    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5748500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11969250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             961                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17350396875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9353581250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2597357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2597357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2597357                       # number of overall hits
system.cpu.icache.overall_hits::total         2597357                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          187                       # number of overall misses
system.cpu.icache.overall_misses::total           187                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8128750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8128750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8128750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8128750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2597544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2597544                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2597544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2597544                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43469.251337                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43469.251337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43469.251337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43469.251337                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          187                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          187                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7835500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7835500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7835500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7835500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41901.069519                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41901.069519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41901.069519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41901.069519                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2597357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2597357                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8128750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8128750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2597544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2597544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43469.251337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43469.251337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7835500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7835500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41901.069519                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41901.069519                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.542921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5898505                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               393                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15008.918575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.542921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.694420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5195275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5195275                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       245060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           245060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       245060                       # number of overall hits
system.cpu.dcache.overall_hits::total          245060                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1004                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1004                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1004                       # number of overall misses
system.cpu.dcache.overall_misses::total          1004                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73341500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73341500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73341500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73341500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       246064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       246064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       246064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       246064                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004080                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73049.302789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73049.302789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73049.302789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73049.302789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          467                       # number of writebacks
system.cpu.dcache.writebacks::total               467                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          773                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9441                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55192500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55192500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20882500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20882500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003141                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003141                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003141                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003141                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71400.388098                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71400.388098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71400.388098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71400.388098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.894926                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.894926                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       151102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          151102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     38588375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     38588375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73501.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73501.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          961                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37726000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37726000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20882500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20882500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71996.183206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71996.183206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.968783                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.968783                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34753125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34753125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94437                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94437                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72553.496868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72553.496868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17466500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17466500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70146.586345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70146.586345                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       713728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       713728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7444195375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7444195375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10430.017282                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10430.017282                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       137308                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       137308                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       576420                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       576420                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7190226201                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7190226201                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12473.936021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12473.936021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.664340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              247893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            192.912840                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.664340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6694853                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6694853                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26703978125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
