// Generated automatically via PyRTL
// As one initial test of synthesis, map to FPGA with:
//   yosys -p "synth_xilinx -top toplevel" thisfile.v

module toplevel(clk, zero);
    input clk;
    output zero;

    wire const_0_0;

    // Combinational
    assign const_0_0 = 0;
    assign zero = const_0_0;

endmodule

