============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 17:03:20 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6299 instances
RUN-0007 : 2487 luts, 2235 seqs, 948 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7445 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4980 nets have 2 pins
RUN-1001 : 1531 nets have [3 - 5] pins
RUN-1001 : 773 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6297 instances, 2487 luts, 2235 seqs, 1405 slices, 276 macros(1404 instances: 947 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1845 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29790, tnet num: 7443, tinst num: 6297, tnode num: 37136, tedge num: 49165.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.144889s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.6%)

RUN-1004 : used memory is 273 MB, reserved memory is 251 MB, peak memory is 273 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7443 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.290669s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.83354e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6297.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23922e+06, overlap = 44.25
PHY-3002 : Step(2): len = 1.05596e+06, overlap = 52.25
PHY-3002 : Step(3): len = 606696, overlap = 77.9062
PHY-3002 : Step(4): len = 538242, overlap = 72.2812
PHY-3002 : Step(5): len = 423863, overlap = 80.0625
PHY-3002 : Step(6): len = 380006, overlap = 101.125
PHY-3002 : Step(7): len = 336929, overlap = 103
PHY-3002 : Step(8): len = 314942, overlap = 108.344
PHY-3002 : Step(9): len = 281166, overlap = 125.406
PHY-3002 : Step(10): len = 251628, overlap = 167.125
PHY-3002 : Step(11): len = 235831, overlap = 198.281
PHY-3002 : Step(12): len = 216161, overlap = 208.625
PHY-3002 : Step(13): len = 203728, overlap = 224.719
PHY-3002 : Step(14): len = 192255, overlap = 239.625
PHY-3002 : Step(15): len = 184661, overlap = 256.188
PHY-3002 : Step(16): len = 176511, overlap = 271.5
PHY-3002 : Step(17): len = 170438, overlap = 293.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1475e-05
PHY-3002 : Step(18): len = 183190, overlap = 207.938
PHY-3002 : Step(19): len = 200160, overlap = 167.75
PHY-3002 : Step(20): len = 218295, overlap = 113.719
PHY-3002 : Step(21): len = 222446, overlap = 101.812
PHY-3002 : Step(22): len = 217817, overlap = 97.9375
PHY-3002 : Step(23): len = 217578, overlap = 96.6875
PHY-3002 : Step(24): len = 205765, overlap = 83.8125
PHY-3002 : Step(25): len = 204376, overlap = 90.2812
PHY-3002 : Step(26): len = 200749, overlap = 74.9688
PHY-3002 : Step(27): len = 198204, overlap = 73.4688
PHY-3002 : Step(28): len = 189612, overlap = 76.6875
PHY-3002 : Step(29): len = 184514, overlap = 78.9375
PHY-3002 : Step(30): len = 182747, overlap = 79.4375
PHY-3002 : Step(31): len = 182584, overlap = 72.7812
PHY-3002 : Step(32): len = 180232, overlap = 68.5625
PHY-3002 : Step(33): len = 177313, overlap = 71.625
PHY-3002 : Step(34): len = 171909, overlap = 73.9062
PHY-3002 : Step(35): len = 171291, overlap = 72.4375
PHY-3002 : Step(36): len = 171364, overlap = 68.2812
PHY-3002 : Step(37): len = 170063, overlap = 64
PHY-3002 : Step(38): len = 166342, overlap = 62.7188
PHY-3002 : Step(39): len = 166158, overlap = 60.1875
PHY-3002 : Step(40): len = 164004, overlap = 55.6562
PHY-3002 : Step(41): len = 164128, overlap = 56.4062
PHY-3002 : Step(42): len = 163822, overlap = 59.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29501e-05
PHY-3002 : Step(43): len = 161864, overlap = 55.2812
PHY-3002 : Step(44): len = 161904, overlap = 55.1562
PHY-3002 : Step(45): len = 161977, overlap = 55.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.59001e-05
PHY-3002 : Step(46): len = 164021, overlap = 57.5938
PHY-3002 : Step(47): len = 164881, overlap = 57.7812
PHY-3002 : Step(48): len = 165230, overlap = 60.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021080s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (222.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7445.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 209120, over cnt = 805(2%), over = 3893, worst = 41
PHY-1001 : End global iterations;  0.396095s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (142.0%)

PHY-1001 : Congestion index: top1 = 57.13, top5 = 41.01, top10 = 33.22, top15 = 28.32.
PHY-3001 : End congestion estimation;  0.509869s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (134.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7443 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.185129s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.53355e-06
PHY-3002 : Step(49): len = 179174, overlap = 68.5625
PHY-3002 : Step(50): len = 179178, overlap = 68.75
PHY-3002 : Step(51): len = 169812, overlap = 74.9688
PHY-3002 : Step(52): len = 170049, overlap = 78.2188
PHY-3002 : Step(53): len = 164621, overlap = 80.7188
PHY-3002 : Step(54): len = 164191, overlap = 79.875
PHY-3002 : Step(55): len = 160672, overlap = 77.8125
PHY-3002 : Step(56): len = 157888, overlap = 77.3438
PHY-3002 : Step(57): len = 157686, overlap = 79.0312
PHY-3002 : Step(58): len = 154806, overlap = 84.9062
PHY-3002 : Step(59): len = 154596, overlap = 85.4062
PHY-3002 : Step(60): len = 152890, overlap = 87.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0671e-06
PHY-3002 : Step(61): len = 152589, overlap = 86.625
PHY-3002 : Step(62): len = 152656, overlap = 85.9375
PHY-3002 : Step(63): len = 152656, overlap = 85.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01342e-05
PHY-3002 : Step(64): len = 159176, overlap = 77
PHY-3002 : Step(65): len = 159176, overlap = 77
PHY-3002 : Step(66): len = 158559, overlap = 77.5625
PHY-3002 : Step(67): len = 158710, overlap = 77.625
PHY-3002 : Step(68): len = 158776, overlap = 78
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 425/7445.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 180248, over cnt = 761(2%), over = 3720, worst = 28
PHY-1001 : End global iterations;  0.331942s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (164.8%)

PHY-1001 : Congestion index: top1 = 55.80, top5 = 39.91, top10 = 31.61, top15 = 26.67.
PHY-3001 : End congestion estimation;  0.445710s wall, 0.593750s user + 0.078125s system = 0.671875s CPU (150.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7443 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167777s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14142e-05
PHY-3002 : Step(69): len = 159329, overlap = 343.969
PHY-3002 : Step(70): len = 159599, overlap = 342.969
PHY-3002 : Step(71): len = 165201, overlap = 311.438
PHY-3002 : Step(72): len = 165815, overlap = 289.5
PHY-3002 : Step(73): len = 165485, overlap = 283.625
PHY-3002 : Step(74): len = 165463, overlap = 283.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28284e-05
PHY-3002 : Step(75): len = 165784, overlap = 273.844
PHY-3002 : Step(76): len = 166079, overlap = 277.906
PHY-3002 : Step(77): len = 168207, overlap = 266.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56567e-05
PHY-3002 : Step(78): len = 176502, overlap = 205.688
PHY-3002 : Step(79): len = 178088, overlap = 197.188
PHY-3002 : Step(80): len = 191657, overlap = 149.531
PHY-3002 : Step(81): len = 196320, overlap = 124.844
PHY-3002 : Step(82): len = 198904, overlap = 108.75
PHY-3002 : Step(83): len = 196201, overlap = 110.062
PHY-3002 : Step(84): len = 195922, overlap = 112.906
PHY-3002 : Step(85): len = 192851, overlap = 107.375
PHY-3002 : Step(86): len = 192572, overlap = 105.938
PHY-3002 : Step(87): len = 192572, overlap = 105.938
PHY-3002 : Step(88): len = 191968, overlap = 106.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.13135e-05
PHY-3002 : Step(89): len = 199715, overlap = 94.7812
PHY-3002 : Step(90): len = 201591, overlap = 90.9375
PHY-3002 : Step(91): len = 210716, overlap = 83.5312
PHY-3002 : Step(92): len = 212483, overlap = 73.9375
PHY-3002 : Step(93): len = 212729, overlap = 69.125
PHY-3002 : Step(94): len = 211938, overlap = 71.1562
PHY-3002 : Step(95): len = 211543, overlap = 68.6562
PHY-3002 : Step(96): len = 211529, overlap = 66.0312
PHY-3002 : Step(97): len = 208591, overlap = 65.5625
PHY-3002 : Step(98): len = 208067, overlap = 65.25
PHY-3002 : Step(99): len = 205951, overlap = 65.4062
PHY-3002 : Step(100): len = 205528, overlap = 66.5
PHY-3002 : Step(101): len = 205600, overlap = 66.2812
PHY-3002 : Step(102): len = 205871, overlap = 65.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000182627
PHY-3002 : Step(103): len = 209350, overlap = 59.6875
PHY-3002 : Step(104): len = 212589, overlap = 58.75
PHY-3002 : Step(105): len = 217151, overlap = 57.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000335008
PHY-3002 : Step(106): len = 218700, overlap = 53.875
PHY-3002 : Step(107): len = 220459, overlap = 50.7188
PHY-3002 : Step(108): len = 227679, overlap = 44.0938
PHY-3002 : Step(109): len = 235899, overlap = 40.2188
PHY-3002 : Step(110): len = 239058, overlap = 35.0312
PHY-3002 : Step(111): len = 239555, overlap = 37.2812
PHY-3002 : Step(112): len = 239273, overlap = 34.4375
PHY-3002 : Step(113): len = 237616, overlap = 35.4688
PHY-3002 : Step(114): len = 236476, overlap = 35.0312
PHY-3002 : Step(115): len = 235943, overlap = 31.625
PHY-3002 : Step(116): len = 235645, overlap = 30.7188
PHY-3002 : Step(117): len = 234664, overlap = 32.4688
PHY-3002 : Step(118): len = 234394, overlap = 30.5
PHY-3002 : Step(119): len = 234514, overlap = 29.3125
PHY-3002 : Step(120): len = 234977, overlap = 27.9062
PHY-3002 : Step(121): len = 234647, overlap = 27.5
PHY-3002 : Step(122): len = 234274, overlap = 27.5938
PHY-3002 : Step(123): len = 234070, overlap = 27.8438
PHY-3002 : Step(124): len = 233464, overlap = 24.9062
PHY-3002 : Step(125): len = 233019, overlap = 26.0938
PHY-3002 : Step(126): len = 232870, overlap = 25.4688
PHY-3002 : Step(127): len = 232801, overlap = 26.9062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000670015
PHY-3002 : Step(128): len = 234579, overlap = 26.5
PHY-3002 : Step(129): len = 236120, overlap = 27.25
PHY-3002 : Step(130): len = 238324, overlap = 27.125
PHY-3002 : Step(131): len = 239645, overlap = 27.5938
PHY-3002 : Step(132): len = 240493, overlap = 27
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00131206
PHY-3002 : Step(133): len = 241555, overlap = 26.4375
PHY-3002 : Step(134): len = 242929, overlap = 26.7188
PHY-3002 : Step(135): len = 245846, overlap = 26.6875
PHY-3002 : Step(136): len = 248164, overlap = 24.6875
PHY-3002 : Step(137): len = 251024, overlap = 25.625
PHY-3002 : Step(138): len = 254082, overlap = 22.9375
PHY-3002 : Step(139): len = 254991, overlap = 22.5625
PHY-3002 : Step(140): len = 255490, overlap = 22
PHY-3002 : Step(141): len = 255807, overlap = 21.6875
PHY-3002 : Step(142): len = 255816, overlap = 20.2812
PHY-3002 : Step(143): len = 255740, overlap = 20.4062
PHY-3002 : Step(144): len = 255937, overlap = 21.7812
PHY-3002 : Step(145): len = 256207, overlap = 21.5312
PHY-3002 : Step(146): len = 256380, overlap = 21.3438
PHY-3002 : Step(147): len = 256261, overlap = 19.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00248164
PHY-3002 : Step(148): len = 256746, overlap = 20.4375
PHY-3002 : Step(149): len = 257808, overlap = 19.8125
PHY-3002 : Step(150): len = 259046, overlap = 19.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29790, tnet num: 7443, tinst num: 6297, tnode num: 37136, tedge num: 49165.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.208052s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (100.9%)

RUN-1004 : used memory is 311 MB, reserved memory is 291 MB, peak memory is 323 MB
OPT-1001 : Total overflow 186.47 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/7445.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321744, over cnt = 1044(2%), over = 3094, worst = 22
PHY-1001 : End global iterations;  0.555101s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (171.7%)

PHY-1001 : Congestion index: top1 = 42.18, top5 = 33.94, top10 = 29.85, top15 = 27.18.
PHY-1001 : End incremental global routing;  0.673533s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (157.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7443 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.191337s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.987384s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (139.3%)

OPT-1001 : Current memory(MB): used = 319, reserve = 300, peak = 323.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6117/7445.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321744, over cnt = 1044(2%), over = 3094, worst = 22
PHY-1002 : len = 333880, over cnt = 608(1%), over = 1384, worst = 13
PHY-1002 : len = 341704, over cnt = 161(0%), over = 332, worst = 13
PHY-1002 : len = 344240, over cnt = 27(0%), over = 41, worst = 5
PHY-1002 : len = 344336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.471340s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (162.4%)

PHY-1001 : Congestion index: top1 = 37.18, top5 = 30.68, top10 = 27.36, top15 = 25.31.
OPT-1001 : End congestion update;  0.585084s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (152.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7443 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.141449s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (99.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.726673s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (141.9%)

OPT-1001 : Current memory(MB): used = 323, reserve = 304, peak = 323.
OPT-1001 : End physical optimization;  2.980910s wall, 3.593750s user + 0.078125s system = 3.671875s CPU (123.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2487 LUT to BLE ...
SYN-4008 : Packed 2487 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 566 SEQ with LUT/SLICE
SYN-4006 : 981 single LUT's are left
SYN-4006 : 530 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3017/5654 primitive instances ...
PHY-3001 : End packing;  0.290698s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.1%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3319 instances
RUN-1001 : 1574 mslices, 1573 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6378 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3885 nets have 2 pins
RUN-1001 : 1536 nets have [3 - 5] pins
RUN-1001 : 793 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3317 instances, 3147 slices, 276 macros(1404 instances: 947 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1073 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 261484, Over = 46.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3182/6378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 335600, over cnt = 395(1%), over = 578, worst = 8
PHY-1002 : len = 337360, over cnt = 229(0%), over = 291, worst = 4
PHY-1002 : len = 339160, over cnt = 77(0%), over = 104, worst = 4
PHY-1002 : len = 339800, over cnt = 24(0%), over = 31, worst = 3
PHY-1002 : len = 340256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.585024s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (122.9%)

PHY-1001 : Congestion index: top1 = 36.31, top5 = 29.57, top10 = 26.39, top15 = 24.46.
PHY-3001 : End congestion estimation;  0.733059s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (117.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25994, tnet num: 6376, tinst num: 3317, tnode num: 31362, tedge num: 44734.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.304253s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (99.4%)

RUN-1004 : used memory is 329 MB, reserved memory is 310 MB, peak memory is 329 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.496843s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.38282e-05
PHY-3002 : Step(151): len = 248856, overlap = 48.75
PHY-3002 : Step(152): len = 240791, overlap = 46.25
PHY-3002 : Step(153): len = 231631, overlap = 51.25
PHY-3002 : Step(154): len = 227498, overlap = 54.25
PHY-3002 : Step(155): len = 225796, overlap = 52.25
PHY-3002 : Step(156): len = 224080, overlap = 59
PHY-3002 : Step(157): len = 222962, overlap = 58.5
PHY-3002 : Step(158): len = 222542, overlap = 61.25
PHY-3002 : Step(159): len = 221858, overlap = 59.5
PHY-3002 : Step(160): len = 220607, overlap = 61.25
PHY-3002 : Step(161): len = 220218, overlap = 63.75
PHY-3002 : Step(162): len = 219543, overlap = 63.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76564e-05
PHY-3002 : Step(163): len = 225286, overlap = 57
PHY-3002 : Step(164): len = 227394, overlap = 51.5
PHY-3002 : Step(165): len = 232025, overlap = 45.5
PHY-3002 : Step(166): len = 233086, overlap = 40.75
PHY-3002 : Step(167): len = 233448, overlap = 41
PHY-3002 : Step(168): len = 233249, overlap = 40.25
PHY-3002 : Step(169): len = 232825, overlap = 39.25
PHY-3002 : Step(170): len = 232726, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000175313
PHY-3002 : Step(171): len = 239404, overlap = 36.75
PHY-3002 : Step(172): len = 242614, overlap = 35.5
PHY-3002 : Step(173): len = 247272, overlap = 29.25
PHY-3002 : Step(174): len = 249212, overlap = 28.75
PHY-3002 : Step(175): len = 246576, overlap = 28.5
PHY-3002 : Step(176): len = 245137, overlap = 27.25
PHY-3002 : Step(177): len = 244492, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000285153
PHY-3002 : Step(178): len = 250039, overlap = 25
PHY-3002 : Step(179): len = 253281, overlap = 22.5
PHY-3002 : Step(180): len = 253281, overlap = 22.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000570306
PHY-3002 : Step(181): len = 257726, overlap = 22.25
PHY-3002 : Step(182): len = 264001, overlap = 19.5
PHY-3002 : Step(183): len = 267359, overlap = 17.75
PHY-3002 : Step(184): len = 266856, overlap = 15
PHY-3002 : Step(185): len = 266491, overlap = 13.75
PHY-3002 : Step(186): len = 266791, overlap = 13
PHY-3002 : Step(187): len = 267689, overlap = 13
PHY-3002 : Step(188): len = 268315, overlap = 13.75
PHY-3002 : Step(189): len = 268670, overlap = 13.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00114061
PHY-3002 : Step(190): len = 271179, overlap = 12.75
PHY-3002 : Step(191): len = 274042, overlap = 13.25
PHY-3002 : Step(192): len = 276694, overlap = 13.5
PHY-3002 : Step(193): len = 279726, overlap = 14
PHY-3002 : Step(194): len = 281567, overlap = 13.5
PHY-3002 : Step(195): len = 282558, overlap = 12.75
PHY-3002 : Step(196): len = 282480, overlap = 12
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00212094
PHY-3002 : Step(197): len = 284026, overlap = 13.25
PHY-3002 : Step(198): len = 286051, overlap = 13.5
PHY-3002 : Step(199): len = 288236, overlap = 13
PHY-3002 : Step(200): len = 290804, overlap = 13
PHY-3002 : Step(201): len = 292493, overlap = 13
PHY-3002 : Step(202): len = 293011, overlap = 13.5
PHY-3002 : Step(203): len = 293507, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.999500s wall, 0.796875s user + 1.843750s system = 2.640625s CPU (264.2%)

PHY-3001 : Trial Legalized: Len = 303522
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 84/6378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 378104, over cnt = 447(1%), over = 668, worst = 7
PHY-1002 : len = 380936, over cnt = 217(0%), over = 275, worst = 6
PHY-1002 : len = 382816, over cnt = 73(0%), over = 87, worst = 3
PHY-1002 : len = 383480, over cnt = 17(0%), over = 21, worst = 3
PHY-1002 : len = 383616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.937578s wall, 1.468750s user + 0.078125s system = 1.546875s CPU (165.0%)

PHY-1001 : Congestion index: top1 = 35.02, top5 = 29.38, top10 = 26.45, top15 = 24.52.
PHY-3001 : End congestion estimation;  1.101748s wall, 1.625000s user + 0.093750s system = 1.718750s CPU (156.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170248s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000124582
PHY-3002 : Step(204): len = 279902, overlap = 2.75
PHY-3002 : Step(205): len = 270860, overlap = 5.75
PHY-3002 : Step(206): len = 266978, overlap = 8.75
PHY-3002 : Step(207): len = 266051, overlap = 8.5
PHY-3002 : Step(208): len = 264706, overlap = 7.75
PHY-3002 : Step(209): len = 264274, overlap = 7
PHY-3002 : Step(210): len = 263601, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 269034, Over = 0
PHY-3001 : Spreading special nets. 19 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022633s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.0%)

PHY-3001 : 20 instances has been re-located, deltaX = 3, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 269316, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25994, tnet num: 6376, tinst num: 3317, tnode num: 31362, tedge num: 44734.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.347352s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 311 MB, peak memory is 339 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1496/6378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 341320, over cnt = 444(1%), over = 692, worst = 6
PHY-1002 : len = 343368, over cnt = 285(0%), over = 417, worst = 5
PHY-1002 : len = 346416, over cnt = 108(0%), over = 160, worst = 5
PHY-1002 : len = 347072, over cnt = 69(0%), over = 106, worst = 4
PHY-1002 : len = 347824, over cnt = 18(0%), over = 29, worst = 4
PHY-1001 : End global iterations;  0.795817s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (161.0%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.55, top10 = 25.70, top15 = 23.87.
PHY-1001 : End incremental global routing;  0.950723s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (149.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.181573s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.260101s wall, 1.671875s user + 0.062500s system = 1.734375s CPU (137.6%)

OPT-1001 : Current memory(MB): used = 332, reserve = 315, peak = 339.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5436/6378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 347824, over cnt = 18(0%), over = 29, worst = 4
PHY-1002 : len = 347976, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 348040, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 348056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.199245s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.1%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.56, top10 = 25.71, top15 = 23.87.
OPT-1001 : End congestion update;  0.333584s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127759s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.8%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.461474s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.2%)

OPT-1001 : Current memory(MB): used = 335, reserve = 317, peak = 339.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124614s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5436/6378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 348056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043492s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.8%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.56, top10 = 25.71, top15 = 23.87.
PHY-1001 : End incremental global routing;  0.174409s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.172034s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5436/6378.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 348056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044296s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.8%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 28.56, top10 = 25.71, top15 = 23.87.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126454s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.896691s wall, 4.281250s user + 0.078125s system = 4.359375s CPU (111.9%)

RUN-1003 : finish command "place" in  23.011740s wall, 40.484375s user + 10.296875s system = 50.781250s CPU (220.7%)

RUN-1004 : used memory is 310 MB, reserved memory is 291 MB, peak memory is 339 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3319 instances
RUN-1001 : 1574 mslices, 1573 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6378 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3885 nets have 2 pins
RUN-1001 : 1536 nets have [3 - 5] pins
RUN-1001 : 793 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25994, tnet num: 6376, tinst num: 3317, tnode num: 31362, tedge num: 44734.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.308307s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.3%)

RUN-1004 : used memory is 328 MB, reserved memory is 309 MB, peak memory is 362 MB
PHY-1001 : 1574 mslices, 1573 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 333704, over cnt = 501(1%), over = 794, worst = 7
PHY-1002 : len = 335824, over cnt = 340(0%), over = 502, worst = 6
PHY-1002 : len = 338400, over cnt = 189(0%), over = 278, worst = 6
PHY-1002 : len = 341744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.830861s wall, 1.281250s user + 0.156250s system = 1.437500s CPU (173.0%)

PHY-1001 : Congestion index: top1 = 33.92, top5 = 28.58, top10 = 25.71, top15 = 23.82.
PHY-1001 : End global routing;  0.967180s wall, 1.421875s user + 0.156250s system = 1.578125s CPU (163.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 355, reserve = 337, peak = 362.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 611, reserve = 596, peak = 611.
PHY-1001 : End build detailed router design. 3.968344s wall, 3.921875s user + 0.046875s system = 3.968750s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90072, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.201872s wall, 4.203125s user + 0.000000s system = 4.203125s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 645, reserve = 631, peak = 645.
PHY-1001 : End phase 1; 4.208474s wall, 4.203125s user + 0.000000s system = 4.203125s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2454 net; 2.717428s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (100.0%)

PHY-1022 : len = 913424, over cnt = 106(0%), over = 106, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 245, reserve = 635, peak = 645.
PHY-1001 : End initial routed; 13.037082s wall, 23.187500s user + 0.187500s system = 23.375000s CPU (179.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5167(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.683332s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 319, reserve = 642, peak = 645.
PHY-1001 : End phase 2; 14.720481s wall, 24.859375s user + 0.203125s system = 25.062500s CPU (170.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 913424, over cnt = 106(0%), over = 106, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024249s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 912448, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.113051s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (124.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 912320, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.067887s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 912344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.052777s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (118.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5167(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.646709s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 23 nets
PHY-1001 : End commit to database; 0.794735s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 372, reserve = 676, peak = 645.
PHY-1001 : End phase 3; 2.889004s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (100.6%)

PHY-1003 : Routed, final wirelength = 912344
PHY-1001 : Current memory(MB): used = 376, reserve = 677, peak = 645.
PHY-1001 : End export database. 0.024097s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.8%)

PHY-1001 : End detail routing;  26.095737s wall, 36.187500s user + 0.265625s system = 36.453125s CPU (139.7%)

RUN-1003 : finish command "route" in  28.633602s wall, 39.187500s user + 0.421875s system = 39.609375s CPU (138.3%)

RUN-1004 : used memory is 376 MB, reserved memory is 642 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5394   out of  19600   27.52%
#reg                     2238   out of  19600   11.42%
#le                      5924
  #lut only              3686   out of   5924   62.22%
  #reg only               530   out of   5924    8.95%
  #lut&reg               1708   out of   5924   28.83%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                1020
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             188
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_39.q1                                     21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_39.q0                                     17
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/post_img_Sobel_Erosion_Dilation_b[9]_syn_5.f0    10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_9.f0                  10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5924   |3989    |1405    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |746    |498     |161     |388     |2       |0       |
|    command1                          |command                                    |53     |53      |0       |44      |0       |0       |
|    control1                          |control_interface                          |95     |61      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |2      |2       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |73      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |73      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |42     |28      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |21      |0       |30      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |122    |70      |18      |92      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |70      |18      |92      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |23      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |25      |0       |29      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |7      |7       |0       |5       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |66      |44      |31      |0       |0       |
|  u_camera_init                       |camera_init                                |590    |577     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |184    |184     |0       |50      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |55      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |4140   |2576    |1164    |1600    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |163    |105     |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |152    |99      |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |171    |114     |45      |86      |2       |0       |
|      u_three_martix_3                |three_martix                               |164    |110     |45      |79      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |920    |638     |249     |249     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |747    |430     |235     |276     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |510    |311     |190     |141     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |92     |62      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |23      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |47     |27      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |237    |119     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |721    |433     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |142     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |89     |59      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |18      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |47     |27      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |228    |130     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |742    |434     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |309     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |82     |52      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |243    |125     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |82     |31      |14      |53      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |369    |210     |92      |174     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |148    |98      |47      |45      |0       |0       |
|      u_three_martix_2                |three_martix                               |221    |112     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|  u_image_select                      |image_select                               |45     |45      |0       |27      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |171    |147     |10      |34      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3804  
    #2          2       666   
    #3          3       566   
    #4          4       251   
    #5        5-10      806   
    #6        11-50     124   
    #7       51-100      9    
    #8       101-500     4    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3317
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6378, pip num: 62141
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3111 valid insts, and 188533 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.346682s wall, 67.703125s user + 0.453125s system = 68.156250s CPU (1274.7%)

RUN-1004 : used memory is 468 MB, reserved memory is 649 MB, peak memory is 646 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_170320.log"
