{"url": "https://api.github.com/repos/pytorch/pytorch/issues/comments/334467059", "html_url": "https://github.com/pytorch/pytorch/issues/2968#issuecomment-334467059", "issue_url": "https://api.github.com/repos/pytorch/pytorch/issues/2968", "id": 334467059, "node_id": "MDEyOklzc3VlQ29tbWVudDMzNDQ2NzA1OQ==", "user": {"login": "soumith", "id": 1310570, "node_id": "MDQ6VXNlcjEzMTA1NzA=", "avatar_url": "https://avatars0.githubusercontent.com/u/1310570?v=4", "gravatar_id": "", "url": "https://api.github.com/users/soumith", "html_url": "https://github.com/soumith", "followers_url": "https://api.github.com/users/soumith/followers", "following_url": "https://api.github.com/users/soumith/following{/other_user}", "gists_url": "https://api.github.com/users/soumith/gists{/gist_id}", "starred_url": "https://api.github.com/users/soumith/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/soumith/subscriptions", "organizations_url": "https://api.github.com/users/soumith/orgs", "repos_url": "https://api.github.com/users/soumith/repos", "events_url": "https://api.github.com/users/soumith/events{/privacy}", "received_events_url": "https://api.github.com/users/soumith/received_events", "type": "User", "site_admin": false}, "created_at": "2017-10-05T13:37:14Z", "updated_at": "2017-10-05T13:37:14Z", "author_association": "MEMBER", "body_html": "<p>HalfTensor on CPU has no operations defined on it except <code>copy</code> and serialization. We have no plans to change this in the short-term either, because HalfTensor representations cannot be made efficient on Intel CPUs (there are no hardware instructions in that direction)</p>", "body_text": "HalfTensor on CPU has no operations defined on it except copy and serialization. We have no plans to change this in the short-term either, because HalfTensor representations cannot be made efficient on Intel CPUs (there are no hardware instructions in that direction)", "body": "HalfTensor on CPU has no operations defined on it except `copy` and serialization. We have no plans to change this in the short-term either, because HalfTensor representations cannot be made efficient on Intel CPUs (there are no hardware instructions in that direction)"}