/*******************************************************************************
 *                                                                             *
 * Copyright (c) 2009 Texas Instruments Incorporated - http://www.ti.com/      *
 *                        ALL RIGHTS RESERVED                                  *
 *                                                                             *
 ******************************************************************************/
var TotalExtMem 			= java.lang.System.getenv("DDR_MEM");
var Ipc                     = xdc.useModule('ti.sdo.ipc.Ipc');
var MultiProc               = xdc.useModule('ti.sdo.utils.MultiProc');
var SharedRegion            = xdc.useModule('ti.sdo.ipc.SharedRegion');
var Syslink                 = xdc.useModule ('ti.syslink.ipc.rtos.Syslink');

xdc.loadPackage ('ti.syslink.ipc.rtos');
xdc.loadPackage ('ti.syslink.utils.rtos.bios6');

/* Set host id */
Ipc.hostProcId = MultiProc.getIdMeta("HOST");
var srOwnerProcId = Ipc.hostProcId;
var srFrmBufferOwnerProcId = MultiProc.getIdMeta("VPSS-M3");

/* Set this variable to true for interDucati build without HOST 
 * TODO: This option should come from config env option
 */
var interDucatiBuild = false;

if (interDucatiBuild == true) {
    srOwnerProcId = MultiProc.getIdMeta("VIDEO-M3");
    Ipc.generateSlaveDataForHost = true;
    Ipc.sr0MemorySetup = true;
}


xdc.print("# !!! Host Proc ID is [" + Ipc.hostProcId + "] !!!" );

Ipc.procSync = Ipc.ProcSync_PAIR;

/* To avoid wasting shared memory for MessageQ transports */
for (var i=0; i < MultiProc.numProcessors; i++) {
    Ipc.setEntryMeta({
        remoteProcId: i,
        setupNotify:true,
        setupMessageQ:true
    });
}

/* Set Shared Region variables by picking up the information from Platform
 * memory map
 */
var sr0MemSection           = Program.cpu.memoryMap['SR0'];
var sr1MemSection           = Program.cpu.memoryMap['SR1'];
var sr2MemSection           = Program.cpu.memoryMap['SR2_FRAME_BUFFER_MEM'];
if (Program.build.cfgArgs.coreName.match("VIDEO-M3")
    ||
    Program.build.cfgArgs.coreName.match("VPSS-M3"))
{
    var sr3MemSection           = Program.cpu.memoryMap['SR3_INTRADUCATI_IPC'];
}
if(TotalExtMem=="DDR_MEM_2048M")
{
    sr3MemSection           = Program.cpu.memoryMap['SR3'];
}


/*
 *  Need to define the shared region. The IPC modules use this
 *  to make portable pointers. All processors need to add this
 *  call with their base address of the shared memory region.
 *  If the processor cannot access the memory, do not add it.
 */

/*
        This section is the SR0 section of syslink and is
        used for MsgQ's that are present on different processors.

        A8  - NON-CACHED
        M3  - NON-CACHED
        DSP - NON-CACHED
*/
SharedRegion.setEntryMeta( 0,
    {
      base:        sr0MemSection.base,
      len:         sr0MemSection.len,
      name:        sr0MemSection.name,
      isValid:     true,
      ownerProcId: srOwnerProcId,
      cacheEnable: false,
      cacheLineSize: 128,
      createHeap:  true 
    }
);

/*
        This section is mainly used for bitstream buffer's
        which need to be cached on A8 side for better performance
        of HDD, ethernet read/write

        A8  - CACHED
        M3  - CACHED
        DSP - CACHED
*/
SharedRegion.setEntryMeta( 1,
    {
      base:        sr1MemSection.base,
      len:         sr1MemSection.len, 
      name:        sr1MemSection.name,
      isValid:     true,
      ownerProcId: srOwnerProcId,
      cacheEnable: true,
      cacheLineSize: 128,
      createHeap:  true 
    }
);
/*
        This section is used for video frame buffers

        Since M3's doesnt directly access video frame buffers, 
        we dont need to do cache operations in this section 
        hence it marked as NON-CACHED.

        A8  - NOT CACHED
        M3  - NOT CACHED
        DSP - NOT CACHED
*/
SharedRegion.setEntryMeta( 2,
    {
      base:        sr2MemSection.base,
      len:         sr2MemSection.len, 
      name:        sr2MemSection.name,
      isValid:     false,
      ownerProcId: srFrmBufferOwnerProcId,
      cacheEnable: true,
      cacheLineSize: 128,
      createHeap:  true 
    }
);

/*
        This section is used for ipc control structures for intra ducati communication

        A8  - NOT PRESENT
        M3  - CACHED but no cache coherency done
        DSP - NOT PRESENT
*/
if (sr3MemSection != undefined)
{
    SharedRegion.setEntryMeta( 3,
        {
          base:        sr3MemSection.base,
          len:         sr3MemSection.len, 
          name:        sr3MemSection.name,
          isValid:     false,
          ownerProcId: srFrmBufferOwnerProcId,
          cacheEnable: false,
          cacheLineSize: 128,
          createHeap:  true 
        }
    );
}
else
{
    /* Set Shared region property to invalid */
    SharedRegion.setEntryMeta( 3,
        {
          base:        0x00000000,
          len:         0, 
          name:        null,
          isValid:     false,
          ownerProcId: SharedRegion.DEFAULTOWNERID,
          cacheEnable: false,
          cacheLineSize: 128,
          createHeap:  false 
        }
    );
}


