$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  2 + alu_op_o [1:0] $end
  $var wire  1 ( alu_src_o $end
  $var wire  1 $ branch_o $end
  $var wire  2 ) imm_src_o [1:0] $end
  $var wire  1 % jump_o $end
  $var wire  1 ' mem_write_o $end
  $var wire  7 # op_i [6:0] $end
  $var wire  1 * reg_write_o $end
  $var wire  2 & result_src_o [1:0] $end
  $scope module mainDecoder $end
   $var wire  2 + alu_op_o [1:0] $end
   $var wire  1 ( alu_src_o $end
   $var wire  1 $ branch_o $end
   $var wire  2 ) imm_src_o [1:0] $end
   $var wire  1 % jump_o $end
   $var wire  1 ' mem_write_o $end
   $var wire  7 # op_i [6:0] $end
   $var wire  1 * reg_write_o $end
   $var wire  2 & result_src_o [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000 #
0$
0%
b00 &
0'
0(
b00 )
0*
b00 +
#1
1*
b10 +
#2
b1100011 #
1$
b10 )
0*
b01 +
#3
#4
b1101111 #
0$
1%
b10 &
b11 )
1*
b10 +
#5
#6
b0010011 #
0%
b00 &
1(
b00 )
#7
#8
#9
#10
b1100011 #
1$
0(
b10 )
0*
b01 +
#11
#12
#13
#14
b0110011 #
0$
b00 )
1*
b10 +
#15
#16
b1101111 #
1%
b10 &
b11 )
#17
#18
b0000011 #
0%
b01 &
1(
b00 )
b00 +
#19
#20
#21
#22
b1101111 #
1%
b10 &
0(
b11 )
b10 +
#23
#24
#25
#26
b0010011 #
0%
b00 &
1(
b00 )
#27
#28
b1101111 #
1%
b10 &
0(
b11 )
#29
#30
b1100011 #
1$
0%
b00 &
b10 )
0*
b01 +
#31
#32
b0100011 #
0$
1'
1(
b01 )
b00 +
#33
#34
#35
#36
b1100011 #
1$
0'
0(
b10 )
b01 +
#37
#38
#39
