Return-Path: <linux-clk-owner@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 00E9975FB89
	for <lists+linux-clk@lfdr.de>; Mon, 24 Jul 2023 18:11:34 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S229928AbjGXQLc (ORCPT <rfc822;lists+linux-clk@lfdr.de>);
        Mon, 24 Jul 2023 12:11:32 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43588 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S229661AbjGXQLb (ORCPT
        <rfc822;linux-clk@vger.kernel.org>); Mon, 24 Jul 2023 12:11:31 -0400
Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 562F0FB;
        Mon, 24 Jul 2023 09:11:30 -0700 (PDT)
Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140])
        (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
         key-exchange X25519 server-signature RSA-PSS (2048 bits))
        (No client certificate requested)
        by dfw.source.kernel.org (Postfix) with ESMTPS id D1AD061189;
        Mon, 24 Jul 2023 16:11:29 +0000 (UTC)
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 91200C433C8;
        Mon, 24 Jul 2023 16:11:28 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=k20201202; t=1690215089;
        bh=PNV/ajSl/kP8KwOBCr/Xa8XYCAvYV8+30LstjfkPllE=;
        h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
        b=PypyZjZR9n7nR5eR9plytrN50iUcVrN1brBQ83LTfzWNyJwrZJLEMZO98ZGfDqCMP
         UUdXigV/gwFG4hzuaO4ZeHdBxXvUVFfvrNVYkPPmVJ6iRFm9xNZgCSdtB+X4o03w3o
         lAo8ci009FYgLJ6WGuD64eGSItLUk5iqFLdZBsnlvNqzMGYqG2QGRA922nMxjGxiCS
         b28aiO3qi2cFXlZ3VeSd1ffEirbMjWX1wydONU+XZ/NuTU43aCWfsRW/PCc3EDNyvz
         IIIL/DFv2wR0oI79o9C5o83XdcrjhirtdO25gCsUxFXm2uZShEWo1xEPGTrW0QD4qN
         yTdMB1RPVHfag==
Received: (nullmailer pid 3670197 invoked by uid 1000);
        Mon, 24 Jul 2023 16:11:27 -0000
Date:   Mon, 24 Jul 2023 10:11:27 -0600
From:   Rob Herring <robh@kernel.org>
To:     Thierry Reding <thierry.reding@gmail.com>
Cc:     Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Jon Hunter <jonathanh@nvidia.com>, devicetree@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-tegra@vger.kernel.org
Subject: Re: [PATCH v2 1/2] dt-bindings: clock: tegra124-dfll: Convert to
 json-schema
Message-ID: <20230724161127.GA3630486-robh@kernel.org>
References: <20230721131322.2991364-1-thierry.reding@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20230721131322.2991364-1-thierry.reding@gmail.com>
X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,
        SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-clk.vger.kernel.org>
X-Mailing-List: linux-clk@vger.kernel.org

On Fri, Jul 21, 2023 at 03:13:21PM +0200, Thierry Reding wrote:
> From: Thierry Reding <treding@nvidia.com>
> 
> Convert the Tegra124 (and later) DFLL bindings from the free-form text
> format to json-schema.
> 
> Signed-off-by: Thierry Reding <treding@nvidia.com>
> ---
> Changes in v2:
> - should now validate properly because pinmux bindings have been merged
> 
>  .../bindings/clock/nvidia,tegra124-dfll.txt   | 155 ----------
>  .../bindings/clock/nvidia,tegra124-dfll.yaml  | 277 ++++++++++++++++++
>  2 files changed, 277 insertions(+), 155 deletions(-)
>  delete mode 100644 Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.txt
>  create mode 100644 Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.yaml
> 
> diff --git a/Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.txt b/Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.txt
> deleted file mode 100644
> index f7d347385b57..000000000000
> --- a/Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.txt
> +++ /dev/null
> @@ -1,155 +0,0 @@
> -NVIDIA Tegra124 DFLL FCPU clocksource
> -
> -This binding uses the common clock binding:
> -Documentation/devicetree/bindings/clock/clock-bindings.txt
> -
> -The DFLL IP block on Tegra is a root clocksource designed for clocking
> -the fast CPU cluster. It consists of a free-running voltage controlled
> -oscillator connected to the CPU voltage rail (VDD_CPU), and a closed loop
> -control module that will automatically adjust the VDD_CPU voltage by
> -communicating with an off-chip PMIC either via an I2C bus or via PWM signals.
> -
> -Required properties:
> -- compatible : should be one of:
> -  - "nvidia,tegra124-dfll": for Tegra124
> -  - "nvidia,tegra210-dfll": for Tegra210
> -- reg : Defines the following set of registers, in the order listed:
> -        - registers for the DFLL control logic.
> -        - registers for the I2C output logic.
> -        - registers for the integrated I2C master controller.
> -        - look-up table RAM for voltage register values.
> -- interrupts: Should contain the DFLL block interrupt.
> -- clocks: Must contain an entry for each entry in clock-names.
> -  See clock-bindings.txt for details.
> -- clock-names: Must include the following entries:
> -  - soc: Clock source for the DFLL control logic.
> -  - ref: The closed loop reference clock
> -  - i2c: Clock source for the integrated I2C master.
> -- resets: Must contain an entry for each entry in reset-names.
> -  See ../reset/reset.txt for details.
> -- reset-names: Must include the following entries:
> -  - dvco: Reset control for the DFLL DVCO.
> -- #clock-cells: Must be 0.
> -- clock-output-names: Name of the clock output.
> -- vdd-cpu-supply: Regulator for the CPU voltage rail that the DFLL
> -  hardware will start controlling. The regulator will be queried for
> -  the I2C register, control values and supported voltages.
> -
> -Required properties for the control loop parameters:
> -- nvidia,sample-rate: Sample rate of the DFLL control loop.
> -- nvidia,droop-ctrl: See the register CL_DVFS_DROOP_CTRL in the TRM.
> -- nvidia,force-mode: See the field DFLL_PARAMS_FORCE_MODE in the TRM.
> -- nvidia,cf: Numeric value, see the field DFLL_PARAMS_CF_PARAM in the TRM.
> -- nvidia,ci: Numeric value, see the field DFLL_PARAMS_CI_PARAM in the TRM.
> -- nvidia,cg: Numeric value, see the field DFLL_PARAMS_CG_PARAM in the TRM.
> -
> -Optional properties for the control loop parameters:
> -- nvidia,cg-scale: Boolean value, see the field DFLL_PARAMS_CG_SCALE in the TRM.
> -
> -Optional properties for mode selection:
> -- nvidia,pwm-to-pmic: Use PWM to control regulator rather then I2C.
> -
> -Required properties for I2C mode:
> -- nvidia,i2c-fs-rate: I2C transfer rate, if using full speed mode.
> -
> -Required properties for PWM mode:
> -- nvidia,pwm-period-nanoseconds: period of PWM square wave in nanoseconds.
> -- nvidia,pwm-tristate-microvolts: Regulator voltage in micro volts when PWM
> -  control is disabled and the PWM output is tristated. Note that this voltage is
> -  configured in hardware, typically via a resistor divider.
> -- nvidia,pwm-min-microvolts: Regulator voltage in micro volts when PWM control
> -  is enabled and PWM output is low. Hence, this is the minimum output voltage
> -  that the regulator supports when PWM control is enabled.
> -- nvidia,pwm-voltage-step-microvolts: Voltage increase in micro volts
> -  corresponding to a 1/33th increase in duty cycle. Eg the voltage for 2/33th
> -  duty cycle would be: nvidia,pwm-min-microvolts +
> -  nvidia,pwm-voltage-step-microvolts * 2.
> -- pinctrl-0: I/O pad configuration when PWM control is enabled.
> -- pinctrl-1: I/O pad configuration when PWM control is disabled.
> -- pinctrl-names: must include the following entries:
> -  - dvfs_pwm_enable: I/O pad configuration when PWM control is enabled.
> -  - dvfs_pwm_disable: I/O pad configuration when PWM control is disabled.
> -
> -Example for I2C:
> -
> -clock@70110000 {
> -        compatible = "nvidia,tegra124-dfll";
> -        reg = <0 0x70110000 0 0x100>, /* DFLL control */
> -              <0 0x70110000 0 0x100>, /* I2C output control */
> -              <0 0x70110100 0 0x100>, /* Integrated I2C controller */
> -              <0 0x70110200 0 0x100>; /* Look-up table RAM */
> -        interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
> -        clocks = <&tegra_car TEGRA124_CLK_DFLL_SOC>,
> -                 <&tegra_car TEGRA124_CLK_DFLL_REF>,
> -                 <&tegra_car TEGRA124_CLK_I2C5>;
> -        clock-names = "soc", "ref", "i2c";
> -        resets = <&tegra_car TEGRA124_RST_DFLL_DVCO>;
> -        reset-names = "dvco";
> -        #clock-cells = <0>;
> -        clock-output-names = "dfllCPU_out";
> -        vdd-cpu-supply = <&vdd_cpu>;
> -
> -        nvidia,sample-rate = <12500>;
> -        nvidia,droop-ctrl = <0x00000f00>;
> -        nvidia,force-mode = <1>;
> -        nvidia,cf = <10>;
> -        nvidia,ci = <0>;
> -        nvidia,cg = <2>;
> -
> -        nvidia,i2c-fs-rate = <400000>;
> -};
> -
> -Example for PWM:
> -
> -clock@70110000 {
> -	compatible = "nvidia,tegra124-dfll";
> -	reg = <0 0x70110000 0 0x100>, /* DFLL control */
> -	      <0 0x70110000 0 0x100>, /* I2C output control */
> -	      <0 0x70110100 0 0x100>, /* Integrated I2C controller */
> -	      <0 0x70110200 0 0x100>; /* Look-up table RAM */
> -	interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
> -	clocks = <&tegra_car TEGRA210_CLK_DFLL_SOC>,
> -	         <&tegra_car TEGRA210_CLK_DFLL_REF>,
> -		 <&tegra_car TEGRA124_CLK_I2C5>;;
> -	clock-names = "soc", "ref", "i2c";
> -	resets = <&tegra_car TEGRA124_RST_DFLL_DVCO>;
> -	reset-names = "dvco";
> -	#clock-cells = <0>;
> -	clock-output-names = "dfllCPU_out";
> -
> -	nvidia,sample-rate = <25000>;
> -	nvidia,droop-ctrl = <0x00000f00>;
> -	nvidia,force-mode = <1>;
> -	nvidia,cf = <6>;
> -	nvidia,ci = <0>;
> -	nvidia,cg = <2>;
> -
> -	nvidia,pwm-min-microvolts = <708000>; /* 708mV */
> -	nvidia,pwm-period-nanoseconds = <2500>; /* 2.5us */
> -	nvidia,pwm-to-pmic;
> -	nvidia,pwm-tristate-microvolts = <1000000>;
> -	nvidia,pwm-voltage-step-microvolts = <19200>; /* 19.2mV */
> -
> -	pinctrl-names = "dvfs_pwm_enable", "dvfs_pwm_disable";
> -	pinctrl-0 = <&dvfs_pwm_active_state>;
> -	pinctrl-1 = <&dvfs_pwm_inactive_state>;
> -};
> -
> -/* pinmux nodes added for completeness. Binding doc can be found in:
> - * Documentation/devicetree/bindings/pinctrl/nvidia,tegra210-pinmux.yaml
> - */
> -
> -pinmux: pinmux@700008d4 {
> -	dvfs_pwm_active_state: dvfs_pwm_active {
> -		dvfs_pwm_pbb1 {
> -			nvidia,pins = "dvfs_pwm_pbb1";
> -			nvidia,tristate = <TEGRA_PIN_DISABLE>;
> -		};
> -	};
> -	dvfs_pwm_inactive_state: dvfs_pwm_inactive {
> -		dvfs_pwm_pbb1 {
> -			nvidia,pins = "dvfs_pwm_pbb1";
> -			nvidia,tristate = <TEGRA_PIN_ENABLE>;
> -		};
> -	};
> -};
> diff --git a/Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.yaml b/Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.yaml
> new file mode 100644
> index 000000000000..4a9a48613ec6
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.yaml
> @@ -0,0 +1,277 @@
> +# SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)

GPL-2.0-only

> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/clock/nvidia,tegra124-dfll.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: NVIDIA Tegra124 (and later) DFLL FCPU clocksource
> +
> +maintainers:
> +  - Thierry Reding <thierry.reding@gmail.com>
> +  - Jon Hunter <jonathanh@nvidia.com>
> +
> +description:
> +  The DFLL IP block on Tegra is a root clocksource designed for clocking
> +  the fast CPU cluster. It consists of a free-running voltage controlled
> +  oscillator connected to the CPU voltage rail (VDD_CPU), and a closed
> +  loop control module that will automatically adjust the VDD_CPU voltage
> +  by communicating with an off-chip PMIC either via an I2C bus or via
> +  PWM signals.
> +
> +properties:
> +  compatible:
> +    enum:
> +      - nvidia,tegra124-dfll
> +      - nvidia,tegra210-dfll
> +
> +  reg:
> +    items:
> +      - description: DFLL control logic
> +      - description: I2C output logic
> +      - description: integrated I2C controller
> +      - description: look-up table RAM for voltage register values
> +
> +  interrupts:
> +    maxItems: 1
> +
> +  clocks:
> +    items:
> +      - description: clock source for the DFLL control logic
> +      - description: closed loop reference clock
> +      - description: clock source for the integrated I2C controller
> +
> +  clock-names:
> +    items:
> +      - const: soc
> +      - const: ref
> +      - const: i2c
> +
> +  resets:
> +    minItems: 1
> +    maxItems: 2
> +
> +  reset-names:
> +    minItems: 1
> +    maxItems: 2
> +
> +  "#clock-cells":
> +    const: 0
> +
> +  clock-output-names:
> +    description: name of the clock output
> +
> +  vdd-cpu-supply:
> +    description: Regulator for the CPU voltage rail that the DFLL
> +      hardware will start controlling. The regulator will be queried for
> +      the I2C register, control values and supported voltages.
> +
> +  nvidia,sample-rate:
> +    description: Sample rate of the DFLL control loop.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  nvidia,droop-ctrl:
> +    description: See the register CL_DVFS_DROOP_CTRL in the TRM.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  nvidia,force-mode:
> +    description: See the field DFLL_PARAMS_FORCE_MODE in the TRM.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  nvidia,cf:
> +    description: Numeric value, see the field DFLL_PARAMS_CF_PARAM in
> +      the TRM.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  nvidia,ci:
> +    description: Numeric value, see the field DFLL_PARAMS_CI_PARAM in
> +      the TRM.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  nvidia,cg:
> +    description: Numeric value, see the field DFLL_PARAMS_CG_PARAM in
> +      the TRM.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  # optional properties
> +  nvidia,cg-scale:
> +    description: Boolean value, see the field DFLL_PARAMS_CG_SCALE in
> +      the TRM.
> +    $ref: /schemas/types.yaml#/definitions/flag
> +
> +  nvidia,pwm-to-pmic:
> +    description: Use PWM to control regulator rather then I2C.
> +    $ref: /schemas/types.yaml#/definitions/flag
> +
> +  nvidia,i2c-fs-rate:
> +    description: I2C transfer rate, if using full speed mode.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  # required properties for PWM mode
> +  nvidia,pwm-period-nanoseconds:
> +    description: period of PWM square wave in nanoseconds.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  nvidia,pwm-tristate-microvolts:
> +    description: Regulator voltage in micro volts when PWM control is
> +      disabled and the PWM output is tristated. Note that this voltage
> +      is configured in hardware, typically via a resistor divider.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  nvidia,pwm-min-microvolts:
> +    description: Regulator voltage in micro volts when PWM control is
> +      enabled and PWM output is low. Hence, this is the minimum output
> +      voltage that the regulator supports when PWM control is enabled.
> +    $ref: /schemas/types.yaml#/definitions/uint32
> +
> +  nvidia,pwm-voltage-step-microvolts:
> +    description: |
> +      Voltage increase in micro volts corresponding to a 1/33th increase
> +      in duty cycle. Eg the voltage for 2/33th duty cycle would be:
> +
> +        nvidia,pwm-min-microvolts + nvidia,pwm-voltage-step-microvolts * 2
> +    $ref: /schemas/types.yaml#/definitions/uint32

Would be nice to see some constraints on these vendor properties.

Rob
