Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 23 01:52:56 2024
| Host         : P2-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             113 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |            1271 |          631 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |               Enable Signal              |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
| ~CLK100MHZ_IBUF_BUFG |                                          |                                           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mymultdiv/mult/busy1_out             | CPU/dx/insn/loop1[3].my_dff/SR[0]         |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                          | driveMotor/clear                          |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[4].my_dff/Q_0          | CPU/dx/insn/loop1[7].my_dff/q_reg_17      |                5 |             31 |         6.20 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[7].my_dff/busy_reg     | CPU/dx/insn/loop1[3].my_dff/done_reg_2    |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg25enable |                                           |               23 |             32 |         1.39 |
|  CLK100MHZ_IBUF_BUFG | RegisterFile/reg12/loop1[23].my_dff/enY  | RegisterFile/reg12/loop1[23].my_dff/y_pos |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[4].my_dff/Q_0          |                                           |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[7].my_dff/busy_reg     |                                           |               13 |             32 |         2.46 |
|  CLK100MHZ_IBUF_BUFG | RegisterFile/reg14/loop1[23].my_dff/enX  | RegisterFile/reg14/loop1[23].my_dff/x_pos |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg14enable |                                           |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg29enable |                                           |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg19enable |                                           |               14 |             32 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg12enable |                                           |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg24enable |                                           |               21 |             32 |         1.52 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg31enable |                                           |               20 |             32 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg7enable  |                                           |               31 |             32 |         1.03 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg28enable |                                           |               25 |             32 |         1.28 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg17enable |                                           |               19 |             32 |         1.68 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg10enable |                                           |               22 |             32 |         1.45 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg11enable |                                           |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg16enable |                                           |               22 |             32 |         1.45 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg13enable |                                           |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg26enable |                                           |               19 |             32 |         1.68 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg27enable |                                           |               20 |             32 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg30enable |                                           |               24 |             32 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg18enable |                                           |               17 |             32 |         1.88 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[29].my_dff/reg15enable |                                           |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[4].my_dff/E[0]         |                                           |               16 |             64 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[3].my_dff/busy_reg[0]  |                                           |               25 |             64 |         2.56 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[4].my_dff/q_reg_3      |                                           |               28 |             81 |         2.89 |
|  CLK100MHZ_IBUF_BUFG |                                          |                                           |               49 |            112 |         2.29 |
| ~CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[4].my_dff/done_reg     |                                           |              198 |            390 |         1.97 |
+----------------------+------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


