// Seed: 1507356505
module module_0 (
    id_1
);
  input wire id_1;
  id_2(
      1 == id_3
  ); id_4(
      .id_0(id_3), .id_1(id_1), .id_2(id_3), .id_3(1), .id_4(1), .id_5(1'd0 * 1), .id_6(id_1)
  );
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input tri id_3,
    output wor id_4,
    input wire id_5,
    output wor id_6,
    input wand id_7,
    input tri0 id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wand id_12,
    output wand id_13,
    output uwire id_14,
    input tri id_15,
    input tri0 id_16,
    input uwire id_17
);
  wire id_19;
  module_0(
      id_19
  );
endmodule
