// Seed: 3821871547
module module_0 ();
  wire id_1;
  module_2 modCall_1 ();
  tri0 id_3, id_4;
  assign id_3 = id_2;
  assign id_3 = 1 & -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  supply1 id_0,
    output logic   id_1,
    input  supply1 id_2
);
  always id_1 <= 1;
  module_0 modCall_1 ();
endmodule
macromodule module_2 ();
  wire id_2;
  assign module_3.type_0 = 0;
endmodule
module module_3 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  module_2 modCall_1 ();
endmodule
program module_4 (
    input uwire   id_0,
    input supply0 id_1
);
  id_3(
      -1'b0, -1
  );
  wire id_4;
  module_2 modCall_1 ();
endmodule
