Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Programs/Projects/RF/TestBench_isim_beh.exe -prj D:/Programs/Projects/RF/TestBench_beh.prj work.TestBench 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "D:/Programs/Projects/RF/RFVHDL.vhd" into library work
Parsing VHDL file "D:/Programs/Projects/RF/RFTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 106076 KB
Fuse CPU Usage: 623 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity RegFile [regfile_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/Programs/Projects/RF/TestBench_isim_beh.exe
Fuse Memory Usage: 120588 KB
Fuse CPU Usage: 1029 ms
