

================================================================
== Vivado HLS Report for 'dateport_C3_conv'
================================================================
* Date:           Tue May 09 23:55:06 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1072728|  1072728|  1072728|  1072728|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                |     1952|     1952|       122|          -|          -|     16|    no    |
        | + Loop 1.1             |      120|      120|        12|          -|          -|     10|    no    |
        |  ++ Loop 1.1.1         |       10|       10|         1|          -|          -|     10|    no    |
        |- L_L_L_C3_conv_label1  |  1056005|  1056005|        28|         22|          1|  48000|    yes   |
        |- Loop 3                |    14768|    14768|       923|          -|          -|     16|    no    |
        | + Loop 3.1             |      920|      920|        92|          -|          -|     10|    no    |
        |  ++ Loop 3.1.1         |       90|       90|         9|          -|          -|     10|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    849|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    437|
|Register         |        -|      -|    1017|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      5|    1431|   2236|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U12  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fcmp_32ns_32ns_1_1_U14            |dateport_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U13   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  414|  950|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +--------+-----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------+---------+---+----+------+-----+------+-------------+
    |C3_v_U  |dateport_C3_conv_C3_v  |        4|  0|   0|  1600|   32|     1|        51200|
    +--------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                       |        4|  0|   0|  1600|   32|     1|        51200|
    +--------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |C3_mapData_addr2_fu_938_p2            |     +    |      0|  0|  10|          10|          10|
    |C3_mapData_addr3_fu_964_p2            |     +    |      0|  0|   4|          32|          32|
    |C3_mapData_addr4_fu_970_p2            |     +    |      0|  0|   4|          32|          32|
    |C3_mapData_addr5_fu_1087_p2           |     +    |      0|  0|  32|          32|          32|
    |C3_mapData_addr6_fu_1092_p2           |     +    |      0|  0|  32|           3|          32|
    |C3_mapData_addr7_fu_1118_p2           |     +    |      0|  0|  32|           2|          32|
    |C3_mapData_addr8_fu_1158_p2           |     +    |      0|  0|  32|           2|          32|
    |C3_mapData_addr9_fu_1182_p2           |     +    |      0|  0|  32|           1|          32|
    |C3_v_addr10_fu_586_p2                 |     +    |      0|  0|  32|          32|          32|
    |C3_v_addr11_fu_1301_p2                |     +    |      0|  0|  32|          32|          32|
    |C3_v_addr12_fu_1323_p2                |     +    |      0|  0|  32|          32|          32|
    |C3_v_addr1_fu_513_p2                  |     +    |      0|  0|   9|           9|           9|
    |C3_v_addr2_fu_868_p2                  |     +    |      0|  0|   4|           9|           9|
    |C3_v_addr3_fu_874_p2                  |     +    |      0|  0|   4|           9|           9|
    |C3_v_addr4_fu_1026_p2                 |     +    |      0|  0|   4|          32|          32|
    |C3_v_addr5_fu_1032_p2                 |     +    |      0|  0|   4|          32|          32|
    |C3_v_addr6_fu_1272_p2                 |     +    |      0|  0|   9|           9|           9|
    |C3_v_addr7_fu_535_p2                  |     +    |      0|  0|   9|           9|           9|
    |C3_v_addr8_fu_564_p2                  |     +    |      0|  0|  32|          32|          32|
    |C3_v_addr9_fu_1250_p2                 |     +    |      0|  0|   9|           9|           9|
    |S2_y_addr2_fu_1148_p2                 |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr3_fu_1172_p2                 |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr4_fu_1196_p2                 |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr6_fu_922_p2                  |     +    |      0|  0|   9|           9|           9|
    |S2_y_addr8_fu_1071_p2                 |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr9_fu_1107_p2                 |     +    |      0|  0|  32|          32|          32|
    |i_3_fu_483_p2                         |     +    |      0|  0|   5|           5|           1|
    |i_4_fu_1215_p2                        |     +    |      0|  0|   5|           5|           1|
    |i_s_fu_664_p2                         |     +    |      0|  0|   5|           1|           5|
    |indvar_flatten13_op_fu_714_p2         |     +    |      0|  0|  10|           1|          10|
    |indvar_flatten33_op_fu_728_p2         |     +    |      0|  0|  12|           1|          12|
    |indvar_flatten_next3_fu_602_p2        |     +    |      0|  0|  16|          16|           1|
    |indvar_flatten_op_fu_982_p2           |     +    |      0|  0|   7|           1|           7|
    |j_3_fu_525_p2                         |     +    |      0|  0|   4|           4|           1|
    |j_4_fu_742_p2                         |     +    |      0|  0|   3|           1|           3|
    |j_5_fu_1262_p2                        |     +    |      0|  0|   4|           4|           1|
    |k_3_fu_576_p2                         |     +    |      0|  0|   4|           4|           1|
    |k_4_fu_1313_p2                        |     +    |      0|  0|   4|           4|           1|
    |k_5_fu_760_p2                         |     +    |      0|  0|   4|           1|           4|
    |m_1_fu_794_p2                         |     +    |      0|  0|   4|           1|           4|
    |n_1_fu_976_p2                         |     +    |      0|  0|   3|           1|           3|
    |tmp_67_1_fu_996_p2                    |     +    |      0|  0|   4|           1|           4|
    |tmp_67_2_fu_1129_p2                   |     +    |      0|  0|   4|           2|           4|
    |tmp_67_3_fu_1134_p2                   |     +    |      0|  0|   4|           2|           4|
    |tmp_67_4_fu_1139_p2                   |     +    |      0|  0|   4|           3|           4|
    |tmp_s_fu_830_p2                       |     +    |      0|  0|   4|           4|           4|
    |C3_mapData_addr1_fu_928_p2            |     -    |      0|  0|   9|           9|           9|
    |S2_y_addr5_fu_912_p2                  |     -    |      0|  0|   8|           8|           8|
    |S2_y_addr7_fu_1065_p2                 |     -    |      0|  0|  32|          32|          32|
    |tmp_20_fu_836_p2                      |     -    |      0|  0|   4|           4|           3|
    |C3_y_d0                               |  Select  |      0|  0|  32|           1|          32|
    |i_1_mid2_fu_670_p3                    |  Select  |      0|  0|   5|           1|           5|
    |indvar_flatten_next1_fu_720_p3        |  Select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next2_fu_734_p3        |  Select  |      0|  0|  12|           1|           1|
    |indvar_flatten_next_fu_988_p3         |  Select  |      0|  0|   7|           1|           1|
    |j_1_mid2_fu_754_p3                    |  Select  |      0|  0|   3|           1|           3|
    |j_1_mid_fu_614_p3                     |  Select  |      0|  0|   3|           1|           1|
    |k_1_mid2_fu_787_p3                    |  Select  |      0|  0|   4|           1|           4|
    |k_1_mid_fu_747_p3                     |  Select  |      0|  0|   4|           1|           1|
    |m_mid1_fu_775_p3                      |  Select  |      0|  0|   4|           1|           1|
    |m_mid2_fu_818_p3                      |  Select  |      0|  0|   4|           1|           4|
    |n_mid2_fu_810_p3                      |  Select  |      0|  0|   3|           1|           1|
    |exitcond4_mid1_fu_696_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond4_mid2_fu_783_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond4_mid_fu_634_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten15_mid_fu_658_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_mid1_fu_702_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_mid_fu_646_p2        |    and   |      0|  0|   1|           1|           1|
    |tmp_26_fu_1369_p2                     |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1256_p2                  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_1209_p2                  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond3_fu_477_p2                   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond4_fu_628_p2                   |   icmp   |      0|  0|   2|           3|           3|
    |exitcond5_fu_519_p2                   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond9_fu_570_p2                   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten1_fu_640_p2           |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_flatten2_fu_652_p2           |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_flatten3_fu_596_p2           |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_flatten_fu_608_p2            |   icmp   |      0|  0|   5|          12|          12|
    |exitcond_fu_1307_p2                   |   icmp   |      0|  0|   2|           4|           4|
    |notlhs_fu_1351_p2                     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_1357_p2                     |   icmp   |      0|  0|   8|          23|           1|
    |not_exitcond_flatten15_mid_fu_690_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp_24_fu_1363_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_36_fu_678_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_37_fu_766_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_38_fu_770_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_39_fu_800_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_40_fu_805_p2                      |    or    |      0|  0|   1|           1|           1|
    |exitcond_flatten15_not_fu_684_p2      |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_622_p2        |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_mid_fu_708_p2    |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 849|         778|         928|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |C3_mapData_address0            |  12|          4|   12|         48|
    |C3_mapData_address1            |  12|          3|   12|         36|
    |C3_v_address0                  |  11|          5|   11|         55|
    |C3_v_d0                        |  32|          3|   32|         96|
    |S2_y_address0                  |  11|          4|   11|         44|
    |S2_y_address1                  |  11|          3|   11|         33|
    |ap_NS_fsm                      |  66|         39|    1|         39|
    |grp_fu_448_p0                  |  32|          4|   32|        128|
    |grp_fu_448_p1                  |  32|          7|   32|        224|
    |grp_fu_455_p0                  |  32|          6|   32|        192|
    |grp_fu_455_p1                  |  32|          6|   32|        192|
    |i_1_phi_fu_326_p4              |   5|          2|    5|         10|
    |i_1_reg_322                    |   5|          2|    5|         10|
    |i_2_reg_414                    |   5|          2|    5|         10|
    |i_reg_278                      |   5|          2|    5|         10|
    |indvar_flatten1_phi_fu_315_p4  |  16|          2|   16|         32|
    |indvar_flatten1_reg_311        |  16|          2|   16|         32|
    |indvar_flatten2_phi_fu_337_p4  |  12|          2|   12|         24|
    |indvar_flatten2_reg_333        |  12|          2|   12|         24|
    |indvar_flatten3_phi_fu_359_p4  |  10|          2|   10|         20|
    |indvar_flatten3_reg_355        |  10|          2|   10|         20|
    |indvar_flatten_phi_fu_382_p4   |   7|          2|    7|         14|
    |indvar_flatten_reg_378         |   7|          2|    7|         14|
    |j_1_phi_fu_348_p4              |   3|          2|    3|          6|
    |j_1_reg_344                    |   3|          2|    3|          6|
    |j_2_reg_426                    |   4|          2|    4|          8|
    |j_reg_289                      |   4|          2|    4|          8|
    |k_1_phi_fu_370_p4              |   4|          2|    4|          8|
    |k_1_reg_366                    |   4|          2|    4|          8|
    |k_2_reg_437                    |   4|          2|    4|          8|
    |k_reg_300                      |   4|          2|    4|          8|
    |m_phi_fu_394_p4                |   4|          2|    4|          8|
    |m_reg_390                      |   4|          2|    4|          8|
    |n_phi_fu_406_p4                |   3|          2|    3|          6|
    |n_reg_402                      |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 437|        132|  372|       1395|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |C3_bias_load_reg_1694                            |  32|   0|   32|          0|
    |C3_mapData_addr4_reg_1516                        |  32|   0|   32|          0|
    |C3_mapData_addr5_reg_1549                        |  32|   0|   32|          0|
    |C3_mapData_load_1_reg_1586                       |  32|   0|   32|          0|
    |C3_mapData_load_2_reg_1621                       |  32|   0|   32|          0|
    |C3_mapData_load_3_reg_1631                       |  32|   0|   32|          0|
    |C3_mapData_load_4_reg_1651                       |  32|   0|   32|          0|
    |C3_v_addr11_reg_1712                             |  31|   0|   32|          1|
    |C3_v_addr1_reg_1392                              |   8|   0|    9|          1|
    |C3_v_addr3_reg_1504                              |   9|   0|    9|          0|
    |C3_v_addr8_reg_1405                              |  31|   0|   32|          1|
    |C3_v_addr9_reg_1699                              |   8|   0|    9|          1|
    |C3_v_addr_2_reg_1532                             |  11|   0|   11|          0|
    |S2_y_addr4_reg_1611                              |  32|   0|   32|          0|
    |S2_y_addr6_reg_1510                              |   9|   0|    9|          0|
    |S2_y_addr7_reg_1537                              |  31|   0|   32|          1|
    |S2_y_load_1_reg_1581                             |  32|   0|   32|          0|
    |S2_y_load_2_reg_1616                             |  32|   0|   32|          0|
    |S2_y_load_3_reg_1626                             |  32|   0|   32|          0|
    |S2_y_load_4_reg_1646                             |  32|   0|   32|          0|
    |ap_CS_fsm                                        |  38|   0|   38|          0|
    |ap_reg_ppiten_pp0_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                            |   1|   0|    1|          0|
    |ap_reg_ppstg_C3_v_addr_2_reg_1532_pp0_it1        |  11|   0|   11|          0|
    |ap_reg_ppstg_exitcond_flatten3_reg_1418_pp0_it1  |   1|   0|    1|          0|
    |exitcond4_mid1_reg_1457                          |   1|   0|    1|          0|
    |exitcond_flatten15_mid_reg_1438                  |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1418                       |   1|   0|    1|          0|
    |exitcond_flatten_mid1_reg_1462                   |   1|   0|    1|          0|
    |exitcond_flatten_reg_1427                        |   1|   0|    1|          0|
    |i_1_mid2_reg_1444                                |   5|   0|    5|          0|
    |i_1_reg_322                                      |   5|   0|    5|          0|
    |i_2_reg_414                                      |   5|   0|    5|          0|
    |i_3_reg_1387                                     |   5|   0|    5|          0|
    |i_4_reg_1684                                     |   5|   0|    5|          0|
    |i_reg_278                                        |   5|   0|    5|          0|
    |indvar_flatten1_reg_311                          |  16|   0|   16|          0|
    |indvar_flatten2_reg_333                          |  12|   0|   12|          0|
    |indvar_flatten3_reg_355                          |  10|   0|   10|          0|
    |indvar_flatten_next1_reg_1474                    |  10|   0|   10|          0|
    |indvar_flatten_next2_reg_1479                    |  12|   0|   12|          0|
    |indvar_flatten_next3_reg_1422                    |  16|   0|   16|          0|
    |indvar_flatten_next_reg_1527                     |   7|   0|    7|          0|
    |indvar_flatten_reg_378                           |   7|   0|    7|          0|
    |j_1_mid2_reg_1484                                |   3|   0|    3|          0|
    |j_1_mid_reg_1432                                 |   3|   0|    3|          0|
    |j_1_reg_344                                      |   3|   0|    3|          0|
    |j_2_reg_426                                      |   4|   0|    4|          0|
    |j_3_reg_1400                                     |   4|   0|    4|          0|
    |j_5_reg_1707                                     |   4|   0|    4|          0|
    |j_reg_289                                        |   4|   0|    4|          0|
    |k_1_mid2_reg_1489                                |   4|   0|    4|          0|
    |k_1_reg_366                                      |   4|   0|    4|          0|
    |k_2_reg_437                                      |   4|   0|    4|          0|
    |k_4_reg_1720                                     |   4|   0|    4|          0|
    |k_reg_300                                        |   4|   0|    4|          0|
    |m_mid2_reg_1494                                  |   4|   0|    4|          0|
    |m_reg_390                                        |   4|   0|    4|          0|
    |n_1_reg_1522                                     |   3|   0|    3|          0|
    |n_reg_402                                        |   3|   0|    3|          0|
    |not_exitcond_flatten_mid_reg_1469                |   1|   0|    1|          0|
    |reg_466                                          |  32|   0|   32|          0|
    |reg_471                                          |  32|   0|   32|          0|
    |tmp_21_reg_1656                                  |  32|   0|   32|          0|
    |tmp_26_reg_1735                                  |   1|   0|    1|          0|
    |tmp_36_reg_1451                                  |   1|   0|    1|          0|
    |tmp_69_reg_1725                                  |  32|   0|   64|         32|
    |tmp_71_1_reg_1661                                |  32|   0|   32|          0|
    |tmp_71_2_reg_1666                                |  32|   0|   32|          0|
    |tmp_71_3_reg_1671                                |  32|   0|   32|          0|
    |tmp_71_4_reg_1676                                |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |1017|   0| 1054|         37|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dateport_C3_conv | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dateport_C3_conv | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dateport_C3_conv | return value |
|ap_done              | out |    1| ap_ctrl_hs | dateport_C3_conv | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dateport_C3_conv | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dateport_C3_conv | return value |
|S2_y_address0        | out |   11|  ap_memory |       S2_y       |     array    |
|S2_y_ce0             | out |    1|  ap_memory |       S2_y       |     array    |
|S2_y_q0              |  in |   32|  ap_memory |       S2_y       |     array    |
|S2_y_address1        | out |   11|  ap_memory |       S2_y       |     array    |
|S2_y_ce1             | out |    1|  ap_memory |       S2_y       |     array    |
|S2_y_q1              |  in |   32|  ap_memory |       S2_y       |     array    |
|C3_mapData_address0  | out |   12|  ap_memory |    C3_mapData    |     array    |
|C3_mapData_ce0       | out |    1|  ap_memory |    C3_mapData    |     array    |
|C3_mapData_q0        |  in |   32|  ap_memory |    C3_mapData    |     array    |
|C3_mapData_address1  | out |   12|  ap_memory |    C3_mapData    |     array    |
|C3_mapData_ce1       | out |    1|  ap_memory |    C3_mapData    |     array    |
|C3_mapData_q1        |  in |   32|  ap_memory |    C3_mapData    |     array    |
|C3_bias_address0     | out |    4|  ap_memory |      C3_bias     |     array    |
|C3_bias_ce0          | out |    1|  ap_memory |      C3_bias     |     array    |
|C3_bias_q0           |  in |   32|  ap_memory |      C3_bias     |     array    |
|C3_y_address0        | out |   11|  ap_memory |       C3_y       |     array    |
|C3_y_ce0             | out |    1|  ap_memory |       C3_y       |     array    |
|C3_y_we0             | out |    1|  ap_memory |       C3_y       |     array    |
|C3_y_d0              | out |   32|  ap_memory |       C3_y       |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

