# Smart Traffic Light Controller using Verilog HDL

This project implements an intelligent traffic light controller using Verilog HDL.

Features:
- Automatic signal control using FSM
- Pedestrian crossing support
- Ambulance priority handling
- Traffic density based timing
- Simulation verified using EDA Playground
- Synthesized using Quartus Prime

Tools used:
- Verilog HDL
- Quartus Prime Lite
- EDA Playground

Files:
- smart_traffic.v → Main design
- testbench.v → Simulation testbench
- design.v → FSM logic
- Waveform.png → Simulation result
