// Seed: 677377475
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output wor   id_2,
    output tri   id_3,
    input  tri   id_4,
    input  tri0  id_5
    , id_8,
    input  uwire id_6
);
  assign id_8 = id_5;
  wire id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  tri0  id_2
);
  uwire id_4;
  tri0  id_5;
  wire  id_6;
  wire  id_7;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_1,
      id_2,
      id_0,
      id_5
  );
  id_8(
      .id_0(1), .id_1(1)
  );
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
