{
  "module_name": "pinctrl-broxton.c",
  "hash_id": "968a64570f34a79a11f343dc25cc9743a35992904da9c85e1795b8bcef38d959",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-broxton.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define BXT_PAD_OWN\t0x020\n#define BXT_PADCFGLOCK\t0x060\n#define BXT_HOSTSW_OWN\t0x080\n#define BXT_GPI_IS\t0x100\n#define BXT_GPI_IE\t0x110\n\n#define BXT_COMMUNITY(b, s, e)\t\t\t\t\\\n\tINTEL_COMMUNITY_SIZE(b, s, e, 32, 4, BXT)\n\n \nstatic const struct pinctrl_pin_desc bxt_north_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"PWM0\"),\n\tPINCTRL_PIN(35, \"PWM1\"),\n\tPINCTRL_PIN(36, \"PWM2\"),\n\tPINCTRL_PIN(37, \"PWM3\"),\n\tPINCTRL_PIN(38, \"LPSS_UART0_RXD\"),\n\tPINCTRL_PIN(39, \"LPSS_UART0_TXD\"),\n\tPINCTRL_PIN(40, \"LPSS_UART0_RTS_B\"),\n\tPINCTRL_PIN(41, \"LPSS_UART0_CTS_B\"),\n\tPINCTRL_PIN(42, \"LPSS_UART1_RXD\"),\n\tPINCTRL_PIN(43, \"LPSS_UART1_TXD\"),\n\tPINCTRL_PIN(44, \"LPSS_UART1_RTS_B\"),\n\tPINCTRL_PIN(45, \"LPSS_UART1_CTS_B\"),\n\tPINCTRL_PIN(46, \"LPSS_UART2_RXD\"),\n\tPINCTRL_PIN(47, \"LPSS_UART2_TXD\"),\n\tPINCTRL_PIN(48, \"LPSS_UART2_RTS_B\"),\n\tPINCTRL_PIN(49, \"LPSS_UART2_CTS_B\"),\n\tPINCTRL_PIN(50, \"ISH_UART0_RXD\"),\n\tPINCTRL_PIN(51, \"ISH_UART0_TXT\"),\n\tPINCTRL_PIN(52, \"ISH_UART0_RTS_B\"),\n\tPINCTRL_PIN(53, \"ISH_UART0_CTS_B\"),\n\tPINCTRL_PIN(54, \"ISH_UART1_RXD\"),\n\tPINCTRL_PIN(55, \"ISH_UART1_TXT\"),\n\tPINCTRL_PIN(56, \"ISH_UART1_RTS_B\"),\n\tPINCTRL_PIN(57, \"ISH_UART1_CTS_B\"),\n\tPINCTRL_PIN(58, \"ISH_UART2_RXD\"),\n\tPINCTRL_PIN(59, \"ISH_UART2_TXD\"),\n\tPINCTRL_PIN(60, \"ISH_UART2_RTS_B\"),\n\tPINCTRL_PIN(61, \"ISH_UART2_CTS_B\"),\n\tPINCTRL_PIN(62, \"GP_CAMERASB00\"),\n\tPINCTRL_PIN(63, \"GP_CAMERASB01\"),\n\tPINCTRL_PIN(64, \"GP_CAMERASB02\"),\n\tPINCTRL_PIN(65, \"GP_CAMERASB03\"),\n\tPINCTRL_PIN(66, \"GP_CAMERASB04\"),\n\tPINCTRL_PIN(67, \"GP_CAMERASB05\"),\n\tPINCTRL_PIN(68, \"GP_CAMERASB06\"),\n\tPINCTRL_PIN(69, \"GP_CAMERASB07\"),\n\tPINCTRL_PIN(70, \"GP_CAMERASB08\"),\n\tPINCTRL_PIN(71, \"GP_CAMERASB09\"),\n\tPINCTRL_PIN(72, \"GP_CAMERASB10\"),\n\tPINCTRL_PIN(73, \"GP_CAMERASB11\"),\n\tPINCTRL_PIN(74, \"TCK\"),\n\tPINCTRL_PIN(75, \"TRST_B\"),\n\tPINCTRL_PIN(76, \"TMS\"),\n\tPINCTRL_PIN(77, \"TDI\"),\n\tPINCTRL_PIN(78, \"CX_PMODE\"),\n\tPINCTRL_PIN(79, \"CX_PREQ_B\"),\n\tPINCTRL_PIN(80, \"JTAGX\"),\n\tPINCTRL_PIN(81, \"CX_PRDY_B\"),\n\tPINCTRL_PIN(82, \"TDO\"),\n};\n\nstatic const unsigned int bxt_north_pwm0_pins[] = { 34 };\nstatic const unsigned int bxt_north_pwm1_pins[] = { 35 };\nstatic const unsigned int bxt_north_pwm2_pins[] = { 36 };\nstatic const unsigned int bxt_north_pwm3_pins[] = { 37 };\nstatic const unsigned int bxt_north_uart0_pins[] = { 38, 39, 40, 41 };\nstatic const unsigned int bxt_north_uart1_pins[] = { 42, 43, 44, 45 };\nstatic const unsigned int bxt_north_uart2_pins[] = { 46, 47, 48, 49 };\nstatic const unsigned int bxt_north_uart0b_pins[] = { 50, 51, 52, 53 };\nstatic const unsigned int bxt_north_uart1b_pins[] = { 54, 55, 56, 57 };\nstatic const unsigned int bxt_north_uart2b_pins[] = { 58, 59, 60, 61 };\nstatic const unsigned int bxt_north_uart3_pins[] = { 58, 59, 60, 61 };\n\nstatic const struct intel_pingroup bxt_north_groups[] = {\n\tPIN_GROUP(\"pwm0_grp\", bxt_north_pwm0_pins, 1),\n\tPIN_GROUP(\"pwm1_grp\", bxt_north_pwm1_pins, 1),\n\tPIN_GROUP(\"pwm2_grp\", bxt_north_pwm2_pins, 1),\n\tPIN_GROUP(\"pwm3_grp\", bxt_north_pwm3_pins, 1),\n\tPIN_GROUP(\"uart0_grp\", bxt_north_uart0_pins, 1),\n\tPIN_GROUP(\"uart1_grp\", bxt_north_uart1_pins, 1),\n\tPIN_GROUP(\"uart2_grp\", bxt_north_uart2_pins, 1),\n\tPIN_GROUP(\"uart0b_grp\", bxt_north_uart0b_pins, 2),\n\tPIN_GROUP(\"uart1b_grp\", bxt_north_uart1b_pins, 2),\n\tPIN_GROUP(\"uart2b_grp\", bxt_north_uart2b_pins, 2),\n\tPIN_GROUP(\"uart3_grp\", bxt_north_uart3_pins, 3),\n};\n\nstatic const char * const bxt_north_pwm0_groups[] = { \"pwm0_grp\" };\nstatic const char * const bxt_north_pwm1_groups[] = { \"pwm1_grp\" };\nstatic const char * const bxt_north_pwm2_groups[] = { \"pwm2_grp\" };\nstatic const char * const bxt_north_pwm3_groups[] = { \"pwm3_grp\" };\nstatic const char * const bxt_north_uart0_groups[] = {\n\t\"uart0_grp\", \"uart0b_grp\",\n};\nstatic const char * const bxt_north_uart1_groups[] = {\n\t\"uart1_grp\", \"uart1b_grp\",\n};\nstatic const char * const bxt_north_uart2_groups[] = {\n\t\"uart2_grp\", \"uart2b_grp\",\n};\nstatic const char * const bxt_north_uart3_groups[] = { \"uart3_grp\" };\n\nstatic const struct intel_function bxt_north_functions[] = {\n\tFUNCTION(\"pwm0\", bxt_north_pwm0_groups),\n\tFUNCTION(\"pwm1\", bxt_north_pwm1_groups),\n\tFUNCTION(\"pwm2\", bxt_north_pwm2_groups),\n\tFUNCTION(\"pwm3\", bxt_north_pwm3_groups),\n\tFUNCTION(\"uart0\", bxt_north_uart0_groups),\n\tFUNCTION(\"uart1\", bxt_north_uart1_groups),\n\tFUNCTION(\"uart2\", bxt_north_uart2_groups),\n\tFUNCTION(\"uart3\", bxt_north_uart3_groups),\n};\n\nstatic const struct intel_community bxt_north_communities[] = {\n\tBXT_COMMUNITY(0, 0, 82),\n};\n\nstatic const struct intel_pinctrl_soc_data bxt_north_soc_data = {\n\t.uid = \"1\",\n\t.pins = bxt_north_pins,\n\t.npins = ARRAY_SIZE(bxt_north_pins),\n\t.groups = bxt_north_groups,\n\t.ngroups = ARRAY_SIZE(bxt_north_groups),\n\t.functions = bxt_north_functions,\n\t.nfunctions = ARRAY_SIZE(bxt_north_functions),\n\t.communities = bxt_north_communities,\n\t.ncommunities = ARRAY_SIZE(bxt_north_communities),\n};\n\nstatic const struct pinctrl_pin_desc bxt_northwest_pins[] = {\n\tPINCTRL_PIN(0, \"PMC_SPI_FS0\"),\n\tPINCTRL_PIN(1, \"PMC_SPI_FS1\"),\n\tPINCTRL_PIN(2, \"PMC_SPI_FS2\"),\n\tPINCTRL_PIN(3, \"PMC_SPI_RXD\"),\n\tPINCTRL_PIN(4, \"PMC_SPI_TXD\"),\n\tPINCTRL_PIN(5, \"PMC_SPI_CLK\"),\n\tPINCTRL_PIN(6, \"PMC_UART_RXD\"),\n\tPINCTRL_PIN(7, \"PMC_UART_TXD\"),\n\tPINCTRL_PIN(8, \"PMIC_PWRGOOD\"),\n\tPINCTRL_PIN(9, \"PMIC_RESET_B\"),\n\tPINCTRL_PIN(10, \"RTC_CLK\"),\n\tPINCTRL_PIN(11, \"PMIC_SDWN_B\"),\n\tPINCTRL_PIN(12, \"PMIC_BCUDISW2\"),\n\tPINCTRL_PIN(13, \"PMIC_BCUDISCRIT\"),\n\tPINCTRL_PIN(14, \"PMIC_THERMTRIP_B\"),\n\tPINCTRL_PIN(15, \"PMIC_STDBY\"),\n\tPINCTRL_PIN(16, \"SVID0_ALERT_B\"),\n\tPINCTRL_PIN(17, \"SVID0_DATA\"),\n\tPINCTRL_PIN(18, \"SVID0_CLK\"),\n\tPINCTRL_PIN(19, \"PMIC_I2C_SCL\"),\n\tPINCTRL_PIN(20, \"PMIC_I2C_SDA\"),\n\tPINCTRL_PIN(21, \"AVS_I2S1_MCLK\"),\n\tPINCTRL_PIN(22, \"AVS_I2S1_BCLK\"),\n\tPINCTRL_PIN(23, \"AVS_I2S1_WS_SYNC\"),\n\tPINCTRL_PIN(24, \"AVS_I2S1_SDI\"),\n\tPINCTRL_PIN(25, \"AVS_I2S1_SDO\"),\n\tPINCTRL_PIN(26, \"AVS_M_CLK_A1\"),\n\tPINCTRL_PIN(27, \"AVS_M_CLK_B1\"),\n\tPINCTRL_PIN(28, \"AVS_M_DATA_1\"),\n\tPINCTRL_PIN(29, \"AVS_M_CLK_AB2\"),\n\tPINCTRL_PIN(30, \"AVS_M_DATA_2\"),\n\tPINCTRL_PIN(31, \"AVS_I2S2_MCLK\"),\n\tPINCTRL_PIN(32, \"AVS_I2S2_BCLK\"),\n\tPINCTRL_PIN(33, \"AVS_I2S2_WS_SYNC\"),\n\tPINCTRL_PIN(34, \"AVS_I2S2_SDI\"),\n\tPINCTRL_PIN(35, \"AVS_I2S2_SDOK\"),\n\tPINCTRL_PIN(36, \"AVS_I2S3_BCLK\"),\n\tPINCTRL_PIN(37, \"AVS_I2S3_WS_SYNC\"),\n\tPINCTRL_PIN(38, \"AVS_I2S3_SDI\"),\n\tPINCTRL_PIN(39, \"AVS_I2S3_SDO\"),\n\tPINCTRL_PIN(40, \"AVS_I2S4_BCLK\"),\n\tPINCTRL_PIN(41, \"AVS_I2S4_WS_SYNC\"),\n\tPINCTRL_PIN(42, \"AVS_I2S4_SDI\"),\n\tPINCTRL_PIN(43, \"AVS_I2S4_SDO\"),\n\tPINCTRL_PIN(44, \"PROCHOT_B\"),\n\tPINCTRL_PIN(45, \"FST_SPI_CS0_B\"),\n\tPINCTRL_PIN(46, \"FST_SPI_CS1_B\"),\n\tPINCTRL_PIN(47, \"FST_SPI_MOSI_IO0\"),\n\tPINCTRL_PIN(48, \"FST_SPI_MISO_IO1\"),\n\tPINCTRL_PIN(49, \"FST_SPI_IO2\"),\n\tPINCTRL_PIN(50, \"FST_SPI_IO3\"),\n\tPINCTRL_PIN(51, \"FST_SPI_CLK\"),\n\tPINCTRL_PIN(52, \"FST_SPI_CLK_FB\"),\n\tPINCTRL_PIN(53, \"GP_SSP_0_CLK\"),\n\tPINCTRL_PIN(54, \"GP_SSP_0_FS0\"),\n\tPINCTRL_PIN(55, \"GP_SSP_0_FS1\"),\n\tPINCTRL_PIN(56, \"GP_SSP_0_FS2\"),\n\tPINCTRL_PIN(57, \"GP_SSP_0_RXD\"),\n\tPINCTRL_PIN(58, \"GP_SSP_0_TXD\"),\n\tPINCTRL_PIN(59, \"GP_SSP_1_CLK\"),\n\tPINCTRL_PIN(60, \"GP_SSP_1_FS0\"),\n\tPINCTRL_PIN(61, \"GP_SSP_1_FS1\"),\n\tPINCTRL_PIN(62, \"GP_SSP_1_FS2\"),\n\tPINCTRL_PIN(63, \"GP_SSP_1_FS3\"),\n\tPINCTRL_PIN(64, \"GP_SSP_1_RXD\"),\n\tPINCTRL_PIN(65, \"GP_SSP_1_TXD\"),\n\tPINCTRL_PIN(66, \"GP_SSP_2_CLK\"),\n\tPINCTRL_PIN(67, \"GP_SSP_2_FS0\"),\n\tPINCTRL_PIN(68, \"GP_SSP_2_FS1\"),\n\tPINCTRL_PIN(69, \"GP_SSP_2_FS2\"),\n\tPINCTRL_PIN(70, \"GP_SSP_2_RXD\"),\n\tPINCTRL_PIN(71, \"GP_SSP_2_TXD\"),\n};\n\nstatic const unsigned int bxt_northwest_ssp0_pins[] = { 53, 54, 55, 56, 57, 58 };\nstatic const unsigned int bxt_northwest_ssp1_pins[] = {\n\t59, 60, 61, 62, 63, 64, 65\n};\nstatic const unsigned int bxt_northwest_ssp2_pins[] = { 66, 67, 68, 69, 70, 71 };\nstatic const unsigned int bxt_northwest_uart3_pins[] = { 67, 68, 69, 70 };\n\nstatic const struct intel_pingroup bxt_northwest_groups[] = {\n\tPIN_GROUP(\"ssp0_grp\", bxt_northwest_ssp0_pins, 1),\n\tPIN_GROUP(\"ssp1_grp\", bxt_northwest_ssp1_pins, 1),\n\tPIN_GROUP(\"ssp2_grp\", bxt_northwest_ssp2_pins, 1),\n\tPIN_GROUP(\"uart3_grp\", bxt_northwest_uart3_pins, 2),\n};\n\nstatic const char * const bxt_northwest_ssp0_groups[] = { \"ssp0_grp\" };\nstatic const char * const bxt_northwest_ssp1_groups[] = { \"ssp1_grp\" };\nstatic const char * const bxt_northwest_ssp2_groups[] = { \"ssp2_grp\" };\nstatic const char * const bxt_northwest_uart3_groups[] = { \"uart3_grp\" };\n\nstatic const struct intel_function bxt_northwest_functions[] = {\n\tFUNCTION(\"ssp0\", bxt_northwest_ssp0_groups),\n\tFUNCTION(\"ssp1\", bxt_northwest_ssp1_groups),\n\tFUNCTION(\"ssp2\", bxt_northwest_ssp2_groups),\n\tFUNCTION(\"uart3\", bxt_northwest_uart3_groups),\n};\n\nstatic const struct intel_community bxt_northwest_communities[] = {\n\tBXT_COMMUNITY(0, 0, 71),\n};\n\nstatic const struct intel_pinctrl_soc_data bxt_northwest_soc_data = {\n\t.uid = \"2\",\n\t.pins = bxt_northwest_pins,\n\t.npins = ARRAY_SIZE(bxt_northwest_pins),\n\t.groups = bxt_northwest_groups,\n\t.ngroups = ARRAY_SIZE(bxt_northwest_groups),\n\t.functions = bxt_northwest_functions,\n\t.nfunctions = ARRAY_SIZE(bxt_northwest_functions),\n\t.communities = bxt_northwest_communities,\n\t.ncommunities = ARRAY_SIZE(bxt_northwest_communities),\n};\n\nstatic const struct pinctrl_pin_desc bxt_west_pins[] = {\n\tPINCTRL_PIN(0, \"LPSS_I2C0_SDA\"),\n\tPINCTRL_PIN(1, \"LPSS_I2C0_SCL\"),\n\tPINCTRL_PIN(2, \"LPSS_I2C1_SDA\"),\n\tPINCTRL_PIN(3, \"LPSS_I2C1_SCL\"),\n\tPINCTRL_PIN(4, \"LPSS_I2C2_SDA\"),\n\tPINCTRL_PIN(5, \"LPSS_I2C2_SCL\"),\n\tPINCTRL_PIN(6, \"LPSS_I2C3_SDA\"),\n\tPINCTRL_PIN(7, \"LPSS_I2C3_SCL\"),\n\tPINCTRL_PIN(8, \"LPSS_I2C4_SDA\"),\n\tPINCTRL_PIN(9, \"LPSS_I2C4_SCL\"),\n\tPINCTRL_PIN(10, \"LPSS_I2C5_SDA\"),\n\tPINCTRL_PIN(11, \"LPSS_I2C5_SCL\"),\n\tPINCTRL_PIN(12, \"LPSS_I2C6_SDA\"),\n\tPINCTRL_PIN(13, \"LPSS_I2C6_SCL\"),\n\tPINCTRL_PIN(14, \"LPSS_I2C7_SDA\"),\n\tPINCTRL_PIN(15, \"LPSS_I2C7_SCL\"),\n\tPINCTRL_PIN(16, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(17, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(18, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(19, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(20, \"ISH_I2C2_SDA\"),\n\tPINCTRL_PIN(21, \"ISH_I2C2_SCL\"),\n\tPINCTRL_PIN(22, \"ISH_GPIO_0\"),\n\tPINCTRL_PIN(23, \"ISH_GPIO_1\"),\n\tPINCTRL_PIN(24, \"ISH_GPIO_2\"),\n\tPINCTRL_PIN(25, \"ISH_GPIO_3\"),\n\tPINCTRL_PIN(26, \"ISH_GPIO_4\"),\n\tPINCTRL_PIN(27, \"ISH_GPIO_5\"),\n\tPINCTRL_PIN(28, \"ISH_GPIO_6\"),\n\tPINCTRL_PIN(29, \"ISH_GPIO_7\"),\n\tPINCTRL_PIN(30, \"ISH_GPIO_8\"),\n\tPINCTRL_PIN(31, \"ISH_GPIO_9\"),\n\tPINCTRL_PIN(32, \"MODEM_CLKREQ\"),\n\tPINCTRL_PIN(33, \"DGCLKDBG_PMC_0\"),\n\tPINCTRL_PIN(34, \"DGCLKDBG_PMC_1\"),\n\tPINCTRL_PIN(35, \"DGCLKDBG_PMC_2\"),\n\tPINCTRL_PIN(36, \"DGCLKDBG_ICLK_0\"),\n\tPINCTRL_PIN(37, \"DGCLKDBG_ICLK_1\"),\n\tPINCTRL_PIN(38, \"OSC_CLK_OUT_0\"),\n\tPINCTRL_PIN(39, \"OSC_CLK_OUT_1\"),\n\tPINCTRL_PIN(40, \"OSC_CLK_OUT_2\"),\n\tPINCTRL_PIN(41, \"OSC_CLK_OUT_3\"),\n};\n\nstatic const unsigned int bxt_west_i2c0_pins[] = { 0, 1 };\nstatic const unsigned int bxt_west_i2c1_pins[] = { 2, 3 };\nstatic const unsigned int bxt_west_i2c2_pins[] = { 4, 5 };\nstatic const unsigned int bxt_west_i2c3_pins[] = { 6, 7 };\nstatic const unsigned int bxt_west_i2c4_pins[] = { 8, 9 };\nstatic const unsigned int bxt_west_i2c5_pins[] = { 10, 11 };\nstatic const unsigned int bxt_west_i2c6_pins[] = { 12, 13 };\nstatic const unsigned int bxt_west_i2c7_pins[] = { 14, 15 };\nstatic const unsigned int bxt_west_i2c5b_pins[] = { 16, 17 };\nstatic const unsigned int bxt_west_i2c6b_pins[] = { 18, 19 };\nstatic const unsigned int bxt_west_i2c7b_pins[] = { 20, 21 };\n\nstatic const struct intel_pingroup bxt_west_groups[] = {\n\tPIN_GROUP(\"i2c0_grp\", bxt_west_i2c0_pins, 1),\n\tPIN_GROUP(\"i2c1_grp\", bxt_west_i2c1_pins, 1),\n\tPIN_GROUP(\"i2c2_grp\", bxt_west_i2c2_pins, 1),\n\tPIN_GROUP(\"i2c3_grp\", bxt_west_i2c3_pins, 1),\n\tPIN_GROUP(\"i2c4_grp\", bxt_west_i2c4_pins, 1),\n\tPIN_GROUP(\"i2c5_grp\", bxt_west_i2c5_pins, 1),\n\tPIN_GROUP(\"i2c6_grp\", bxt_west_i2c6_pins, 1),\n\tPIN_GROUP(\"i2c7_grp\", bxt_west_i2c7_pins, 1),\n\tPIN_GROUP(\"i2c5b_grp\", bxt_west_i2c5b_pins, 2),\n\tPIN_GROUP(\"i2c6b_grp\", bxt_west_i2c6b_pins, 2),\n\tPIN_GROUP(\"i2c7b_grp\", bxt_west_i2c7b_pins, 2),\n};\n\nstatic const char * const bxt_west_i2c0_groups[] = { \"i2c0_grp\" };\nstatic const char * const bxt_west_i2c1_groups[] = { \"i2c1_grp\" };\nstatic const char * const bxt_west_i2c2_groups[] = { \"i2c2_grp\" };\nstatic const char * const bxt_west_i2c3_groups[] = { \"i2c3_grp\" };\nstatic const char * const bxt_west_i2c4_groups[] = { \"i2c4_grp\" };\nstatic const char * const bxt_west_i2c5_groups[] = { \"i2c5_grp\", \"i2c5b_grp\" };\nstatic const char * const bxt_west_i2c6_groups[] = { \"i2c6_grp\", \"i2c6b_grp\" };\nstatic const char * const bxt_west_i2c7_groups[] = { \"i2c7_grp\", \"i2c7b_grp\" };\n\nstatic const struct intel_function bxt_west_functions[] = {\n\tFUNCTION(\"i2c0\", bxt_west_i2c0_groups),\n\tFUNCTION(\"i2c1\", bxt_west_i2c1_groups),\n\tFUNCTION(\"i2c2\", bxt_west_i2c2_groups),\n\tFUNCTION(\"i2c3\", bxt_west_i2c3_groups),\n\tFUNCTION(\"i2c4\", bxt_west_i2c4_groups),\n\tFUNCTION(\"i2c5\", bxt_west_i2c5_groups),\n\tFUNCTION(\"i2c6\", bxt_west_i2c6_groups),\n\tFUNCTION(\"i2c7\", bxt_west_i2c7_groups),\n};\n\nstatic const struct intel_community bxt_west_communities[] = {\n\tBXT_COMMUNITY(0, 0, 41),\n};\n\nstatic const struct intel_pinctrl_soc_data bxt_west_soc_data = {\n\t.uid = \"3\",\n\t.pins = bxt_west_pins,\n\t.npins = ARRAY_SIZE(bxt_west_pins),\n\t.groups = bxt_west_groups,\n\t.ngroups = ARRAY_SIZE(bxt_west_groups),\n\t.functions = bxt_west_functions,\n\t.nfunctions = ARRAY_SIZE(bxt_west_functions),\n\t.communities = bxt_west_communities,\n\t.ncommunities = ARRAY_SIZE(bxt_west_communities),\n};\n\nstatic const struct pinctrl_pin_desc bxt_southwest_pins[] = {\n\tPINCTRL_PIN(0, \"EMMC0_CLK\"),\n\tPINCTRL_PIN(1, \"EMMC0_D0\"),\n\tPINCTRL_PIN(2, \"EMMC0_D1\"),\n\tPINCTRL_PIN(3, \"EMMC0_D2\"),\n\tPINCTRL_PIN(4, \"EMMC0_D3\"),\n\tPINCTRL_PIN(5, \"EMMC0_D4\"),\n\tPINCTRL_PIN(6, \"EMMC0_D5\"),\n\tPINCTRL_PIN(7, \"EMMC0_D6\"),\n\tPINCTRL_PIN(8, \"EMMC0_D7\"),\n\tPINCTRL_PIN(9, \"EMMC0_CMD\"),\n\tPINCTRL_PIN(10, \"SDIO_CLK\"),\n\tPINCTRL_PIN(11, \"SDIO_D0\"),\n\tPINCTRL_PIN(12, \"SDIO_D1\"),\n\tPINCTRL_PIN(13, \"SDIO_D2\"),\n\tPINCTRL_PIN(14, \"SDIO_D3\"),\n\tPINCTRL_PIN(15, \"SDIO_CMD\"),\n\tPINCTRL_PIN(16, \"SDCARD_CLK\"),\n\tPINCTRL_PIN(17, \"SDCARD_D0\"),\n\tPINCTRL_PIN(18, \"SDCARD_D1\"),\n\tPINCTRL_PIN(19, \"SDCARD_D2\"),\n\tPINCTRL_PIN(20, \"SDCARD_D3\"),\n\tPINCTRL_PIN(21, \"SDCARD_CD_B\"),\n\tPINCTRL_PIN(22, \"SDCARD_CMD\"),\n\tPINCTRL_PIN(23, \"SDCARD_LVL_CLK_FB\"),\n\tPINCTRL_PIN(24, \"SDCARD_LVL_CMD_DIR\"),\n\tPINCTRL_PIN(25, \"SDCARD_LVL_DAT_DIR\"),\n\tPINCTRL_PIN(26, \"EMMC0_STROBE\"),\n\tPINCTRL_PIN(27, \"SDIO_PWR_DOWN_B\"),\n\tPINCTRL_PIN(28, \"SDCARD_PWR_DOWN_B\"),\n\tPINCTRL_PIN(29, \"SDCARD_LVL_SEL\"),\n\tPINCTRL_PIN(30, \"SDCARD_LVL_WP\"),\n};\n\nstatic const unsigned int bxt_southwest_emmc0_pins[] = {\n\t0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 26,\n};\nstatic const unsigned int bxt_southwest_sdio_pins[] = {\n\t10, 11, 12, 13, 14, 15, 27,\n};\nstatic const unsigned int bxt_southwest_sdcard_pins[] = {\n\t16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30,\n};\n\nstatic const struct intel_pingroup bxt_southwest_groups[] = {\n\tPIN_GROUP(\"emmc0_grp\", bxt_southwest_emmc0_pins, 1),\n\tPIN_GROUP(\"sdio_grp\", bxt_southwest_sdio_pins, 1),\n\tPIN_GROUP(\"sdcard_grp\", bxt_southwest_sdcard_pins, 1),\n};\n\nstatic const char * const bxt_southwest_emmc0_groups[] = { \"emmc0_grp\" };\nstatic const char * const bxt_southwest_sdio_groups[] = { \"sdio_grp\" };\nstatic const char * const bxt_southwest_sdcard_groups[] = { \"sdcard_grp\" };\n\nstatic const struct intel_function bxt_southwest_functions[] = {\n\tFUNCTION(\"emmc0\", bxt_southwest_emmc0_groups),\n\tFUNCTION(\"sdio\", bxt_southwest_sdio_groups),\n\tFUNCTION(\"sdcard\", bxt_southwest_sdcard_groups),\n};\n\nstatic const struct intel_community bxt_southwest_communities[] = {\n\tBXT_COMMUNITY(0, 0, 30),\n};\n\nstatic const struct intel_pinctrl_soc_data bxt_southwest_soc_data = {\n\t.uid = \"4\",\n\t.pins = bxt_southwest_pins,\n\t.npins = ARRAY_SIZE(bxt_southwest_pins),\n\t.groups = bxt_southwest_groups,\n\t.ngroups = ARRAY_SIZE(bxt_southwest_groups),\n\t.functions = bxt_southwest_functions,\n\t.nfunctions = ARRAY_SIZE(bxt_southwest_functions),\n\t.communities = bxt_southwest_communities,\n\t.ncommunities = ARRAY_SIZE(bxt_southwest_communities),\n};\n\nstatic const struct pinctrl_pin_desc bxt_south_pins[] = {\n\tPINCTRL_PIN(0, \"HV_DDI0_DDC_SDA\"),\n\tPINCTRL_PIN(1, \"HV_DDI0_DDC_SCL\"),\n\tPINCTRL_PIN(2, \"HV_DDI1_DDC_SDA\"),\n\tPINCTRL_PIN(3, \"HV_DDI1_DDC_SCL\"),\n\tPINCTRL_PIN(4, \"DBI_SDA\"),\n\tPINCTRL_PIN(5, \"DBI_SCL\"),\n\tPINCTRL_PIN(6, \"PANEL0_VDDEN\"),\n\tPINCTRL_PIN(7, \"PANEL0_BKLTEN\"),\n\tPINCTRL_PIN(8, \"PANEL0_BKLTCTL\"),\n\tPINCTRL_PIN(9, \"PANEL1_VDDEN\"),\n\tPINCTRL_PIN(10, \"PANEL1_BKLTEN\"),\n\tPINCTRL_PIN(11, \"PANEL1_BKLTCTL\"),\n\tPINCTRL_PIN(12, \"DBI_CSX\"),\n\tPINCTRL_PIN(13, \"DBI_RESX\"),\n\tPINCTRL_PIN(14, \"GP_INTD_DSI_TE1\"),\n\tPINCTRL_PIN(15, \"GP_INTD_DSI_TE2\"),\n\tPINCTRL_PIN(16, \"USB_OC0_B\"),\n\tPINCTRL_PIN(17, \"USB_OC1_B\"),\n\tPINCTRL_PIN(18, \"MEX_WAKE0_B\"),\n\tPINCTRL_PIN(19, \"MEX_WAKE1_B\"),\n};\n\nstatic const struct intel_community bxt_south_communities[] = {\n\tBXT_COMMUNITY(0, 0, 19),\n};\n\nstatic const struct intel_pinctrl_soc_data bxt_south_soc_data = {\n\t.uid = \"5\",\n\t.pins = bxt_south_pins,\n\t.npins = ARRAY_SIZE(bxt_south_pins),\n\t.communities = bxt_south_communities,\n\t.ncommunities = ARRAY_SIZE(bxt_south_communities),\n};\n\nstatic const struct intel_pinctrl_soc_data *bxt_pinctrl_soc_data[] = {\n\t&bxt_north_soc_data,\n\t&bxt_northwest_soc_data,\n\t&bxt_west_soc_data,\n\t&bxt_southwest_soc_data,\n\t&bxt_south_soc_data,\n\tNULL\n};\n\n \nstatic const struct pinctrl_pin_desc apl_north_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"PWM0\"),\n\tPINCTRL_PIN(35, \"PWM1\"),\n\tPINCTRL_PIN(36, \"PWM2\"),\n\tPINCTRL_PIN(37, \"PWM3\"),\n\tPINCTRL_PIN(38, \"LPSS_UART0_RXD\"),\n\tPINCTRL_PIN(39, \"LPSS_UART0_TXD\"),\n\tPINCTRL_PIN(40, \"LPSS_UART0_RTS_B\"),\n\tPINCTRL_PIN(41, \"LPSS_UART0_CTS_B\"),\n\tPINCTRL_PIN(42, \"LPSS_UART1_RXD\"),\n\tPINCTRL_PIN(43, \"LPSS_UART1_TXD\"),\n\tPINCTRL_PIN(44, \"LPSS_UART1_RTS_B\"),\n\tPINCTRL_PIN(45, \"LPSS_UART1_CTS_B\"),\n\tPINCTRL_PIN(46, \"LPSS_UART2_RXD\"),\n\tPINCTRL_PIN(47, \"LPSS_UART2_TXD\"),\n\tPINCTRL_PIN(48, \"LPSS_UART2_RTS_B\"),\n\tPINCTRL_PIN(49, \"LPSS_UART2_CTS_B\"),\n\tPINCTRL_PIN(50, \"GP_CAMERASB00\"),\n\tPINCTRL_PIN(51, \"GP_CAMERASB01\"),\n\tPINCTRL_PIN(52, \"GP_CAMERASB02\"),\n\tPINCTRL_PIN(53, \"GP_CAMERASB03\"),\n\tPINCTRL_PIN(54, \"GP_CAMERASB04\"),\n\tPINCTRL_PIN(55, \"GP_CAMERASB05\"),\n\tPINCTRL_PIN(56, \"GP_CAMERASB06\"),\n\tPINCTRL_PIN(57, \"GP_CAMERASB07\"),\n\tPINCTRL_PIN(58, \"GP_CAMERASB08\"),\n\tPINCTRL_PIN(59, \"GP_CAMERASB09\"),\n\tPINCTRL_PIN(60, \"GP_CAMERASB10\"),\n\tPINCTRL_PIN(61, \"GP_CAMERASB11\"),\n\tPINCTRL_PIN(62, \"TCK\"),\n\tPINCTRL_PIN(63, \"TRST_B\"),\n\tPINCTRL_PIN(64, \"TMS\"),\n\tPINCTRL_PIN(65, \"TDI\"),\n\tPINCTRL_PIN(66, \"CX_PMODE\"),\n\tPINCTRL_PIN(67, \"CX_PREQ_B\"),\n\tPINCTRL_PIN(68, \"JTAGX\"),\n\tPINCTRL_PIN(69, \"CX_PRDY_B\"),\n\tPINCTRL_PIN(70, \"TDO\"),\n\tPINCTRL_PIN(71, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(72, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(73, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(74, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(75, \"SVID0_ALERT_B\"),\n\tPINCTRL_PIN(76, \"SVID0_DATA\"),\n\tPINCTRL_PIN(77, \"SVID0_CLK\"),\n};\n\nstatic const unsigned int apl_north_pwm0_pins[] = { 34 };\nstatic const unsigned int apl_north_pwm1_pins[] = { 35 };\nstatic const unsigned int apl_north_pwm2_pins[] = { 36 };\nstatic const unsigned int apl_north_pwm3_pins[] = { 37 };\nstatic const unsigned int apl_north_uart0_pins[] = { 38, 39, 40, 41 };\nstatic const unsigned int apl_north_uart1_pins[] = { 42, 43, 44, 45 };\nstatic const unsigned int apl_north_uart2_pins[] = { 46, 47, 48, 49 };\n\nstatic const struct intel_pingroup apl_north_groups[] = {\n\tPIN_GROUP(\"pwm0_grp\", apl_north_pwm0_pins, 1),\n\tPIN_GROUP(\"pwm1_grp\", apl_north_pwm1_pins, 1),\n\tPIN_GROUP(\"pwm2_grp\", apl_north_pwm2_pins, 1),\n\tPIN_GROUP(\"pwm3_grp\", apl_north_pwm3_pins, 1),\n\tPIN_GROUP(\"uart0_grp\", apl_north_uart0_pins, 1),\n\tPIN_GROUP(\"uart1_grp\", apl_north_uart1_pins, 1),\n\tPIN_GROUP(\"uart2_grp\", apl_north_uart2_pins, 1),\n};\n\nstatic const char * const apl_north_pwm0_groups[] = { \"pwm0_grp\" };\nstatic const char * const apl_north_pwm1_groups[] = { \"pwm1_grp\" };\nstatic const char * const apl_north_pwm2_groups[] = { \"pwm2_grp\" };\nstatic const char * const apl_north_pwm3_groups[] = { \"pwm3_grp\" };\nstatic const char * const apl_north_uart0_groups[] = { \"uart0_grp\" };\nstatic const char * const apl_north_uart1_groups[] = { \"uart1_grp\" };\nstatic const char * const apl_north_uart2_groups[] = { \"uart2_grp\" };\n\nstatic const struct intel_function apl_north_functions[] = {\n\tFUNCTION(\"pwm0\", apl_north_pwm0_groups),\n\tFUNCTION(\"pwm1\", apl_north_pwm1_groups),\n\tFUNCTION(\"pwm2\", apl_north_pwm2_groups),\n\tFUNCTION(\"pwm3\", apl_north_pwm3_groups),\n\tFUNCTION(\"uart0\", apl_north_uart0_groups),\n\tFUNCTION(\"uart1\", apl_north_uart1_groups),\n\tFUNCTION(\"uart2\", apl_north_uart2_groups),\n};\n\nstatic const struct intel_community apl_north_communities[] = {\n\tBXT_COMMUNITY(0, 0, 77),\n};\n\nstatic const struct intel_pinctrl_soc_data apl_north_soc_data = {\n\t.uid = \"1\",\n\t.pins = apl_north_pins,\n\t.npins = ARRAY_SIZE(apl_north_pins),\n\t.groups = apl_north_groups,\n\t.ngroups = ARRAY_SIZE(apl_north_groups),\n\t.functions = apl_north_functions,\n\t.nfunctions = ARRAY_SIZE(apl_north_functions),\n\t.communities = apl_north_communities,\n\t.ncommunities = ARRAY_SIZE(apl_north_communities),\n};\n\nstatic const struct pinctrl_pin_desc apl_northwest_pins[] = {\n\tPINCTRL_PIN(0, \"HV_DDI0_DDC_SDA\"),\n\tPINCTRL_PIN(1, \"HV_DDI0_DDC_SCL\"),\n\tPINCTRL_PIN(2, \"HV_DDI1_DDC_SDA\"),\n\tPINCTRL_PIN(3, \"HV_DDI1_DDC_SCL\"),\n\tPINCTRL_PIN(4, \"DBI_SDA\"),\n\tPINCTRL_PIN(5, \"DBI_SCL\"),\n\tPINCTRL_PIN(6, \"PANEL0_VDDEN\"),\n\tPINCTRL_PIN(7, \"PANEL0_BKLTEN\"),\n\tPINCTRL_PIN(8, \"PANEL0_BKLTCTL\"),\n\tPINCTRL_PIN(9, \"PANEL1_VDDEN\"),\n\tPINCTRL_PIN(10, \"PANEL1_BKLTEN\"),\n\tPINCTRL_PIN(11, \"PANEL1_BKLTCTL\"),\n\tPINCTRL_PIN(12, \"DBI_CSX\"),\n\tPINCTRL_PIN(13, \"DBI_RESX\"),\n\tPINCTRL_PIN(14, \"GP_INTD_DSI_TE1\"),\n\tPINCTRL_PIN(15, \"GP_INTD_DSI_TE2\"),\n\tPINCTRL_PIN(16, \"USB_OC0_B\"),\n\tPINCTRL_PIN(17, \"USB_OC1_B\"),\n\tPINCTRL_PIN(18, \"PMC_SPI_FS0\"),\n\tPINCTRL_PIN(19, \"PMC_SPI_FS1\"),\n\tPINCTRL_PIN(20, \"PMC_SPI_FS2\"),\n\tPINCTRL_PIN(21, \"PMC_SPI_RXD\"),\n\tPINCTRL_PIN(22, \"PMC_SPI_TXD\"),\n\tPINCTRL_PIN(23, \"PMC_SPI_CLK\"),\n\tPINCTRL_PIN(24, \"PMIC_PWRGOOD\"),\n\tPINCTRL_PIN(25, \"PMIC_RESET_B\"),\n\tPINCTRL_PIN(26, \"PMIC_SDWN_B\"),\n\tPINCTRL_PIN(27, \"PMIC_BCUDISW2\"),\n\tPINCTRL_PIN(28, \"PMIC_BCUDISCRIT\"),\n\tPINCTRL_PIN(29, \"PMIC_THERMTRIP_B\"),\n\tPINCTRL_PIN(30, \"PMIC_STDBY\"),\n\tPINCTRL_PIN(31, \"PROCHOT_B\"),\n\tPINCTRL_PIN(32, \"PMIC_I2C_SCL\"),\n\tPINCTRL_PIN(33, \"PMIC_I2C_SDA\"),\n\tPINCTRL_PIN(34, \"AVS_I2S1_MCLK\"),\n\tPINCTRL_PIN(35, \"AVS_I2S1_BCLK\"),\n\tPINCTRL_PIN(36, \"AVS_I2S1_WS_SYNC\"),\n\tPINCTRL_PIN(37, \"AVS_I2S1_SDI\"),\n\tPINCTRL_PIN(38, \"AVS_I2S1_SDO\"),\n\tPINCTRL_PIN(39, \"AVS_M_CLK_A1\"),\n\tPINCTRL_PIN(40, \"AVS_M_CLK_B1\"),\n\tPINCTRL_PIN(41, \"AVS_M_DATA_1\"),\n\tPINCTRL_PIN(42, \"AVS_M_CLK_AB2\"),\n\tPINCTRL_PIN(43, \"AVS_M_DATA_2\"),\n\tPINCTRL_PIN(44, \"AVS_I2S2_MCLK\"),\n\tPINCTRL_PIN(45, \"AVS_I2S2_BCLK\"),\n\tPINCTRL_PIN(46, \"AVS_I2S2_WS_SYNC\"),\n\tPINCTRL_PIN(47, \"AVS_I2S2_SDI\"),\n\tPINCTRL_PIN(48, \"AVS_I2S2_SDO\"),\n\tPINCTRL_PIN(49, \"AVS_I2S3_BCLK\"),\n\tPINCTRL_PIN(50, \"AVS_I2S3_WS_SYNC\"),\n\tPINCTRL_PIN(51, \"AVS_I2S3_SDI\"),\n\tPINCTRL_PIN(52, \"AVS_I2S3_SDO\"),\n\tPINCTRL_PIN(53, \"FST_SPI_CS0_B\"),\n\tPINCTRL_PIN(54, \"FST_SPI_CS1_B\"),\n\tPINCTRL_PIN(55, \"FST_SPI_MOSI_IO0\"),\n\tPINCTRL_PIN(56, \"FST_SPI_MISO_IO1\"),\n\tPINCTRL_PIN(57, \"FST_SPI_IO2\"),\n\tPINCTRL_PIN(58, \"FST_SPI_IO3\"),\n\tPINCTRL_PIN(59, \"FST_SPI_CLK\"),\n\tPINCTRL_PIN(60, \"FST_SPI_CLK_FB\"),\n\tPINCTRL_PIN(61, \"GP_SSP_0_CLK\"),\n\tPINCTRL_PIN(62, \"GP_SSP_0_FS0\"),\n\tPINCTRL_PIN(63, \"GP_SSP_0_FS1\"),\n\tPINCTRL_PIN(64, \"GP_SSP_0_RXD\"),\n\tPINCTRL_PIN(65, \"GP_SSP_0_TXD\"),\n\tPINCTRL_PIN(66, \"GP_SSP_1_CLK\"),\n\tPINCTRL_PIN(67, \"GP_SSP_1_FS0\"),\n\tPINCTRL_PIN(68, \"GP_SSP_1_FS1\"),\n\tPINCTRL_PIN(69, \"GP_SSP_1_RXD\"),\n\tPINCTRL_PIN(70, \"GP_SSP_1_TXD\"),\n\tPINCTRL_PIN(71, \"GP_SSP_2_CLK\"),\n\tPINCTRL_PIN(72, \"GP_SSP_2_FS0\"),\n\tPINCTRL_PIN(73, \"GP_SSP_2_FS1\"),\n\tPINCTRL_PIN(74, \"GP_SSP_2_FS2\"),\n\tPINCTRL_PIN(75, \"GP_SSP_2_RXD\"),\n\tPINCTRL_PIN(76, \"GP_SSP_2_TXD\"),\n};\n\nstatic const unsigned int apl_northwest_ssp0_pins[] = { 61, 62, 63, 64, 65 };\nstatic const unsigned int apl_northwest_ssp1_pins[] = { 66, 67, 68, 69, 70 };\nstatic const unsigned int apl_northwest_ssp2_pins[] = { 71, 72, 73, 74, 75, 76 };\nstatic const unsigned int apl_northwest_uart3_pins[] = { 67, 68, 69, 70 };\n\nstatic const struct intel_pingroup apl_northwest_groups[] = {\n\tPIN_GROUP(\"ssp0_grp\", apl_northwest_ssp0_pins, 1),\n\tPIN_GROUP(\"ssp1_grp\", apl_northwest_ssp1_pins, 1),\n\tPIN_GROUP(\"ssp2_grp\", apl_northwest_ssp2_pins, 1),\n\tPIN_GROUP(\"uart3_grp\", apl_northwest_uart3_pins, 2),\n};\n\nstatic const char * const apl_northwest_ssp0_groups[] = { \"ssp0_grp\" };\nstatic const char * const apl_northwest_ssp1_groups[] = { \"ssp1_grp\" };\nstatic const char * const apl_northwest_ssp2_groups[] = { \"ssp2_grp\" };\nstatic const char * const apl_northwest_uart3_groups[] = { \"uart3_grp\" };\n\nstatic const struct intel_function apl_northwest_functions[] = {\n\tFUNCTION(\"ssp0\", apl_northwest_ssp0_groups),\n\tFUNCTION(\"ssp1\", apl_northwest_ssp1_groups),\n\tFUNCTION(\"ssp2\", apl_northwest_ssp2_groups),\n\tFUNCTION(\"uart3\", apl_northwest_uart3_groups),\n};\n\nstatic const struct intel_community apl_northwest_communities[] = {\n\tBXT_COMMUNITY(0, 0, 76),\n};\n\nstatic const struct intel_pinctrl_soc_data apl_northwest_soc_data = {\n\t.uid = \"2\",\n\t.pins = apl_northwest_pins,\n\t.npins = ARRAY_SIZE(apl_northwest_pins),\n\t.groups = apl_northwest_groups,\n\t.ngroups = ARRAY_SIZE(apl_northwest_groups),\n\t.functions = apl_northwest_functions,\n\t.nfunctions = ARRAY_SIZE(apl_northwest_functions),\n\t.communities = apl_northwest_communities,\n\t.ncommunities = ARRAY_SIZE(apl_northwest_communities),\n};\n\nstatic const struct pinctrl_pin_desc apl_west_pins[] = {\n\tPINCTRL_PIN(0, \"LPSS_I2C0_SDA\"),\n\tPINCTRL_PIN(1, \"LPSS_I2C0_SCL\"),\n\tPINCTRL_PIN(2, \"LPSS_I2C1_SDA\"),\n\tPINCTRL_PIN(3, \"LPSS_I2C1_SCL\"),\n\tPINCTRL_PIN(4, \"LPSS_I2C2_SDA\"),\n\tPINCTRL_PIN(5, \"LPSS_I2C2_SCL\"),\n\tPINCTRL_PIN(6, \"LPSS_I2C3_SDA\"),\n\tPINCTRL_PIN(7, \"LPSS_I2C3_SCL\"),\n\tPINCTRL_PIN(8, \"LPSS_I2C4_SDA\"),\n\tPINCTRL_PIN(9, \"LPSS_I2C4_SCL\"),\n\tPINCTRL_PIN(10, \"LPSS_I2C5_SDA\"),\n\tPINCTRL_PIN(11, \"LPSS_I2C5_SCL\"),\n\tPINCTRL_PIN(12, \"LPSS_I2C6_SDA\"),\n\tPINCTRL_PIN(13, \"LPSS_I2C6_SCL\"),\n\tPINCTRL_PIN(14, \"LPSS_I2C7_SDA\"),\n\tPINCTRL_PIN(15, \"LPSS_I2C7_SCL\"),\n\tPINCTRL_PIN(16, \"ISH_GPIO_0\"),\n\tPINCTRL_PIN(17, \"ISH_GPIO_1\"),\n\tPINCTRL_PIN(18, \"ISH_GPIO_2\"),\n\tPINCTRL_PIN(19, \"ISH_GPIO_3\"),\n\tPINCTRL_PIN(20, \"ISH_GPIO_4\"),\n\tPINCTRL_PIN(21, \"ISH_GPIO_5\"),\n\tPINCTRL_PIN(22, \"ISH_GPIO_6\"),\n\tPINCTRL_PIN(23, \"ISH_GPIO_7\"),\n\tPINCTRL_PIN(24, \"ISH_GPIO_8\"),\n\tPINCTRL_PIN(25, \"ISH_GPIO_9\"),\n\tPINCTRL_PIN(26, \"PCIE_CLKREQ0_B\"),\n\tPINCTRL_PIN(27, \"PCIE_CLKREQ1_B\"),\n\tPINCTRL_PIN(28, \"PCIE_CLKREQ2_B\"),\n\tPINCTRL_PIN(29, \"PCIE_CLKREQ3_B\"),\n\tPINCTRL_PIN(30, \"OSC_CLK_OUT_0\"),\n\tPINCTRL_PIN(31, \"OSC_CLK_OUT_1\"),\n\tPINCTRL_PIN(32, \"OSC_CLK_OUT_2\"),\n\tPINCTRL_PIN(33, \"OSC_CLK_OUT_3\"),\n\tPINCTRL_PIN(34, \"OSC_CLK_OUT_4\"),\n\tPINCTRL_PIN(35, \"PMU_AC_PRESENT\"),\n\tPINCTRL_PIN(36, \"PMU_BATLOW_B\"),\n\tPINCTRL_PIN(37, \"PMU_PLTRST_B\"),\n\tPINCTRL_PIN(38, \"PMU_PWRBTN_B\"),\n\tPINCTRL_PIN(39, \"PMU_RESETBUTTON_B\"),\n\tPINCTRL_PIN(40, \"PMU_SLP_S0_B\"),\n\tPINCTRL_PIN(41, \"PMU_SLP_S3_B\"),\n\tPINCTRL_PIN(42, \"PMU_SLP_S4_B\"),\n\tPINCTRL_PIN(43, \"PMU_SUSCLK\"),\n\tPINCTRL_PIN(44, \"PMU_WAKE_B\"),\n\tPINCTRL_PIN(45, \"SUS_STAT_B\"),\n\tPINCTRL_PIN(46, \"SUSPWRDNACK\"),\n};\n\nstatic const unsigned int apl_west_i2c0_pins[] = { 0, 1 };\nstatic const unsigned int apl_west_i2c1_pins[] = { 2, 3 };\nstatic const unsigned int apl_west_i2c2_pins[] = { 4, 5 };\nstatic const unsigned int apl_west_i2c3_pins[] = { 6, 7 };\nstatic const unsigned int apl_west_i2c4_pins[] = { 8, 9 };\nstatic const unsigned int apl_west_i2c5_pins[] = { 10, 11 };\nstatic const unsigned int apl_west_i2c6_pins[] = { 12, 13 };\nstatic const unsigned int apl_west_i2c7_pins[] = { 14, 15 };\nstatic const unsigned int apl_west_uart2_pins[] = { 20, 21, 22, 34 };\n\nstatic const struct intel_pingroup apl_west_groups[] = {\n\tPIN_GROUP(\"i2c0_grp\", apl_west_i2c0_pins, 1),\n\tPIN_GROUP(\"i2c1_grp\", apl_west_i2c1_pins, 1),\n\tPIN_GROUP(\"i2c2_grp\", apl_west_i2c2_pins, 1),\n\tPIN_GROUP(\"i2c3_grp\", apl_west_i2c3_pins, 1),\n\tPIN_GROUP(\"i2c4_grp\", apl_west_i2c4_pins, 1),\n\tPIN_GROUP(\"i2c5_grp\", apl_west_i2c5_pins, 1),\n\tPIN_GROUP(\"i2c6_grp\", apl_west_i2c6_pins, 1),\n\tPIN_GROUP(\"i2c7_grp\", apl_west_i2c7_pins, 1),\n\tPIN_GROUP(\"uart2_grp\", apl_west_uart2_pins, 3),\n};\n\nstatic const char * const apl_west_i2c0_groups[] = { \"i2c0_grp\" };\nstatic const char * const apl_west_i2c1_groups[] = { \"i2c1_grp\" };\nstatic const char * const apl_west_i2c2_groups[] = { \"i2c2_grp\" };\nstatic const char * const apl_west_i2c3_groups[] = { \"i2c3_grp\" };\nstatic const char * const apl_west_i2c4_groups[] = { \"i2c4_grp\" };\nstatic const char * const apl_west_i2c5_groups[] = { \"i2c5_grp\" };\nstatic const char * const apl_west_i2c6_groups[] = { \"i2c6_grp\" };\nstatic const char * const apl_west_i2c7_groups[] = { \"i2c7_grp\" };\nstatic const char * const apl_west_uart2_groups[] = { \"uart2_grp\" };\n\nstatic const struct intel_function apl_west_functions[] = {\n\tFUNCTION(\"i2c0\", apl_west_i2c0_groups),\n\tFUNCTION(\"i2c1\", apl_west_i2c1_groups),\n\tFUNCTION(\"i2c2\", apl_west_i2c2_groups),\n\tFUNCTION(\"i2c3\", apl_west_i2c3_groups),\n\tFUNCTION(\"i2c4\", apl_west_i2c4_groups),\n\tFUNCTION(\"i2c5\", apl_west_i2c5_groups),\n\tFUNCTION(\"i2c6\", apl_west_i2c6_groups),\n\tFUNCTION(\"i2c7\", apl_west_i2c7_groups),\n\tFUNCTION(\"uart2\", apl_west_uart2_groups),\n};\n\nstatic const struct intel_community apl_west_communities[] = {\n\tBXT_COMMUNITY(0, 0, 46),\n};\n\nstatic const struct intel_pinctrl_soc_data apl_west_soc_data = {\n\t.uid = \"3\",\n\t.pins = apl_west_pins,\n\t.npins = ARRAY_SIZE(apl_west_pins),\n\t.groups = apl_west_groups,\n\t.ngroups = ARRAY_SIZE(apl_west_groups),\n\t.functions = apl_west_functions,\n\t.nfunctions = ARRAY_SIZE(apl_west_functions),\n\t.communities = apl_west_communities,\n\t.ncommunities = ARRAY_SIZE(apl_west_communities),\n};\n\nstatic const struct pinctrl_pin_desc apl_southwest_pins[] = {\n\tPINCTRL_PIN(0, \"PCIE_WAKE0_B\"),\n\tPINCTRL_PIN(1, \"PCIE_WAKE1_B\"),\n\tPINCTRL_PIN(2, \"PCIE_WAKE2_B\"),\n\tPINCTRL_PIN(3, \"PCIE_WAKE3_B\"),\n\tPINCTRL_PIN(4, \"EMMC0_CLK\"),\n\tPINCTRL_PIN(5, \"EMMC0_D0\"),\n\tPINCTRL_PIN(6, \"EMMC0_D1\"),\n\tPINCTRL_PIN(7, \"EMMC0_D2\"),\n\tPINCTRL_PIN(8, \"EMMC0_D3\"),\n\tPINCTRL_PIN(9, \"EMMC0_D4\"),\n\tPINCTRL_PIN(10, \"EMMC0_D5\"),\n\tPINCTRL_PIN(11, \"EMMC0_D6\"),\n\tPINCTRL_PIN(12, \"EMMC0_D7\"),\n\tPINCTRL_PIN(13, \"EMMC0_CMD\"),\n\tPINCTRL_PIN(14, \"SDIO_CLK\"),\n\tPINCTRL_PIN(15, \"SDIO_D0\"),\n\tPINCTRL_PIN(16, \"SDIO_D1\"),\n\tPINCTRL_PIN(17, \"SDIO_D2\"),\n\tPINCTRL_PIN(18, \"SDIO_D3\"),\n\tPINCTRL_PIN(19, \"SDIO_CMD\"),\n\tPINCTRL_PIN(20, \"SDCARD_CLK\"),\n\tPINCTRL_PIN(21, \"SDCARD_CLK_FB\"),\n\tPINCTRL_PIN(22, \"SDCARD_D0\"),\n\tPINCTRL_PIN(23, \"SDCARD_D1\"),\n\tPINCTRL_PIN(24, \"SDCARD_D2\"),\n\tPINCTRL_PIN(25, \"SDCARD_D3\"),\n\tPINCTRL_PIN(26, \"SDCARD_CD_B\"),\n\tPINCTRL_PIN(27, \"SDCARD_CMD\"),\n\tPINCTRL_PIN(28, \"SDCARD_LVL_WP\"),\n\tPINCTRL_PIN(29, \"EMMC0_STROBE\"),\n\tPINCTRL_PIN(30, \"SDIO_PWR_DOWN_B\"),\n\tPINCTRL_PIN(31, \"SMB_ALERTB\"),\n\tPINCTRL_PIN(32, \"SMB_CLK\"),\n\tPINCTRL_PIN(33, \"SMB_DATA\"),\n\tPINCTRL_PIN(34, \"LPC_ILB_SERIRQ\"),\n\tPINCTRL_PIN(35, \"LPC_CLKOUT0\"),\n\tPINCTRL_PIN(36, \"LPC_CLKOUT1\"),\n\tPINCTRL_PIN(37, \"LPC_AD0\"),\n\tPINCTRL_PIN(38, \"LPC_AD1\"),\n\tPINCTRL_PIN(39, \"LPC_AD2\"),\n\tPINCTRL_PIN(40, \"LPC_AD3\"),\n\tPINCTRL_PIN(41, \"LPC_CLKRUNB\"),\n\tPINCTRL_PIN(42, \"LPC_FRAMEB\"),\n};\n\nstatic const unsigned int apl_southwest_emmc0_pins[] = {\n\t4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 29,\n};\nstatic const unsigned int apl_southwest_sdio_pins[] = {\n\t14, 15, 16, 17, 18, 19, 30,\n};\nstatic const unsigned int apl_southwest_sdcard_pins[] = {\n\t20, 21, 22, 23, 24, 25, 26, 27, 28,\n};\nstatic const unsigned int apl_southwest_i2c7_pins[] = { 32, 33 };\n\nstatic const struct intel_pingroup apl_southwest_groups[] = {\n\tPIN_GROUP(\"emmc0_grp\", apl_southwest_emmc0_pins, 1),\n\tPIN_GROUP(\"sdio_grp\", apl_southwest_sdio_pins, 1),\n\tPIN_GROUP(\"sdcard_grp\", apl_southwest_sdcard_pins, 1),\n\tPIN_GROUP(\"i2c7_grp\", apl_southwest_i2c7_pins, 2),\n};\n\nstatic const char * const apl_southwest_emmc0_groups[] = { \"emmc0_grp\" };\nstatic const char * const apl_southwest_sdio_groups[] = { \"sdio_grp\" };\nstatic const char * const apl_southwest_sdcard_groups[] = { \"sdcard_grp\" };\nstatic const char * const apl_southwest_i2c7_groups[] = { \"i2c7_grp\" };\n\nstatic const struct intel_function apl_southwest_functions[] = {\n\tFUNCTION(\"emmc0\", apl_southwest_emmc0_groups),\n\tFUNCTION(\"sdio\", apl_southwest_sdio_groups),\n\tFUNCTION(\"sdcard\", apl_southwest_sdcard_groups),\n\tFUNCTION(\"i2c7\", apl_southwest_i2c7_groups),\n};\n\nstatic const struct intel_community apl_southwest_communities[] = {\n\tBXT_COMMUNITY(0, 0, 42),\n};\n\nstatic const struct intel_pinctrl_soc_data apl_southwest_soc_data = {\n\t.uid = \"4\",\n\t.pins = apl_southwest_pins,\n\t.npins = ARRAY_SIZE(apl_southwest_pins),\n\t.groups = apl_southwest_groups,\n\t.ngroups = ARRAY_SIZE(apl_southwest_groups),\n\t.functions = apl_southwest_functions,\n\t.nfunctions = ARRAY_SIZE(apl_southwest_functions),\n\t.communities = apl_southwest_communities,\n\t.ncommunities = ARRAY_SIZE(apl_southwest_communities),\n};\n\nstatic const struct intel_pinctrl_soc_data *apl_pinctrl_soc_data[] = {\n\t&apl_north_soc_data,\n\t&apl_northwest_soc_data,\n\t&apl_west_soc_data,\n\t&apl_southwest_soc_data,\n\tNULL\n};\n\nstatic const struct acpi_device_id bxt_pinctrl_acpi_match[] = {\n\t{ \"INT3452\", (kernel_ulong_t)apl_pinctrl_soc_data },\n\t{ \"INT34D1\", (kernel_ulong_t)bxt_pinctrl_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, bxt_pinctrl_acpi_match);\n\nstatic const struct platform_device_id bxt_pinctrl_platform_ids[] = {\n\t{ \"apollolake-pinctrl\", (kernel_ulong_t)apl_pinctrl_soc_data },\n\t{ \"broxton-pinctrl\", (kernel_ulong_t)bxt_pinctrl_soc_data },\n\t{ }\n};\n\nstatic INTEL_PINCTRL_PM_OPS(bxt_pinctrl_pm_ops);\n\nstatic struct platform_driver bxt_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_uid,\n\t.driver = {\n\t\t.name = \"broxton-pinctrl\",\n\t\t.acpi_match_table = bxt_pinctrl_acpi_match,\n\t\t.pm = &bxt_pinctrl_pm_ops,\n\t},\n\t.id_table = bxt_pinctrl_platform_ids,\n};\n\nstatic int __init bxt_pinctrl_init(void)\n{\n\treturn platform_driver_register(&bxt_pinctrl_driver);\n}\nsubsys_initcall(bxt_pinctrl_init);\n\nstatic void __exit bxt_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&bxt_pinctrl_driver);\n}\nmodule_exit(bxt_pinctrl_exit);\n\nMODULE_AUTHOR(\"Mika Westerberg <mika.westerberg@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Broxton SoC pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:apollolake-pinctrl\");\nMODULE_ALIAS(\"platform:broxton-pinctrl\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}