// Seed: 819925257
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
  integer id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7,
    output wor id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri id_11,
    input tri id_12,
    output supply1 id_13,
    output tri id_14,
    output wire id_15,
    output wand id_16,
    input tri0 id_17,
    output supply0 id_18,
    input wor id_19,
    input tri1 id_20,
    input wire id_21,
    output supply0 id_22,
    input wire id_23
    , id_32,
    input wire id_24,
    output tri id_25,
    input tri id_26,
    input uwire id_27,
    input tri1 id_28,
    input tri id_29,
    input tri id_30
);
  wire id_33;
  or primCall (
      id_22,
      id_29,
      id_32,
      id_27,
      id_6,
      id_17,
      id_11,
      id_26,
      id_2,
      id_23,
      id_33,
      id_30,
      id_24,
      id_3,
      id_12,
      id_5,
      id_20,
      id_1,
      id_10,
      id_21,
      id_19,
      id_28
  );
  module_0 modCall_1 (
      id_4,
      id_29
  );
  assign modCall_1.type_0 = 0;
  wire id_34;
endmodule
