<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>A64 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="sveindex.html">SVE Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="mortlachindex.html">SME Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="encodingindex.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top"/>Top-level encodings for A64</h1><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="4">op1</td><td class="lr" colspan="25"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
          0
        </td><td class="bitfield">
          0000
        </td><td class="iformname"><a href="#reserved">Reserved</a></td></tr><tr class="instructiontable"><td class="bitfield">
          1
        </td><td class="bitfield">
          0000
        </td><td class="iformname"><a href="#sme">SME encodings</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          0001
        </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          0010
        </td><td class="iformname"><a href="#sve">SVE encodings</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          0011
        </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          100x
        </td><td class="iformname"><a href="#dpimm">Data Processing -- Immediate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          101x
        </td><td class="iformname"><a href="#control">Branches, Exception Generating and System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x1x0
        </td><td class="iformname"><a href="#ldst">Loads and Stores</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x101
        </td><td class="iformname"><a href="#dpreg">Data Processing -- Register</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
          x111
        </td><td class="iformname"><a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a></td></tr></table></div><hr/><h2><a id="reserved"/>Reserved</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="4">0000</td><td class="lr" colspan="9">op1</td><td class="lr" colspan="16"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            000000000
          </td><td class="iformname"><span class="brokenlink" title="file udf_perm_undef.html unchanged">UDF</span></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            != 000000000
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            != 00
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="sme"/>SME encodings</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="4">0000</td><td class="lr" colspan="15">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield"><ins>x11xxxxxxxxxxxx</ins><del>x10xxxxxxxxxxxx</del></td><td class="bitfield"><ins>x0x</ins><del>xx1</del></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_64bit_prod"><ins>SME Outer Product - 64 bit</ins></a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x
          </td><td class="bitfield">
            x11xxxxxxxxxxxx
          </td><td class="bitfield"><ins>x1x</ins><del>x0x</del></td><td class="iformname"><a href="#mortlach_64bit_prod"><del>SME Outer Product - 64 bit</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>00</ins><del>0x</del></td><td class="bitfield"><ins>x0xxxxxxxxxxxxx</ins><del>x11xxxxxxxxxxxx</del></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            00
          </ins></td><td class="bitfield"><ins>
            x10xxxxxxxxxxxx
          </ins></td><td class="bitfield"><ins>
            x00
          </ins></td><td class="iformname"><a href="#mortlach_32bit_fp_prod"><ins>SME FP Outer Product - 32 bit</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            00
          </del></td><td class="bitfield"><del>
            x0xxxxxxxxxxxxx
          </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield"><ins>010xxxxxxxxxxxx</ins><del>x10xxxxxxxxxxxx</del></td><td class="bitfield"><ins>xx1</ins><del>x00</del></td><td class="iformname"><a href="#mortlach_32bit_fp_prod"><del>SME FP Outer Product - 32 bit</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            010xxxxxxxxxxxx
          </td><td class="bitfield">
            x10
          </td><td class="iformname"><a href="#mortlach_32bit_bin_prod">SME2 Binary Outer Product - 32 bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
            00
          </td><td class="bitfield">
            110xxxxxxxxxxxx
          </td><td class="bitfield"><ins>x01</ins><del>x10</del></td><td class="iformname"><a href="#mortlach_16bit_fp_prod"><del>SME FP Outer Product - 16 bit</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>00</ins><del>01</del></td><td class="bitfield"><ins>110xxxxxxxxxxxx</ins><del>x10xxxxxxxxxxxx</del></td><td class="bitfield"><ins>x1x</ins><del>xx0</del></td><td class="iformname"><a href="#mortlach_16bit_fp_prod"><ins>SME FP Outer Product - 16 bit</ins></a><a href="#mortlach_32bit_int_prod"><del>SME Integer Outer Product - 32 bit</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield"><ins>x10xxxxxxxxxxxx</ins><del>00xxxxxxxxxxxxx</del></td><td class="bitfield"><ins>
            xx0
          </ins></td><td class="iformname"><a href="#mortlach_32bit_int_prod"><ins>SME Integer Outer Product - 32 bit</ins></a><a href="#mortlach_multi_mem_ctg"><del>SME2 Multi-vector - Memory (Contiguous)</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            01
          </td><td class="bitfield"><ins>x10xxxxxxxxxxxx</ins><del>10xxxxxxxxxxxxx</del></td><td class="bitfield"><ins>
            xx1
          </ins></td><td class="iformname"><a href="#mortlach_multi_mem_nctg"><del>SME2 Multi-vector - Memory (Strided)</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>01</ins><del>10</del></td><td class="bitfield"><ins>00xxxxxxxxxxxxx</ins><del>0xx000x0xxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_mem_ctg"><ins>SME2 Multi-vector - Memory (Contiguous)</ins></a><a href="#mortlach_ins"><del>SME Move into Array</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>01</ins><del>10</del></td><td class="bitfield"><ins>10xxxxxxxxxxxxx</ins><del>0xx000x0xxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi_mem_nctg"><ins>SME2 Multi-vector - Memory (Strided)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0xx000x0xxxxxxx</ins><del>0xx000x1xxxxxxx</del></td><td class="bitfield"><ins>
            0xx
          </ins></td><td class="iformname"><a href="#mortlach_ins"><ins>SME Move into Array</ins></a><a href="#mortlach_ext"><del>SME Move from Array</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0xx000x0xxxxxxx</ins><del>0xx010xxxxxxxxx</del></td><td class="bitfield"><ins>1xx</ins><del>x0x</del></td><td class="iformname"><a href="#mortlach_hvadd"><del>SME Add Vector to Array</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0xx000x1xxxxxxx</ins><del>0xx010xxxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_ext"><ins>SME Move from Array</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            10
          </ins></td><td class="bitfield"><ins>
            0xx010xxxxxxxxx
          </ins></td><td class="bitfield"><ins>
            x0x
          </ins></td><td class="iformname"><a href="#mortlach_hvadd"><ins>SME Add Vector to Array</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            10
          </del></td><td class="bitfield"><del>
            0xx1xxxxxxxxxxx
          </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0xx010xxxxxxxxx</ins><del>00x011xxxxxxxxx</del></td><td class="bitfield"><ins>
            x1x
          </ins></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0xx1xxxxxxxxxxx</ins><del>0000010xxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zero"><del>SME Zero</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>00x011xxxxxxxxx</ins><del>0000011xxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multizero"><del>SME2 Multiple Zero</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0000010xxxxxxxx</ins><del>0010010xxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zero"><ins>SME Zero</ins></a><a href="#mortlach_zero_zt"><del>SME2 Zero Lookup Table</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0000011xxxxxxxx</ins><del>0010011xxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multizero"><ins>SME2 Multiple Zero</ins></a><a href="#mortlach_mov_zt"><del>SME2 Move Lookup Table</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0010010xxxxxxxx</ins><del>01x001xxxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zero_zt"><ins>SME2 Zero Lookup Table</ins></a><a href="#mortlach_zt_expand_ctg"><del>SME2 Expand Lookup Table (Contiguous)</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>0010011xxxxxxxx</ins><del>010011xxxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_mov_zt"><ins>SME2 Move Lookup Table</ins></a><a href="#mortlach_zt_expand_nctg"><del>SME2 Expand Lookup Table (Non-contiguous)</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>01x001xxxxxxxxx</ins><del>011011xxxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_zt_expand_ctg"><ins>SME2 Expand Lookup Table (Contiguous)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>010011xxxxxxxxx</ins><del>1xx00xxxxxxxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_zt_expand_nctg"><ins>SME2 Expand Lookup Table (Non-contiguous)</ins></a><a href="#mortlach_multi_indexed_1"><del>SME2 Multi-vector - Indexed (One register)</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>011011xxxxxxxxx</ins><del>1xx01xxxx0xxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_2"><del>SME2 Multi-vector - Indexed (Two registers)</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx00xxxxxxxxxx</ins><del>1xx01xxxx1xxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_1"><ins>SME2 Multi-vector - Indexed (One register)</ins></a><a href="#mortlach_multi_indexed_3"><del>SME2 Multi-vector - Indexed (Four registers)</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx01xxxx0xxxxx</ins><del>1xx1xxxxx100xxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_2"><ins>SME2 Multi-vector - Indexed (Two registers)</ins></a><a href="#mortlach_multi_sve_1"><del>SME2 Multi-vector - SVE Select</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx01xxxx1xxxxx</ins><del>1xx1xxxxx110xxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_indexed_3"><ins>SME2 Multi-vector - Indexed (Four registers)</ins></a><a href="#mortlach_multi_sve_3"><del>SME2 Multi-vector - SVE Constructive Binary</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx1xxxxx100xxx</ins><del>1xx1xxxxx111000</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_1"><ins>SME2 Multi-vector - SVE Select</ins></a><a href="#mortlach_multi_sve_4"><del>SME2 Multi-vector - SVE Constructive Unary</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx1xxxxx110xxx</ins><del>1xx1xxxxx111001</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi_sve_3"><ins>SME2 Multi-vector - SVE Constructive Binary</ins></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx1xxxxx111000</ins><del>1xx1xxxxx11101x</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi_sve_4"><ins>SME2 Multi-vector - SVE Constructive Unary</ins></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx1xxxxx111001</ins><del>1xx1xxxx010110x</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2c"><del>SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx1xxxxx11101x</ins><del>1xx1xxxx010111x</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2d"><del>SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx1xxxx010110x</ins><del>1xx10xxxx10100x</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2c"><ins>SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</ins></a><a href="#mortlach_multi_sve_2a"><del>SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx1xxxx010111x</ins><del>1xx10xxxx10101x</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_sve_2d"><ins>SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</ins></a><a href="#mortlach_multi_sve_2b"><del>SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx10xxxx10100x</ins><del>1xx10xxx01111xx</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi_sve_2a"><ins>SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx10xxxx10101x</ins><del>1xx10xxx11x11xx</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi_sve_2b"><ins>SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx10xxx01111xx</ins><del>1xx11xxxx1111xx</del></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx10xxx11x11xx</ins><del>1xx11xxx01010xx</del></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx11xxxx1111xx</ins><del>1xx11xxx1101xxx</del></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx11xxx01010xx</ins><del>10x1xxxxx0xxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_1"><del>SME2 Multi-vector - Multiple and Single Array Vectors</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>1xx11xxx1101xxx</ins><del>11x1xxxx00xxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_2a"><del>SME2 Multi-vector - Multiple Array Vectors (Two registers)</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield">
            10
          </td><td class="bitfield"><ins>10x1xxxxx0xxxxx</ins><del>11x1xxxx10xxxxx</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_1"><ins>SME2 Multi-vector - Multiple and Single Array Vectors</ins></a><a href="#mortlach_multi_array_2b"><del>SME2 Multi-vector - Multiple Array Vectors (Four registers)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>10</ins><del>11</del></td><td class="bitfield"><ins>
            11x1xxxx00xxxxx
          </ins></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_2a"><ins>SME2 Multi-vector - Multiple Array Vectors (Two registers)</ins></a><a href="#mortlach_mem"><del>SME Memory</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            10
          </ins></td><td class="bitfield"><ins>
            11x1xxxx10xxxxx
          </ins></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi_array_2b"><ins>SME2 Multi-vector - Multiple Array Vectors (Four registers)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            11
          </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_mem"><ins>SME Memory</ins></a></td></tr></table></div><hr/><h2><a id="mortlach_64bit_prod"/>SME Outer Product - 64 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">10</td><td class="lr">op0</td><td class="lr" colspan="4">0000</td><td class="lr">op1</td><td class="lr" colspan="2">11</td><td class="lr">op2</td><td class="lr" colspan="17"/><td class="lr" colspan="1">0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f64f64_prod">SME FP64 outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_i16i64_prod">SME Int16 outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f64f64_prod"><a id="mortlach_f64f64_prod"/><h3 class="iclass">SME FP64 outer product</h3><p>These instructions are under <a href="#mortlach_64bit_prod">SME Outer Product - 64 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="3">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f64f64_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmopa_za_pp_zz.html unchanged">FMOPA (non-widening)</span></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmops_za_pp_zz.html unchanged">FMOPS (non-widening)</span></td><td>FEAT_SME_F64F64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i16i64_prod"><a id="mortlach_i16i64_prod"/><h3 class="iclass">SME Int16 outer product</h3><p>These instructions are under <a href="#mortlach_64bit_prod">SME Outer Product - 64 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td class="r">1</td><td class="lr">u1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="3">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i64_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smopa_za_pp_zz.html">SMOPA (4-way)</a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smops_za_pp_zz.html">SMOPS (4-way)</a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sumopa_za_pp_zz.html">SUMOPA</a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sumops_za_pp_zz.html">SUMOPS</a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usmopa_za_pp_zz.html">USMOPA</a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="usmops_za_pp_zz.html">USMOPS</a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umopa_za_pp_zz.html">UMOPA (4-way)</a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umops_za_pp_zz.html">UMOPS (4-way)</a></span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_32bit_fp_prod"/>SME FP Outer Product - 32 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1000000</td><td class="lr">op0</td><td class="lr" colspan="2">10</td><td class="lr">op1</td><td class="lr" colspan="17"/><td class="lr" colspan="2">00</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_f32f32_prod">SME FP32 outer product</a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#mortlach_b16f32_prod"><ins>SME widening BF16 outer product</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="iformname"><a href="#mortlach_f16f32_prod"><ins>SME FP16 widening outer product</ins></a><a href="#mortlach_b16f32_prod"><del>SME widening BF16 outer product</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><a href="#mortlach_f16f32_prod"><del>SME FP16 widening outer product</del></a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f32f32_prod"><a id="mortlach_f32f32_prod"/><h3 class="iclass">SME FP32 outer product</h3><p>These instructions are under <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f32f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmopa_za_pp_zz.html unchanged">FMOPA (non-widening)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmops_za_pp_zz.html unchanged">FMOPS (non-widening)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_b16f32_prod"><a id="mortlach_b16f32_prod"/><h3 class="iclass">SME widening BF16 outer product</h3><p>These instructions are under <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_b16f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmopa_za32_pp_zz.html unchanged">BFMOPA (widening)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmops_za32_pp_zz.html unchanged">BFMOPS (widening)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_f16f32_prod"><a id="mortlach_f16f32_prod"/><h3 class="iclass">SME FP16 widening outer product</h3><p>These instructions are under <a href="#mortlach_32bit_fp_prod">SME FP Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f16f32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmopa_za32_pp_zz.html unchanged">FMOPA (widening)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmops_za32_pp_zz.html unchanged">FMOPS (widening)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_32bit_bin_prod"/>SME2 Binary Outer Product - 32 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="10">1000000010</td><td class="lr">op0</td><td class="lr" colspan="17"/><td class="lr" colspan="2">10</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_bini32_prod">SME2 32-bit binary outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_bini32_prod"><a id="mortlach_bini32_prod"/><h3 class="iclass">SME2 32-bit binary outer product</h3><p>These instructions are under <a href="#mortlach_32bit_bin_prod">SME2 Binary Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_bini32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bmopa_za_pp_zz.html">BMOPA</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bmops_za_pp_zz.html">BMOPS</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_16bit_fp_prod"/>SME FP Outer Product - 16 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="10">1000000110</td><td class="lr">op0</td><td class="lr" colspan="17"/><td class="lr" colspan="1"><ins>1</ins><del>10</del></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"><ins>00</ins><del>0</del></td><td class="iformname"><a href="#mortlach_f16f16_prod">SME FP16 non-widening outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"><ins>00</ins><del>0</del></td><td class="iformname"><a href="#mortlach_b16b16_prod">SME non-widening BF16 outer product</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>x1</ins><del>1</del></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_f16f16_prod"><a id="mortlach_f16f16_prod"/><h3 class="iclass">SME FP16 non-widening outer product</h3><p>These instructions are under <a href="#mortlach_16bit_fp_prod">SME FP Outer Product - 16 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_f16f16_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmopa_za_pp_zz.html unchanged">FMOPA (non-widening)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmops_za_pp_zz.html unchanged">FMOPS (non-widening)</span></td><td>FEAT_SME_F16F16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_b16b16_prod"><a id="mortlach_b16b16_prod"/><h3 class="iclass">SME non-widening BF16 outer product</h3><p>These instructions are under <a href="#mortlach_16bit_fp_prod">SME FP Outer Product - 16 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_b16b16_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmopa_za_pp_zz.html unchanged">BFMOPA (non-widening)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmops_za_pp_zz.html unchanged">BFMOPS (non-widening)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_32bit_int_prod"/>SME Integer Outer Product - 32 bit</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1010000</td><td class="lr" colspan="1"/><td class="lr" colspan="2">10</td><td class="lr">op0</td><td class="lr" colspan="17"/><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#mortlach_i16i32_prod">SME2 Int16 two-way outer product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_i8i32_prod">SME Int8 outer product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_i16i32_prod"><a id="mortlach_i16i32_prod"/><h3 class="iclass">SME2 Int16 two-way outer product</h3><p>These instructions are under <a href="#mortlach_32bit_int_prod">SME Integer Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i16i32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smopa_za32_pp_zz.html">SMOPA (2-way)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smops_za32_pp_zz.html">SMOPS (2-way)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umopa_za32_pp_zz.html">UMOPA (2-way)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umops_za32_pp_zz.html">UMOPS (2-way)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_i8i32_prod"><a id="mortlach_i8i32_prod"/><h3 class="iclass">SME Int8 outer product</h3><p>These instructions are under <a href="#mortlach_32bit_int_prod">SME Integer Outer Product - 32 bit</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">u0</td><td class="l">1</td><td class="r">0</td><td class="lr">u1</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">S</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">ZAda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_i8i32_prod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">u0</th><th class="bitfields" colspan="" rowspan="">u1</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smopa_za_pp_zz.html">SMOPA (4-way)</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smops_za_pp_zz.html">SMOPS (4-way)</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sumopa_za_pp_zz.html">SUMOPA</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sumops_za_pp_zz.html">SUMOPS</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usmopa_za_pp_zz.html">USMOPA</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="usmops_za_pp_zz.html">USMOPS</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umopa_za_pp_zz.html">UMOPA (4-way)</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umops_za_pp_zz.html">UMOPS (4-way)</a></span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_mem_ctg"/>SME2 Multi-vector - Memory (Contiguous)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">101000000</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="4"/><td class="lr">op1</td><td class="lr" colspan="13"/><td class="lr">op2</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_ss_ctg">SME2 multi-vec contiguous load (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_ss_ctg">SME2 multi-vec contiguous load (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_ss_ctg">SME2 multi-vec contiguous store (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_ss_ctg">SME2 multi-vec contiguous store (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_si_ctg">SME2 multi-vec contiguous load (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_si_ctg">SME2 multi-vec contiguous load (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_si_ctg">SME2 multi-vec contiguous store (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_si_ctg">SME2 multi-vec contiguous store (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_ss_ctg"><a id="mortlach_multi2_cld_cldnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus scalar, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_mz_p_br.html">LD1B (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_mz_p_br.html">LDNT1B (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_mz_p_br.html">LD1H (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_mz_p_br.html">LDNT1H (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_mz_p_br.html">LD1W (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_mz_p_br.html">LDNT1W (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_mz_p_br.html">LD1D (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_mz_p_br.html">LDNT1D (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_ss_ctg"><a id="mortlach_multi4_cld_cldnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus scalar, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_mz_p_br.html">LD1B (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_mz_p_br.html">LDNT1B (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_mz_p_br.html">LD1H (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_mz_p_br.html">LDNT1H (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_mz_p_br.html">LD1W (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_mz_p_br.html">LDNT1W (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_mz_p_br.html">LD1D (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_mz_p_br.html">LDNT1D (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_ss_ctg"><a id="mortlach_multi2_cst_cstnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus scalar, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1b_mz_p_br.html">ST1B (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1b_mz_p_br.html">STNT1B (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1h_mz_p_br.html">ST1H (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1h_mz_p_br.html">STNT1H (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1w_mz_p_br.html">ST1W (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1w_mz_p_br.html">STNT1W (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1d_mz_p_br.html">ST1D (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1d_mz_p_br.html">STNT1D (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_ss_ctg"><a id="mortlach_multi4_cst_cstnt_ss_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus scalar, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_ss_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1b_mz_p_br.html">ST1B (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1b_mz_p_br.html">STNT1B (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1h_mz_p_br.html">ST1H (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1h_mz_p_br.html">STNT1H (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1w_mz_p_br.html">ST1W (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1w_mz_p_br.html">STNT1W (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1d_mz_p_br.html">ST1D (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1d_mz_p_br.html">STNT1D (scalar plus scalar, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_si_ctg"><a id="mortlach_multi2_cld_cldnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus immediate, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_mz_p_bi.html">LD1B (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_mz_p_bi.html">LDNT1B (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_mz_p_bi.html">LD1H (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_mz_p_bi.html">LDNT1H (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_mz_p_bi.html">LD1W (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_mz_p_bi.html">LDNT1W (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_mz_p_bi.html">LD1D (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_mz_p_bi.html">LDNT1D (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_si_ctg"><a id="mortlach_multi4_cld_cldnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous load (scalar plus immediate, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_mz_p_bi.html">LD1B (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_mz_p_bi.html">LDNT1B (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_mz_p_bi.html">LD1H (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_mz_p_bi.html">LDNT1H (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_mz_p_bi.html">LD1W (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_mz_p_bi.html">LDNT1W (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_mz_p_bi.html">LD1D (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_mz_p_bi.html">LDNT1D (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_si_ctg"><a id="mortlach_multi2_cst_cstnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus immediate, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="4">Zt</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1b_mz_p_bi.html">ST1B (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1b_mz_p_bi.html">STNT1B (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1h_mz_p_bi.html">ST1H (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1h_mz_p_bi.html">STNT1H (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1w_mz_p_bi.html">ST1W (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1w_mz_p_bi.html">STNT1W (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1d_mz_p_bi.html">ST1D (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1d_mz_p_bi.html">STNT1D (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_si_ctg"><a id="mortlach_multi4_cst_cstnt_si_ctg"/><h3 class="iclass">SME2 multi-vec contiguous store (scalar plus immediate, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_ctg">SME2 Multi-vector - Memory (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="3">Zt</td><td class="lr">0</td><td class="lr">N</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_si_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1b_mz_p_bi.html">ST1B (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1b_mz_p_bi.html">STNT1B (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1h_mz_p_bi.html">ST1H (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1h_mz_p_bi.html">STNT1H (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1w_mz_p_bi.html">ST1W (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1w_mz_p_bi.html">STNT1W (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1d_mz_p_bi.html">ST1D (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1d_mz_p_bi.html">STNT1D (scalar plus immediate, consecutive registers)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_mem_nctg"/>SME2 Multi-vector - Memory (Strided)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">101000010</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="4"/><td class="lr">op1</td><td class="lr" colspan="12"/><td class="lr">op2</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_ss_nctg">SME2 multi-vec non-contiguous load (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_ss_nctg">SME2 multi-vec non-contiguous load (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_ss_nctg">SME2 multi-vec non-contiguous store (scalar plus scalar, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_ss_nctg">SME2 multi-vec non-contiguous store (scalar plus scalar, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cld_cldnt_si_nctg">SME2 multi-vec non-contiguous load (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cld_cldnt_si_nctg">SME2 multi-vec non-contiguous load (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_cst_cstnt_si_nctg">SME2 multi-vec non-contiguous store (scalar plus immediate, two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_cst_cstnt_si_nctg">SME2 multi-vec non-contiguous store (scalar plus immediate, four registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_ss_nctg"><a id="mortlach_multi2_cld_cldnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus scalar, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr" colspan="3">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_mzx_p_br.html">LD1B (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_mzx_p_br.html">LDNT1B (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_mzx_p_br.html">LD1H (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_mzx_p_br.html">LDNT1H (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_mzx_p_br.html">LD1W (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_mzx_p_br.html">LDNT1W (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_mzx_p_br.html">LD1D (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_mzx_p_br.html">LDNT1D (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_ss_nctg"><a id="mortlach_multi4_cld_cldnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus scalar, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_mzx_p_br.html">LD1B (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_mzx_p_br.html">LDNT1B (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_mzx_p_br.html">LD1H (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_mzx_p_br.html">LDNT1H (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_mzx_p_br.html">LD1W (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_mzx_p_br.html">LDNT1W (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_mzx_p_br.html">LD1D (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_mzx_p_br.html">LDNT1D (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_ss_nctg"><a id="mortlach_multi2_cst_cstnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus scalar, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr" colspan="3">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1b_mzx_p_br.html">ST1B (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1b_mzx_p_br.html">STNT1B (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1h_mzx_p_br.html">ST1H (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1h_mzx_p_br.html">STNT1H (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1w_mzx_p_br.html">ST1W (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1w_mzx_p_br.html">STNT1W (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1d_mzx_p_br.html">ST1D (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1d_mzx_p_br.html">STNT1D (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_ss_nctg"><a id="mortlach_multi4_cst_cstnt_ss_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus scalar, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_ss_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1b_mzx_p_br.html">ST1B (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1b_mzx_p_br.html">STNT1B (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1h_mzx_p_br.html">ST1H (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1h_mzx_p_br.html">STNT1H (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1w_mzx_p_br.html">ST1W (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1w_mzx_p_br.html">STNT1W (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1d_mzx_p_br.html">ST1D (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1d_mzx_p_br.html">STNT1D (scalar plus scalar, strided registers)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cld_cldnt_si_nctg"><a id="mortlach_multi2_cld_cldnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus immediate, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr" colspan="3">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cld_cldnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_mzx_p_bi.html">LD1B (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_mzx_p_bi.html">LDNT1B (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_mzx_p_bi.html">LD1H (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_mzx_p_bi.html">LDNT1H (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_mzx_p_bi.html">LD1W (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_mzx_p_bi.html">LDNT1W (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_mzx_p_bi.html">LD1D (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_mzx_p_bi.html">LDNT1D (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cld_cldnt_si_nctg"><a id="mortlach_multi4_cld_cldnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous load (scalar plus immediate, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cld_cldnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_mzx_p_bi.html">LD1B (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_mzx_p_bi.html">LDNT1B (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_mzx_p_bi.html">LD1H (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_mzx_p_bi.html">LDNT1H (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_mzx_p_bi.html">LD1W (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_mzx_p_bi.html">LDNT1W (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_mzx_p_bi.html">LD1D (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_mzx_p_bi.html">LDNT1D (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_cst_cstnt_si_nctg"><a id="mortlach_multi2_cst_cstnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus immediate, two registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr" colspan="3">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_cst_cstnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1b_mzx_p_bi.html">ST1B (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1b_mzx_p_bi.html">STNT1B (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1h_mzx_p_bi.html">ST1H (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1h_mzx_p_bi.html">STNT1H (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1w_mzx_p_bi.html">ST1W (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1w_mzx_p_bi.html">STNT1W (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1d_mzx_p_bi.html">ST1D (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1d_mzx_p_bi.html">STNT1D (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_cst_cstnt_si_nctg"><a id="mortlach_multi4_cst_cstnt_si_nctg"/><h3 class="iclass">SME2 multi-vec non-contiguous store (scalar plus immediate, four registers)</h3><p>These instructions are under <a href="#mortlach_multi_mem_nctg">SME2 Multi-vector - Memory (Strided)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">PNg</td><td class="lr" colspan="5">Rn</td><td class="lr">Zth</td><td class="lr">N</td><td class="lr">0</td><td class="lr" colspan="2">Ztl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_cst_cstnt_si_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1b_mzx_p_bi.html">ST1B (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1b_mzx_p_bi.html">STNT1B (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1h_mzx_p_bi.html">ST1H (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1h_mzx_p_bi.html">STNT1H (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1w_mzx_p_bi.html">ST1W (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1w_mzx_p_bi.html">STNT1W (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="st1d_mzx_p_bi.html">ST1D (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stnt1d_mzx_p_bi.html">STNT1D (scalar plus immediate, strided registers)</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_ins"/>SME Move into Array</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000000</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">000</td><td class="lr">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op4</td><td class="lr" colspan="1">0</td><td class="lr">op5</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="mova_za_mz2.html">MOVA (vector to array, two registers)</a></span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="mova_za_mz4.html">MOVA (vector to array, four registers)</a></span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_insert_pred">SME move vector to array</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_insert_ctg">SME2 move vector to tile, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi4_insert_ctg">SME2 move vector to tile, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_insert_pred"><a id="mortlach_insert_pred"/><h3 class="iclass">SME move vector to array</h3><p>These instructions are under <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_insert_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a></span>
            —
            <span class="goodlink"><a href="mova_za_p_rz.html#mova_za_p_rz_b">8-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a></span>
            —
            <span class="goodlink"><a href="mova_za_p_rz.html#mova_za_p_rz_h">16-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a></span>
            —
            <span class="goodlink"><a href="mova_za_p_rz.html#mova_za_p_rz_w">32-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a></span>
            —
            <span class="goodlink"><a href="mova_za_p_rz.html#mova_za_p_rz_d">64-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mova_za_p_rz.html">MOVA (vector to tile, single)</a></span>
            —
            <span class="goodlink"><a href="mova_za_p_rz.html#mova_za_p_rz_q">128-bit</a></span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_insert_ctg"><a id="mortlach_multi2_insert_ctg"/><h3 class="iclass">SME2 move vector to tile, two registers</h3><p>These instructions are under <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_insert_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="mova_za2_z.html">MOVA (vector to tile, two registers)</a></span>
            —
            <span class="goodlink"><a href="mova_za2_z.html#mova_za2_z_b1">8-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="mova_za2_z.html">MOVA (vector to tile, two registers)</a></span>
            —
            <span class="goodlink"><a href="mova_za2_z.html#mova_za2_z_h1">16-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="mova_za2_z.html">MOVA (vector to tile, two registers)</a></span>
            —
            <span class="goodlink"><a href="mova_za2_z.html#mova_za2_z_w1">32-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="mova_za2_z.html">MOVA (vector to tile, two registers)</a></span>
            —
            <span class="goodlink"><a href="mova_za2_z.html#mova_za2_z_d1">64-bit</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_insert_ctg"><a id="mortlach_multi4_insert_ctg"/><h3 class="iclass">SME2 move vector to tile, four registers</h3><p>These instructions are under <a href="#mortlach_ins">SME Move into Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_insert_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a></span>
            —
            <span class="goodlink"><a href="mova_za4_z.html#mova_za4_z_b1">8-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a></span>
            —
            <span class="goodlink"><a href="mova_za4_z.html#mova_za4_z_h1">16-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a></span>
            —
            <span class="goodlink"><a href="mova_za4_z.html#mova_za4_z_w1">32-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a></span>
            —
            <span class="goodlink"><a href="mova_za4_z.html#mova_za4_z_d1">64-bit</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_ext"/>SME Move from Array</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000000</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">000</td><td class="lr">op1</td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="2">op4</td><td class="lr" colspan="6"/><td class="lr" colspan="2">op5</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><span class="goodlink"><a href="mova_mz_za2.html">MOVA (array to vector, two registers)</a></span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><span class="goodlink"><a href="movaz_mz_za2.html">MOVAZ (array to vector, two registers)</a></span></td><td>FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="goodlink"><a href="mova_mz_za4.html">MOVA (array to vector, four registers)</a></span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              011
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="goodlink"><a href="movaz_mz_za4.html">MOVAZ (array to vector, four registers)</a></span></td><td>FEAT_SME2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              00x
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00x
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_extract_zero">SME zeroing move array to vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_extract_pred">SME move array to vector</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_extract_ctg">SME2 move tile to vector, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_extract_zero">SME2 zeroing move tile to vector, two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_extract_ctg">SME2 move tile to vector, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              001
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_extract_zero">SME2 zeroing move tile to vector, four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_extract_zero"><a id="mortlach_extract_zero"/><h3 class="iclass">SME zeroing move array to vector</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="movaz_z_rza.html#movaz_z_rza_b">8-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="movaz_z_rza.html#movaz_z_rza_h">16-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="movaz_z_rza.html#movaz_z_rza_w">32-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="movaz_z_rza.html#movaz_z_rza_d">64-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="movaz_z_rza.html">MOVAZ (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="movaz_z_rza.html#movaz_z_rza_q">128-bit</a></span></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_extract_pred"><a id="mortlach_extract_pred"/><h3 class="iclass">SME move array to vector</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">Q</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr">0</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="mova_z_p_rza.html#mova_z_p_rza_b">8-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="mova_z_p_rza.html#mova_z_p_rza_h">16-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="mova_z_p_rza.html#mova_z_p_rza_w">32-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="mova_z_p_rza.html#mova_z_p_rza_d">64-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mova_z_p_rza.html">MOVA (tile to vector, single)</a></span>
            —
            <span class="goodlink"><a href="mova_z_p_rza.html#mova_z_p_rza_q">128-bit</a></span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_extract_ctg"><a id="mortlach_multi2_extract_ctg"/><h3 class="iclass">SME2 move tile to vector, two registers</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_extract_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="mova_mz2_za.html">MOVA (tile to vector, two registers)</a></span>
            —
            <span class="goodlink"><a href="mova_mz2_za.html#mova_mz2_za_b1">8-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="mova_mz2_za.html">MOVA (tile to vector, two registers)</a></span>
            —
            <span class="goodlink"><a href="mova_mz2_za.html#mova_mz2_za_h1">16-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="mova_mz2_za.html">MOVA (tile to vector, two registers)</a></span>
            —
            <span class="goodlink"><a href="mova_mz2_za.html#mova_mz2_za_w1">32-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="mova_mz2_za.html">MOVA (tile to vector, two registers)</a></span>
            —
            <span class="goodlink"><a href="mova_mz2_za.html#mova_mz2_za_d1">64-bit</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_extract_zero"><a id="mortlach_multi2_extract_zero"/><h3 class="iclass">SME2 zeroing move tile to vector, two registers</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="movaz_mz2_za.html">MOVAZ (tile to vector, two registers)</a></span>
            —
            <span class="goodlink"><a href="movaz_mz2_za.html#movaz_mz2_za_b1">8-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="movaz_mz2_za.html">MOVAZ (tile to vector, two registers)</a></span>
            —
            <span class="goodlink"><a href="movaz_mz2_za.html#movaz_mz2_za_h1">16-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="movaz_mz2_za.html">MOVAZ (tile to vector, two registers)</a></span>
            —
            <span class="goodlink"><a href="movaz_mz2_za.html#movaz_mz2_za_w1">32-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="movaz_mz2_za.html">MOVAZ (tile to vector, two registers)</a></span>
            —
            <span class="goodlink"><a href="movaz_mz2_za.html#movaz_mz2_za_d1">64-bit</a></span></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_extract_ctg"><a id="mortlach_multi4_extract_ctg"/><h3 class="iclass">SME2 move tile to vector, four registers</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_extract_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="mova_mz4_za.html">MOVA (tile to vector, four registers)</a></span>
            —
            <span class="goodlink"><a href="mova_mz4_za.html#mova_mz4_za_b1">8-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="mova_mz4_za.html">MOVA (tile to vector, four registers)</a></span>
            —
            <span class="goodlink"><a href="mova_mz4_za.html#mova_mz4_za_h1">16-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="mova_mz4_za.html">MOVA (tile to vector, four registers)</a></span>
            —
            <span class="goodlink"><a href="mova_mz4_za.html#mova_mz4_za_w1">32-bit</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="mova_mz4_za.html">MOVA (tile to vector, four registers)</a></span>
            —
            <span class="goodlink"><a href="mova_mz4_za.html#mova_mz4_za_d1">64-bit</a></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_extract_zero"><a id="mortlach_multi4_extract_zero"/><h3 class="iclass">SME2 zeroing move tile to vector, four registers</h3><p>These instructions are under <a href="#mortlach_ext">SME Move from Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_extract_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="movaz_mz4_za.html">MOVAZ (tile to vector, four registers)</a></span>
            —
            <span class="goodlink"><a href="movaz_mz4_za.html#movaz_mz4_za_b1">8-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="movaz_mz4_za.html">MOVAZ (tile to vector, four registers)</a></span>
            —
            <span class="goodlink"><a href="movaz_mz4_za.html#movaz_mz4_za_h1">16-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="movaz_mz4_za.html">MOVAZ (tile to vector, four registers)</a></span>
            —
            <span class="goodlink"><a href="movaz_mz4_za.html#movaz_mz4_za_w1">32-bit</a></span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="movaz_mz4_za.html">MOVAZ (tile to vector, four registers)</a></span>
            —
            <span class="goodlink"><a href="movaz_mz4_za.html#movaz_mz4_za_d1">64-bit</a></span></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_hvadd"/>SME Add Vector to Array</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000000</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="3">010</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="12"/><td class="lr">op2</td><td class="lr" colspan="1">0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_addhv">SME add vector to array</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_addhv"><a id="mortlach_addhv"/><h3 class="iclass">SME add vector to array</h3><p>These instructions are under <a href="#mortlach_hvadd">SME Add Vector to Array</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">V</td><td class="lr" colspan="3">Pm</td><td class="lr" colspan="3">Pn</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="3">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_addhv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="addha_za_pp_z.html">ADDHA</a></span>
            —
            <span class="goodlink"><a href="addha_za_pp_z.html#addha_za_pp_z_32">32-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="addva_za_pp_z.html">ADDVA</a></span>
            —
            <span class="goodlink"><a href="addva_za_pp_z.html#addva_za_pp_z_32">32-bit</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="addha_za_pp_z.html">ADDHA</a></span>
            —
            <span class="goodlink"><a href="addha_za_pp_z.html#addha_za_pp_z_64">64-bit</a></span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="addva_za_pp_z.html">ADDVA</a></span>
            —
            <span class="goodlink"><a href="addva_za_pp_z.html#addva_za_pp_z_64">64-bit</a></span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zero"/>SME Zero</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14">11000000000010</td><td class="lr" colspan="10">op0</td><td class="lr" colspan="8"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000000000
            </td><td class="iformname"><span class="brokenlink" title="file zero_za_i.html unchanged">ZERO (tile)</span></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000000000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><h2><a id="mortlach_multizero"/>SME2 Multiple Zero</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14">11000000000011</td><td class="lr" colspan="5"/><td class="lr" colspan="10">op0</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000000000
            </td><td class="iformname"><a href="#mortlach_multi_zero">SME multiple vectors zero array</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000000000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi_zero"><a id="mortlach_multi_zero"/><h3 class="iclass">SME multiple vectors zero array</h3><p>These instructions are under <a href="#mortlach_multizero">SME2 Multiple Zero</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="3">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi_zero"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x1x</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file zero_za1_ri.html unchanged">ZERO (single-vector)</span>
            —
            <span class="brokenlink" title="file zero_za1_ri.html unchanged">two ZA single-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file zero_za2_ri.html unchanged">ZERO (double-vector)</span>
            —
            <span class="brokenlink" title="file zero_za2_ri.html unchanged">one ZA double-vector</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file zero_za2_ri.html unchanged">ZERO (double-vector)</span>
            —
            <span class="brokenlink" title="file zero_za2_ri.html unchanged">two ZA double-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file zero_za2_ri.html unchanged">ZERO (double-vector)</span>
            —
            <span class="brokenlink" title="file zero_za2_ri.html unchanged">four ZA double-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file zero_za1_ri.html unchanged">ZERO (single-vector)</span>
            —
            <span class="brokenlink" title="file zero_za1_ri.html unchanged">four ZA single-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0xx</td><td class="iformname"><span class="brokenlink" title="file zero_za4_ri.html unchanged">ZERO (quad-vector)</span>
            —
            <span class="brokenlink" title="file zero_za4_ri.html unchanged">one ZA quad-vector</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11x</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">110</td><td class="bitfield">00x</td><td class="iformname"><span class="brokenlink" title="file zero_za4_ri.html unchanged">ZERO (quad-vector)</span>
            —
            <span class="brokenlink" title="file zero_za4_ri.html unchanged">two ZA quad-vectors</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">111</td><td class="bitfield">00x</td><td class="iformname"><span class="brokenlink" title="file zero_za4_ri.html unchanged">ZERO (quad-vector)</span>
            —
            <span class="brokenlink" title="file zero_za4_ri.html unchanged">four ZA quad-vectors</span></td><td>FEAT_SME2p1</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zero_zt"/>SME2 Zero Lookup Table</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14">11000000010010</td><td class="lr" colspan="14">op0</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00000000000000
            </td><td class="iformname"><a href="#mortlach_zero_zt">SME2 zero lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00000000000000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_zero_zt"><a id="mortlach_zero_zt"/><h3 class="iclass">SME2 zero lookup table</h3><p>These instructions are under <a href="#sme">SME encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zero_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file zero_zt_i.html unchanged">ZERO (ZT0)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_zero_zt"><a id="mortlach_zero_zt"/><h3 class="iclass">SME2 zero lookup table</h3><p>These instructions are under <a href="#mortlach_zero_zt">SME2 Zero Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zero_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file zero_zt_i.html unchanged">ZERO (ZT0)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_mov_zt"/>SME2 Move Lookup Table</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14">11000000010011</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="15"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_extract_zt">SME2 move from lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_insert_zt">SME2 move into lookup table</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_extract_zt"><a id="mortlach_extract_zt"/><h3 class="iclass">SME2 move from lookup table</h3><p>These instructions are under <a href="#mortlach_mov_zt">SME2 Move Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="7">opc</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_extract_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00110xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001110x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011111</td><td class="iformname"><span class="brokenlink" title="file movt_r_zt.html unchanged">MOVT (ZT0 to scalar)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_insert_zt"><a id="mortlach_insert_zt"/><h3 class="iclass">SME2 move into lookup table</h3><p>These instructions are under <a href="#mortlach_mov_zt">SME2 Move Lookup Table</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="7">opc</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_insert_zt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00110xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001110x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011111</td><td class="iformname"><span class="brokenlink" title="file movt_zt_r.html unchanged">MOVT (scalar to ZT0)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zt_expand_ctg"/>SME2 Expand Lookup Table (Contiguous)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">110000001</td><td class="lr">op0</td><td class="lr" colspan="3">001</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="12"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_expand_4dst_ctg">SME2 lookup table expand four contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_expand_2dst_ctg">SME2 lookup table expand two contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_expand_1dst">SME2 lookup table expand one register</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_expand_4dst_ctg"><a id="mortlach_expand_4dst_ctg"/><h3 class="iclass">SME2 lookup table expand four contiguous registers</h3><p>These instructions are under <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_4dst_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz4_ztz.html unchanged">LUTI4 (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_mz4_ztz.html unchanged">LUTI2 (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_2dst_ctg"><a id="mortlach_expand_2dst_ctg"/><h3 class="iclass">SME2 lookup table expand two contiguous registers</h3><p>These instructions are under <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_2dst_ctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz2_ztz.html unchanged">LUTI4 (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_mz2_ztz.html unchanged">LUTI2 (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_1dst"><a id="mortlach_expand_1dst"/><h3 class="iclass">SME2 lookup table expand one register</h3><p>These instructions are under <a href="#mortlach_zt_expand_ctg">SME2 Expand Lookup Table (Contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">opc</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_1dst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00xxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xxx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_z_ztz.html unchanged">LUTI4 (single)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01xxx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xxx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxxx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_z_ztz.html unchanged">LUTI2 (single)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1xxxx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxxx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_zt_expand_nctg"/>SME2 Expand Lookup Table (Non-contiguous)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="13">1100000010011</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_expand_4dst_nctg">SME2 lookup table expand four non-contiguous registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              x1
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_expand_2dst_nctg">SME2 lookup table expand two non-contiguous registers</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_expand_4dst_nctg"><a id="mortlach_expand_4dst_nctg"/><h3 class="iclass">SME2 lookup table expand four non-contiguous registers</h3><p>These instructions are under <a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr">Zdh</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">Zdl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_4dst_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz4_ztz.html unchanged">LUTI4 (four registers)</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_mz4_ztz.html unchanged">LUTI2 (four registers)</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_expand_2dst_nctg"><a id="mortlach_expand_2dst_nctg"/><h3 class="iclass">SME2 lookup table expand two non-contiguous registers</h3><p>These instructions are under <a href="#mortlach_zt_expand_nctg">SME2 Expand Lookup Table (Non-contiguous)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="5">Zn</td><td class="lr">Zdh</td><td class="lr">0</td><td class="lr" colspan="3">Zdl</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_expand_2dst_nctg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti4_mz2_ztz.html unchanged">LUTI4 (two registers)</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file luti2_mz2_ztz.html unchanged">LUTI2 (two registers)</span></td><td>FEAT_SME2p1</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_1"/>SME2 Multi-vector - Indexed (One register)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">00</td><td class="lr" colspan="7"/><td class="lr">op1</td><td class="lr" colspan="9"/><td class="lr">op2</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA one source 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi1_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA one source 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_fma_long_idx">SME2 multi-vec indexed long FMA one source</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_mla_long_idx">SME2 multi-vec indexed long MLA one source</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_long_idx_s"><a id="mortlach_multi1_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA one source 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i4h</td><td class="lr" colspan="2">Rv</td><td class="lr" colspan="3">i4l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">op</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzi.html unchanged">USMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzi.html unchanged">SUMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_long_idx_d"><a id="mortlach_multi1_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA one source 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_fma_long_idx"><a id="mortlach_multi1_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA one source</h3><p>These instructions are under <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzi.html unchanged">FMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzi.html unchanged">FMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzi.html unchanged">BFMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzi.html unchanged">BFMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_mla_long_idx"><a id="mortlach_multi1_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA one source</h3><p>These instructions are under <a href="#mortlach_multi_indexed_1">SME2 Multi-vector - Indexed (One register)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">i3h</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3l</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzi.html unchanged">SMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzi.html unchanged">SMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzi.html unchanged">UMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzi.html unchanged">UMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_2"/>SME2 Multi-vector - Indexed (Two registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">01</td><td class="lr" colspan="4"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr">op2</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA two sources 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_h">SME2 multi-vec ternary indexed two registers 16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_s">SME2 multi-vec ternary indexed two registers 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA two sources 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield"><ins>00</ins><del>1x</del></td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="iformname"><a href="#mortlach_multi2_fma_long_idx"><del>SME2 multi-vec indexed long FMA two sources</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              11
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_d"><del>SME2 multi-vec ternary indexed two registers 64-bit</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>10</ins><del>11</del></td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#mortlach_multi2_fma_long_idx"><ins>SME2 multi-vec indexed long FMA two sources</ins></a><a href="#mortlach_multi2_mla_long_idx"><del>SME2 multi-vec indexed long MLA two sources</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1x
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#mortlach_multi2_zza_idx_d"><ins>SME2 multi-vec ternary indexed two registers 64-bit</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1x
            </del></td><td class="bitfield"><del>
              01
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><ins>11</ins><del>1x</del></td><td class="bitfield"><ins>01</ins><del>1x</del></td><td class="bitfield"><ins>0</ins><del>1</del></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#mortlach_multi2_mla_long_idx"><ins>SME2 multi-vec indexed long MLA two sources</ins></a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_long_idx_s"><a id="mortlach_multi2_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA two sources 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="4">Zn</td><td class="lr">op</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i4l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzi.html unchanged">USMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzi.html unchanged">SUMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_h"><a id="mortlach_multi2_zza_idx_h"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 16-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzi.html unchanged">BFMLA (multiple and indexed vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzi.html unchanged">BFMLS (multiple and indexed vector)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_s"><a id="mortlach_multi2_zza_idx_s"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">op</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="4">Zn</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fvdot_za_zzi.html unchanged">FVDOT</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file bfvdot_za_zzi.html unchanged">BFVDOT</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>100</ins><del>1x1</del></td><td class="iformname"><del>UNALLOCATED</del><span class="brokenlink" title="file svdot_za32_zzi.html unchanged"><ins>SVDOT (2-way)</ins></span></td><td><ins>FEAT_SME2</ins><del>-</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>101</ins><del>100</del></td><td class="iformname"><span class="brokenlink" title="file svdot_za32_zzi.html unchanged"><del>SVDOT (2-way)</del></span><ins>UNALLOCATED</ins></td><td><ins>-</ins><del>FEAT_SME2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file uvdot_za32_zzi.html unchanged">UVDOT (2-way)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzi.html unchanged">SDOT (2-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzi.html unchanged">FDOT (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzi.html unchanged">UDOT (2-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzi.html unchanged">BFDOT (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzi.html unchanged">SDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file usdot_za_zzi.html unchanged">USDOT (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzi.html unchanged">UDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file sudot_za_zzi.html unchanged">SUDOT (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_long_idx_d"><a id="mortlach_multi2_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA two sources 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i3l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fma_long_idx"><a id="mortlach_multi2_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA two sources</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzi.html unchanged">FMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzi.html unchanged">FMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzi.html unchanged">BFMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzi.html unchanged">BFMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zza_idx_d"><a id="mortlach_multi2_zza_idx_d"/><h3 class="iclass">SME2 multi-vec ternary indexed two registers 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zza_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzi.html unchanged">SDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzi.html unchanged">UDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_mla_long_idx"><a id="mortlach_multi2_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA two sources</h3><p>These instructions are under <a href="#mortlach_multi_indexed_2">SME2 Multi-vector - Indexed (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzi.html unchanged">SMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzi.html unchanged">SMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzi.html unchanged">UMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzi.html unchanged">UMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_indexed_3"/>SME2 Multi-vector - Indexed (Four registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">01</td><td class="lr" colspan="4"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="2">op2</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_mla_long_long_idx_s">SME2 multi-vec indexed long long MLA four sources 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_zza_idx_h">SME2 multi-vec ternary indexed four registers 16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_zza_idx_s">SME2 multi-vec ternary indexed four registers 32-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_mla_long_long_idx_d">SME2 multi-vec indexed long long MLA four sources 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_fma_long_idx">SME2 multi-vec indexed long FMA four sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_zza_idx_d">SME2 multi-vec ternary indexed four registers 64-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"><ins>0x</ins><del>1x</del></td><td class="bitfield"><ins>01</ins><del>00</del></td><td class="iformname"><a href="#mortlach_multi4_mla_long_idx"><del>SME2 multi-vec indexed long MLA four sources</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="iformname"><a href="#mortlach_multi4_mla_long_idx"><ins>SME2 multi-vec indexed long MLA four sources</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              11
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              != 00
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_long_idx_s"><a id="mortlach_multi4_mla_long_long_idx_s"/><h3 class="iclass">SME2 multi-vec indexed long long MLA four sources 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr" colspan="2">i4h</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i4l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_long_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzi.html unchanged">USMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzi.html unchanged">SUMLALL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_h"><a id="mortlach_multi4_zza_idx_h"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 16-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzi.html unchanged">BFMLA (multiple and indexed vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzi.html unchanged">BFMLS (multiple and indexed vector)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_s"><a id="mortlach_multi4_zza_idx_s"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 32-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">op</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_s"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>000</ins><del>0x1</del></td><td class="iformname"><del>UNALLOCATED</del><span class="brokenlink" title="file fmla_za_zzi.html unchanged"><ins>FMLA (multiple and indexed vector)</ins></span></td><td><ins>FEAT_SME2</ins><del>-</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>010</ins><del>000</del></td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged"><ins>FMLS (multiple and indexed vector)</ins></span><span class="brokenlink" title="file fmla_za_zzi.html unchanged"><del>FMLA (multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>100</ins><del>010</del></td><td class="iformname"><span class="brokenlink" title="file svdot_za_zzi.html unchanged"><ins>SVDOT (4-way)</ins></span><span class="brokenlink" title="file fmls_za_zzi.html unchanged"><del>FMLS (multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>101</ins><del>100</del></td><td class="iformname"><span class="brokenlink" title="file usvdot_za_zzi.html unchanged"><ins>USVDOT</ins></span><span class="brokenlink" title="file svdot_za_zzi.html unchanged"><del>SVDOT (4-way)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>110</ins><del>101</del></td><td class="iformname"><span class="brokenlink" title="file uvdot_za_zzi.html unchanged"><ins>UVDOT (4-way)</ins></span><span class="brokenlink" title="file usvdot_za_zzi.html unchanged"><del>USVDOT</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>111</ins><del>110</del></td><td class="iformname"><span class="brokenlink" title="file suvdot_za_zzi.html unchanged"><ins>SUVDOT</ins></span><span class="brokenlink" title="file uvdot_za_zzi.html unchanged"><del>UVDOT (4-way)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield"><ins>000</ins><del>111</del></td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzi.html unchanged"><ins>SDOT (2-way, multiple and indexed vector)</ins></span><span class="brokenlink" title="file suvdot_za_zzi.html unchanged"><del>SUVDOT</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>001</ins><del>000</del></td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzi.html unchanged"><ins>FDOT (multiple and indexed vector)</ins></span><span class="brokenlink" title="file sdot_za32_zzi.html unchanged"><del>SDOT (2-way, multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>010</ins><del>001</del></td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzi.html unchanged"><ins>UDOT (2-way, multiple and indexed vector)</ins></span><span class="brokenlink" title="file fdot_za_zzi.html unchanged"><del>FDOT (multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>011</ins><del>010</del></td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzi.html unchanged"><ins>BFDOT (multiple and indexed vector)</ins></span><span class="brokenlink" title="file udot_za32_zzi.html unchanged"><del>UDOT (2-way, multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>100</ins><del>011</del></td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzi.html unchanged"><ins>SDOT (4-way, multiple and indexed vector)</ins></span><span class="brokenlink" title="file bfdot_za_zzi.html unchanged"><del>BFDOT (multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>101</ins><del>100</del></td><td class="iformname"><span class="brokenlink" title="file usdot_za_zzi.html unchanged"><ins>USDOT (multiple and indexed vector)</ins></span><span class="brokenlink" title="file sdot_za_zzi.html unchanged"><del>SDOT (4-way, multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>110</ins><del>101</del></td><td class="iformname"><span class="brokenlink" title="file udot_za_zzi.html unchanged"><ins>UDOT (4-way, multiple and indexed vector)</ins></span><span class="brokenlink" title="file usdot_za_zzi.html unchanged"><del>USDOT (multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>111</ins><del>110</del></td><td class="iformname"><span class="brokenlink" title="file sudot_za_zzi.html unchanged"><ins>SUDOT (multiple and indexed vector)</ins></span><span class="brokenlink" title="file udot_za_zzi.html unchanged"><del>UDOT (4-way, multiple and indexed vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file sudot_za_zzi.html unchanged"><del>SUDOT (multiple and indexed vector)</del></span></td><td><del>FEAT_SME2</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_long_idx_d"><a id="mortlach_multi4_mla_long_long_idx_d"/><h3 class="iclass">SME2 multi-vec indexed long long MLA four sources 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr" colspan="2">i3l</td><td class="lr">o1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_long_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzi.html unchanged">SMLALL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzi.html unchanged">SMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzi.html unchanged">UMLALL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzi.html unchanged">UMLSLL (multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fma_long_idx"><a id="mortlach_multi4_fma_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long FMA four sources</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fma_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzi.html unchanged">FMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzi.html unchanged">FMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzi.html unchanged">BFMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzi.html unchanged">BFMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zza_idx_d"><a id="mortlach_multi4_zza_idx_d"/><h3 class="iclass">SME2 multi-vec ternary indexed four registers 64-bit</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">0</td><td class="lr">op</td><td class="lr">i1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zza_idx_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzi.html unchanged">FMLA (multiple and indexed vector)</span></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzi.html unchanged">SDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzi.html unchanged">FMLS (multiple and indexed vector)</span></td><td>FEAT_SME_F64F64</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzi.html unchanged">UDOT (4-way, multiple and indexed vector)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file svdot_za_zzi.html unchanged">SVDOT (4-way)</span></td><td>FEAT_SME_I16I64</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file uvdot_za_zzi.html unchanged">UVDOT (4-way)</span></td><td>FEAT_SME_I16I64</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_mla_long_idx"><a id="mortlach_multi4_mla_long_idx"/><h3 class="iclass">SME2 multi-vec indexed long MLA four sources</h3><p>These instructions are under <a href="#mortlach_multi_indexed_3">SME2 Multi-vector - Indexed (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">1</td><td class="lr" colspan="2">Rv</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">S</td><td class="lr">i3l</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_mla_long_idx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzi.html unchanged">SMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzi.html unchanged">SMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzi.html unchanged">UMLAL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzi.html unchanged">UMLSL (multiple and indexed vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_1"/>SME2 Multi-vector - SVE Select</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">100</td><td class="lr" colspan="6"/><td class="lr" colspan="2">op1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="goodlink"><a href="sel_mz_p_zz.html">SEL</a></span>
                      —
                      <span class="goodlink"><a href="sel_mz_p_zz.html#sel_mz_p_zz_4">Four registers</a></span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><span class="goodlink"><a href="sel_mz_p_zz.html">SEL</a></span>
                      —
                      <span class="goodlink"><a href="sel_mz_p_zz.html#sel_mz_p_zz_2">Two registers</a></span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x0
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><h2><a id="mortlach_multi_sve_3"/>SME2 Multi-vector - SVE Constructive Binary</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">110</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="8"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_long_zip">SME2 multi-vec quadwords ZIP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_qrshr">SME2 multi-vec saturating shift right narrow two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              x0
            </td><td class="iformname"><a href="#mortlach_multi2_fclamp">SME2 multi-vec FCLAMP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_clamp_int">SME2 multi-vec CLAMP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mortlach_multi4_fclamp">SME2 multi-vec FCLAMP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              011
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_clamp_int">SME2 multi-vec CLAMP four registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_zip">SME2 multi-vec ZIP two registers</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_qrshr">SME2 multi-vec saturating shift right narrow four registers</a></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_long_zip"><a id="mortlach_multi2_z_z_long_zip"/><h3 class="iclass">SME2 multi-vec quadwords ZIP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_long_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip_mz_zz.html unchanged">ZIP (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp_mz_zz.html unchanged">UZP (two registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_qrshr"><a id="mortlach_multi2_qrshr"/><h3 class="iclass">SME2 multi-vec saturating shift right narrow two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_qrshr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshr_z_mz2.html unchanged">SQRSHR (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqrshr_z_mz2.html unchanged">UQRSHR (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshru_z_mz2.html unchanged">SQRSHRU (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fclamp"><a id="mortlach_multi2_fclamp"/><h3 class="iclass">SME2 multi-vec FCLAMP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fclamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="iformname"><span class="brokenlink" title="file fclamp_mz_zz.html unchanged">FCLAMP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfclamp_mz_zz.html unchanged">BFCLAMP</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_clamp_int"><a id="mortlach_multi2_clamp_int"/><h3 class="iclass">SME2 multi-vec CLAMP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_clamp_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sclamp_mz_zz.html unchanged">SCLAMP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uclamp_mz_zz.html unchanged">UCLAMP</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fclamp"><a id="mortlach_multi4_fclamp"/><h3 class="iclass">SME2 multi-vec FCLAMP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fclamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="iformname"><span class="brokenlink" title="file fclamp_mz_zz.html unchanged">FCLAMP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfclamp_mz_zz.html unchanged">BFCLAMP</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_clamp_int"><a id="mortlach_multi4_clamp_int"/><h3 class="iclass">SME2 multi-vec CLAMP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_clamp_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sclamp_mz_zz.html unchanged">SCLAMP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uclamp_mz_zz.html unchanged">UCLAMP</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_zip"><a id="mortlach_multi2_z_z_zip"/><h3 class="iclass">SME2 multi-vec ZIP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">op</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip_mz_zz.html unchanged">ZIP (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp_mz_zz.html unchanged">UZP (two registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_qrshr"><a id="mortlach_multi4_qrshr"/><h3 class="iclass">SME2 multi-vec saturating shift right narrow four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_3">SME2 Multi-vector - SVE Constructive Binary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tsize</td><td class="lr">1</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr" colspan="3">Zn</td><td class="lr">op</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_qrshr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshr_z_mz4.html unchanged">SQRSHR (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqrshr_z_mz4.html unchanged">UQRSHR (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshru_z_mz4.html unchanged">SQRSHRU (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshrn_z_mz4.html unchanged">SQRSHRN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqrshrn_z_mz4.html unchanged">UQRSHRN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqrshrun_z_mz4.html unchanged">SQRSHRUN</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_4"/>SME2 Multi-vector - SVE Constructive Unary</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><ins>11000001</ins></td><td class="lr" colspan="2"><ins>op0</ins></td><td class="lr" colspan="1"><ins>1</ins></td><td class="lr" colspan="3"><ins>op1</ins></td><td class="lr" colspan="2"><ins>op2</ins></td><td class="lr" colspan="6"><ins>111000</ins></td><td class="lr" colspan="3"/><td class="lr" colspan="2"><ins>op3</ins></td><td class="lr" colspan="3"/><td class="lr" colspan="2"><ins>op4</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><del>11000001</del></td><td class="lr" colspan="2"><del>op0</del></td><td class="lr" colspan="1"><del>1</del></td><td class="lr" colspan="5"><del>op1</del></td><td class="lr" colspan="6"><del>111000</del></td><td class="lr" colspan="3"/><td class="lr" colspan="2"><del>op2</del></td><td class="lr" colspan="3"/><td class="lr" colspan="2"><del>op3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5"><ins>Decode fields</ins></th><th rowspan="2"><ins>Instruction details</ins></th></tr><tr><th class="bitfields"><ins>op0</ins></th><th class="bitfields"><ins>op1</ins></th><th class="bitfields"><ins>op2</ins></th><th class="bitfields"><ins>op3</ins></th><th class="bitfields"><ins>op4</ins></th></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="iformname"><a href="#mortlach_multi2_fpint_cvrt"><ins>SME2 multi-vec FP to int convert two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="iformname"><a href="#mortlach_multi2_intfp_cvrt"><ins>SME2 multi-vec int to FP two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              001
            </ins></td><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="iformname"><a href="#mortlach_multi4_fpint_cvrt"><ins>SME2 multi-vec FP to int convert four registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              != 00
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="iformname"><a href="#mortlach_multi4_intfp_cvrt"><ins>SME2 multi-vec int to FP four registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              != 00
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="iformname"><a href="#mortlach_multi4_z_z_long_zip"><ins>SME2 multi-vec quadwords ZIP four registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"><ins>
              x00
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_fp_cvrt"><ins>SME2 multi-vec FP down convert two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_int_cvrt"><ins>SME2 multi-vec int down convert two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              001
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_fp_cvrt"><ins>SME2 multi-vec convert two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"><ins>
              x01
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              0x
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"><ins>
              x01
            </ins></td><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              001
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_int"><ins>SME2 multi-vec unpack two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              01x
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="iformname"><a href="#mortlach_multi2_frint"><ins>SME2 multi-vec FRINT two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              01x
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              01x
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              11
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_narrow_int_cvrt"><ins>SME2 multi-vec int down convert four registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              0x
            </ins></td><td class="iformname"><a href="#mortlach_multi4_wide_int"><ins>SME2 multi-vec unpack four registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="iformname"><a href="#mortlach_multi4_z_z_zip"><ins>SME2 multi-vec ZIP four registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              11x
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="iformname"><a href="#mortlach_multi4_frint"><ins>SME2 multi-vec FRINT four registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              11x
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              != 00
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              11x
            </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr></table><table class="instructiontable"><tr><th colspan="4"><del>Decode fields</del></th><th rowspan="2"><del>
            Instruction details
          </del></th></tr><tr><th class="bitfields"><del>op0</del></th><th class="bitfields"><del>op1</del></th><th class="bitfields"><del>op2</del></th><th class="bitfields"><del>op3</del></th></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              00001
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              x0
            </del></td><td class="iformname"><a href="#mortlach_multi2_fpint_cvrt"><del>SME2 multi-vec FP to int convert two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              00001
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              x1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              00010
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              x0
            </del></td><td class="iformname"><a href="#mortlach_multi2_intfp_cvrt"><del>SME2 multi-vec int to FP two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              00010
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              x1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              00111
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              10001
            </del></td><td class="bitfield"><del>
              0x
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="iformname"><a href="#mortlach_multi4_fpint_cvrt"><del>SME2 multi-vec FP to int convert four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              10001
            </del></td><td class="bitfield"><del>
              0x
            </del></td><td class="bitfield"><del>
              != 00
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              1000x
            </del></td><td class="bitfield"><del>
              1x
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              10010
            </del></td><td class="bitfield"><del>
              0x
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="iformname"><a href="#mortlach_multi4_intfp_cvrt"><del>SME2 multi-vec int to FP four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              10010
            </del></td><td class="bitfield"><del>
              0x
            </del></td><td class="bitfield"><del>
              != 00
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              10010
            </del></td><td class="bitfield"><del>
              1x
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              10111
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="iformname"><a href="#mortlach_multi4_z_z_long_zip"><del>SME2 multi-vec quadwords ZIP four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              1011x
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              x1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              1011x
            </del></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              01
            </del></td><td class="bitfield"><del>
              00001
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              01
            </del></td><td class="bitfield"><del>
              x0010
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0x
            </del></td><td class="bitfield"><del>
              00000
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_fp_cvrt"><del>SME2 multi-vec FP down convert two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0x
            </del></td><td class="bitfield"><del>
              00011
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_narrow_int_cvrt"><del>SME2 multi-vec int down convert two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              10
            </del></td><td class="bitfield"><del>
              00000
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_fp_cvrt"><del>SME2 multi-vec convert two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              10
            </del></td><td class="bitfield"><del>
              0001x
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              10
            </del></td><td class="bitfield"><del>
              10000
            </del></td><td class="bitfield"><del>
              1x
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              10
            </del></td><td class="bitfield"><del>
              x0001
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              11
            </del></td><td class="bitfield"><del>
              000xx
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1x
            </del></td><td class="bitfield"><del>
              10010
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"><del>
              10110
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              x1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"><del>
              10110
            </del></td><td class="bitfield"><del>
              01
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"><del>
              10110
            </del></td><td class="bitfield"><del>
              1x
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"><del>
              x0111
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              x1
            </del></td><td class="bitfield"><del>
              1000x
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              00101
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_wide_int"><del>SME2 multi-vec unpack two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              01xxx
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="iformname"><a href="#mortlach_multi2_frint"><del>SME2 multi-vec FRINT two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              01xxx
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              x1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              01xxx
            </del></td><td class="bitfield"><del>
              x1
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              10011
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_narrow_int_cvrt"><del>SME2 multi-vec int down convert four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              10100
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              10101
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              0x
            </del></td><td class="iformname"><a href="#mortlach_multi4_wide_int"><del>SME2 multi-vec unpack four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              10101
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              1x
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              10101
            </del></td><td class="bitfield"><del>
              x1
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              10110
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="iformname"><a href="#mortlach_multi4_z_z_zip"><del>SME2 multi-vec ZIP four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              11xxx
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="iformname"><a href="#mortlach_multi4_frint"><del>SME2 multi-vec FRINT four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              11xxx
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              != 00
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              11xxx
            </del></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_fpint_cvrt"><a id="mortlach_multi2_fpint_cvrt"/><h3 class="iclass">SME2 multi-vec FP to int convert two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_fpint_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_mz_z.html unchanged">FCVTZS</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_mz_z.html unchanged">FCVTZU</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_intfp_cvrt"><a id="mortlach_multi2_intfp_cvrt"/><h3 class="iclass">SME2 multi-vec int to FP two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_intfp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_mz_z.html unchanged">SCVTF</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_mz_z.html unchanged">UCVTF</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_fpint_cvrt"><a id="mortlach_multi4_fpint_cvrt"/><h3 class="iclass">SME2 multi-vec FP to int convert four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_fpint_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_mz_z.html unchanged">FCVTZS</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_mz_z.html unchanged">FCVTZU</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_intfp_cvrt"><a id="mortlach_multi4_intfp_cvrt"/><h3 class="iclass">SME2 multi-vec int to FP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_intfp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_mz_z.html unchanged">SCVTF</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_mz_z.html unchanged">UCVTF</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_long_zip"><a id="mortlach_multi4_z_z_long_zip"/><h3 class="iclass">SME2 multi-vec quadwords ZIP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="lr">op</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_long_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip_mz_z.html unchanged">ZIP (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp_mz_z.html unchanged">UZP (four registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_narrow_fp_cvrt"><a id="mortlach_multi2_narrow_fp_cvrt"/><h3 class="iclass">SME2 multi-vec FP down convert two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">N</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_narrow_fp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_mz2.html unchanged">FCVT (narrowing)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtn_z_mz2.html unchanged">FCVTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfcvt_z_mz2.html unchanged">BFCVT</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfcvtn_z_mz2.html unchanged">BFCVTN</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_narrow_int_cvrt"><a id="mortlach_multi2_narrow_int_cvrt"/><h3 class="iclass">SME2 multi-vec int down convert two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_narrow_int_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvt_z_mz2.html unchanged">SQCVT (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqcvt_z_mz2.html unchanged">UQCVT (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvtu_z_mz2.html unchanged">SQCVTU (two registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_wide_fp_cvrt"><a id="mortlach_multi2_wide_fp_cvrt"/><h3 class="iclass">SME2 multi-vec convert two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">L</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_wide_fp_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvt_mz2_z.html unchanged">FCVT (widening)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtl_mz2_z.html unchanged">FCVTL</span></td><td>FEAT_SME_F16F16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_wide_int"><a id="mortlach_multi2_wide_int"/><h3 class="iclass">SME2 multi-vec unpack two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="4">Zd</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_wide_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sunpk_mz_z.html unchanged">SUNPK</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uunpk_mz_z.html unchanged">UUNPK</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_frint"><a id="mortlach_multi2_frint"/><h3 class="iclass">SME2 multi-vec FRINT two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="4">Zd</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_frint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file frintn_mz_z.html unchanged">FRINTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file frintp_mz_z.html unchanged">FRINTP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file frintm_mz_z.html unchanged">FRINTM</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file frinta_mz_z.html unchanged">FRINTA</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_narrow_int_cvrt"><a id="mortlach_multi4_narrow_int_cvrt"/><h3 class="iclass">SME2 multi-vec int down convert four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">sz</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="lr">N</td><td class="lr">U</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_narrow_int_cvrt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvt_z_mz4.html unchanged">SQCVT (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqcvt_z_mz4.html unchanged">UQCVT (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvtn_z_mz4.html unchanged">SQCVTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqcvtn_z_mz4.html unchanged">UQCVTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvtu_z_mz4.html unchanged">SQCVTU (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqcvtun_z_mz4.html unchanged">SQCVTUN</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_wide_int"><a id="mortlach_multi4_wide_int"/><h3 class="iclass">SME2 multi-vec unpack four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="3">Zd</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_wide_int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sunpk_mz_z.html unchanged">SUNPK</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uunpk_mz_z.html unchanged">UUNPK</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_zip"><a id="mortlach_multi4_z_z_zip"/><h3 class="iclass">SME2 multi-vec ZIP four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="lr">op</td><td class="lr">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_zip"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file zip_mz_z.html unchanged">ZIP (four registers)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uzp_mz_z.html unchanged">UZP (four registers)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_frint"><a id="mortlach_multi4_frint"/><h3 class="iclass">SME2 multi-vec FRINT four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_4">SME2 Multi-vector - SVE Constructive Unary</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">Zd</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_frint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file frintn_mz_z.html unchanged">FRINTN</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file frintp_mz_z.html unchanged">FRINTP</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file frintm_mz_z.html unchanged">FRINTM</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file frinta_mz_z.html unchanged">FRINTA</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2c"/>SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="4"/><td class="lr" colspan="6">010110</td><td class="lr">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="4"/><td class="lr">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0000x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_minmax_mm">SME2 multiple vectors int min/max two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0100x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_fminmax_mm">SME2 multiple vectors FP min/max two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x!= 00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_shift_mm">SME2 multiple vectors shift two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file sqdmulh_mz_zzw.html unchanged">SQDMULH (multiple vectors)</span>
                      —
                      <span class="brokenlink" title="file sqdmulh_mz_zzw.html unchanged">Two registers</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_minmax_mm"><a id="mortlach_multi2_z_z_minmax_mm"/><h3 class="iclass">SME2 multiple vectors int min/max two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2c">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_minmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_mz_zzw.html unchanged">SMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_mz_zzw.html unchanged">UMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_mz_zzw.html unchanged">SMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_mz_zzw.html unchanged">UMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_fminmax_mm"><a id="mortlach_multi2_z_z_fminmax_mm"/><h3 class="iclass">SME2 multiple vectors FP min/max two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2c">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_fminmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmax_mz_zzw.html unchanged">FMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmin_mz_zzw.html unchanged">FMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_mz_zzw.html unchanged">FMAXNM (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fminnm_mz_zzw.html unchanged">FMINNM (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmax_mz_zzw.html unchanged">BFMAX (multiple vectors)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmin_mz_zzw.html unchanged">BFMIN (multiple vectors)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_mz_zzw.html unchanged">BFMAXNM (multiple vectors)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfminnm_mz_zzw.html unchanged">BFMINNM (multiple vectors)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_shift_mm"><a id="mortlach_multi2_z_z_shift_mm"/><h3 class="iclass">SME2 multiple vectors shift two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2c">SME2 Multi-vector - Multiple Vectors SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_shift_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="srshl_mz_zzw.html">SRSHL (multiple vectors)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="urshl_mz_zzw.html">URSHL (multiple vectors)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2d"/>SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="3"/><td class="lr">op0</td><td class="lr" colspan="6">010111</td><td class="lr">op1</td><td class="lr" colspan="5">op2</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0000x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_minmax_mm">SME2 multiple vectors int min/max four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0100x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_fminmax_mm">SME2 multiple vectors FP min/max four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0x00x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0x!= 00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_shift_mm">SME2 multiple vectors shift four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="brokenlink" title="file sqdmulh_mz_zzw.html unchanged">SQDMULH (multiple vectors)</span>
                      —
                      <span class="brokenlink" title="file sqdmulh_mz_zzw.html unchanged">Four registers</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_minmax_mm"><a id="mortlach_multi4_z_z_minmax_mm"/><h3 class="iclass">SME2 multiple vectors int min/max four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2d">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_minmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_mz_zzw.html unchanged">SMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_mz_zzw.html unchanged">UMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_mz_zzw.html unchanged">SMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_mz_zzw.html unchanged">UMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_fminmax_mm"><a id="mortlach_multi4_z_z_fminmax_mm"/><h3 class="iclass">SME2 multiple vectors FP min/max four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2d">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_fminmax_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmax_mz_zzw.html unchanged">FMAX (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmin_mz_zzw.html unchanged">FMIN (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_mz_zzw.html unchanged">FMAXNM (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fminnm_mz_zzw.html unchanged">FMINNM (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmax_mz_zzw.html unchanged">BFMAX (multiple vectors)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmin_mz_zzw.html unchanged">BFMIN (multiple vectors)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_mz_zzw.html unchanged">BFMAXNM (multiple vectors)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfminnm_mz_zzw.html unchanged">BFMINNM (multiple vectors)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_shift_mm"><a id="mortlach_multi4_z_z_shift_mm"/><h3 class="iclass">SME2 multiple vectors shift four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2d">SME2 Multi-vector - Multiple Vectors SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_shift_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="srshl_mz_zzw.html">SRSHL (multiple vectors)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="urshl_mz_zzw.html">URSHL (multiple vectors)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2a"/>SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="2">10</td><td class="lr" colspan="4"/><td class="lr" colspan="5">10100</td><td class="lr">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="4"/><td class="lr">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0000x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_minmax_sm">SME2 single-multi int min/max two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0100x
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_fminmax_sm">SME2 single-multi FP min/max two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x!= 00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_z_shift_sm">SME2 single-multi shift two registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file add_mz_zzv.html unchanged">ADD (to vector)</span>
                      —
                      <span class="brokenlink" title="file add_mz_zzv.html unchanged">Two registers</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11!= 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file sqdmulh_mz_zzv.html unchanged">SQDMULH (multiple and single vector)</span>
                      —
                      <span class="brokenlink" title="file sqdmulh_mz_zzv.html unchanged">Two registers</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_minmax_sm"><a id="mortlach_multi2_z_z_minmax_sm"/><h3 class="iclass">SME2 single-multi int min/max two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_minmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_mz_zzv.html unchanged">SMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_mz_zzv.html unchanged">UMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_mz_zzv.html unchanged">SMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_mz_zzv.html unchanged">UMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_fminmax_sm"><a id="mortlach_multi2_z_z_fminmax_sm"/><h3 class="iclass">SME2 single-multi FP min/max two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="4">Zdn</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_fminmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmax_mz_zzv.html unchanged">FMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmin_mz_zzv.html unchanged">FMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_mz_zzv.html unchanged">FMAXNM (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fminnm_mz_zzv.html unchanged">FMINNM (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmax_mz_zzv.html unchanged">BFMAX (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmin_mz_zzv.html unchanged">BFMIN (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_mz_zzv.html unchanged">BFMAXNM (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfminnm_mz_zzv.html unchanged">BFMINNM (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_z_shift_sm"><a id="mortlach_multi2_z_z_shift_sm"/><h3 class="iclass">SME2 single-multi shift two registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2a">SME2 Multi-vector - Multiple and Single SVE Destructive (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="4">Zdn</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_z_shift_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="srshl_mz_zzv.html">SRSHL (multiple and single vector)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="urshl_mz_zzv.html">URSHL (multiple and single vector)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_sve_2b"/>SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11000001</td><td class="lr" colspan="2"/><td class="lr" colspan="2">10</td><td class="lr" colspan="4"/><td class="lr" colspan="5">10101</td><td class="lr">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0000x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_minmax_sm">SME2 single-multi int min/max four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0100x
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_fminmax_sm">SME2 single-multi FP min/max four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x00x
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x!= 00x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#mortlach_multi4_z_z_shift_sm">SME2 single-multi shift four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xxx
            </td><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11000
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="brokenlink" title="file add_mz_zzv.html unchanged">ADD (to vector)</span>
                      —
                      <span class="brokenlink" title="file add_mz_zzv.html unchanged">Four registers</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11000
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11!= 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="brokenlink" title="file sqdmulh_mz_zzv.html unchanged">SQDMULH (multiple and single vector)</span>
                      —
                      <span class="brokenlink" title="file sqdmulh_mz_zzv.html unchanged">Four registers</span></td><td>FEAT_SME2</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_minmax_sm"><a id="mortlach_multi4_z_z_minmax_sm"/><h3 class="iclass">SME2 single-multi int min/max four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_minmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smax_mz_zzv.html unchanged">SMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umax_mz_zzv.html unchanged">UMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smin_mz_zzv.html unchanged">SMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umin_mz_zzv.html unchanged">UMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_fminmax_sm"><a id="mortlach_multi4_z_z_fminmax_sm"/><h3 class="iclass">SME2 single-multi FP min/max four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">o2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_fminmax_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmax_mz_zzv.html unchanged">FMAX (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmin_mz_zzv.html unchanged">FMIN (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_mz_zzv.html unchanged">FMAXNM (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fminnm_mz_zzv.html unchanged">FMINNM (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmax_mz_zzv.html unchanged">BFMAX (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmin_mz_zzv.html unchanged">BFMIN (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_mz_zzv.html unchanged">BFMAXNM (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfminnm_mz_zzv.html unchanged">BFMINNM (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_z_shift_sm"><a id="mortlach_multi4_z_z_shift_sm"/><h3 class="iclass">SME2 single-multi shift four registers</h3><p>These instructions are under <a href="#mortlach_multi_sve_2b">SME2 Multi-vector - Multiple and Single SVE Destructive (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">Zdn</td><td class="lr">0</td><td class="lr">U</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_z_shift_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="srshl_mz_zzv.html">SRSHL (multiple and single vector)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="urshl_mz_zzv.html">URSHL (multiple and single vector)</a></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_1"/>SME2 Multi-vector - Multiple and Single Array Vectors</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">110000010</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="5"/><td class="lr" colspan="4">op3</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_fma_long_sm">SME2 single-multi long FMA two sources</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              011
            </td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_fma_long_sm">SME2 multiple and single vector long FMA one source</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="bitfield"><ins>101</ins><del>100</del></td><td class="bitfield"><ins>x1xx</ins><del>x0xx</del></td><td class="iformname"><a href="#mortlach_multi2_z_za_mixed_dot_sm"><ins>SME2 single-multi mixed dot product two registers</ins></a><a href="#mortlach_multi2_z_za_fpdot_sm"><del>SME2 single-multi FP dot product two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield"><ins>010</ins><del>101</del></td><td class="bitfield"><ins>xx0x</ins><del>x1xx</del></td><td class="iformname"><a href="#mortlach_multi4_zz_za_fma_long_sm"><ins>SME2 single-multi long FMA four sources</ins></a><a href="#mortlach_multi2_z_za_mixed_dot_sm"><del>SME2 single-multi mixed dot product two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="bitfield"><ins>101</ins><del>010</del></td><td class="bitfield"><ins>x1xx</ins><del>xx0x</del></td><td class="iformname"><a href="#mortlach_multi4_z_za_mixed_dot_sm"><ins>SME2 single-multi mixed dot product four registers</ins></a><a href="#mortlach_multi4_zz_za_fma_long_sm"><del>SME2 single-multi long FMA four sources</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              010
            </ins></td><td class="bitfield"><ins>
              xx0x
            </ins></td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_sm"><ins>SME2 single-multi long MLA two sources</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              100
            </del></td><td class="bitfield"><del>
              x0xx
            </del></td><td class="iformname"><a href="#mortlach_multi4_z_za_fpdot_sm"><del>SME2 single-multi FP dot product four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              011
            </ins></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_mla_long_sm"><ins>SME2 multiple and single vector long MLA one source</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              101
            </del></td><td class="bitfield"><del>
              x1xx
            </del></td><td class="iformname"><a href="#mortlach_multi4_z_za_mixed_dot_sm"><del>SME2 single-multi mixed dot product four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              x1xx
            </ins></td><td class="iformname"><a href="#mortlach_multi2_z_za_2way_dot_sm"><ins>SME2 single-multi two-way dot product two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              100
            </del></td><td class="bitfield"><del>
              x1xx
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield">
              010
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_sm"><ins>SME2 single-multi long MLA four sources</ins></a><a href="#mortlach_multi2_zz_za_mla_long_sm"><del>SME2 single-multi long MLA two sources</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield"><ins>101</ins><del>011</del></td><td class="bitfield"><ins>
              x1xx
            </ins></td><td class="iformname"><a href="#mortlach_multi4_z_za_2way_dot_sm"><ins>SME2 single-multi two-way dot product four registers</ins></a><a href="#mortlach_multi1_zz_za_mla_long_sm"><del>SME2 multiple and single vector long MLA one source</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"><ins>000</ins><del>101</del></td><td class="bitfield"><ins>xxx0</ins><del>x1xx</del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_long_sm"><ins>SME2 single-multi long long MLA two sources</ins></a><a href="#mortlach_multi2_z_za_2way_dot_sm"><del>SME2 single-multi two-way dot product two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>0</ins><del>1</del></td><td class="bitfield"><ins>001</ins><del>010</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi1_zz_za_mla_long_long_sm"><ins>SME2 multiple and single vector long long FMA one source</ins></a><a href="#mortlach_multi4_zz_za_mla_long_sm"><del>SME2 single-multi long MLA four sources</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>0</ins><del>1</del></td><td class="bitfield"><ins>100</ins><del>101</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi2_z_za_fpdot_sm"><ins>SME2 single-multi FP dot product two registers</ins></a><a href="#mortlach_multi4_z_za_2way_dot_sm"><del>SME2 single-multi two-way dot product four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              x0xx
            </ins></td><td class="iformname"><a href="#mortlach_multi2_z_za_4way_dot_sm"><ins>SME2 single-multi four-way dot product two registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              100
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"><ins>110</ins><del>000</del></td><td class="bitfield"><ins>0xxx</ins><del>xxx0</del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_float_sm"><ins>SME2 single-multi ternary FP two registers</ins></a><a href="#mortlach_multi2_zz_za_mla_long_long_sm"><del>SME2 single-multi long long MLA two sources</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"><ins>110</ins><del>001</del></td><td class="bitfield"><ins>
              1xxx
            </ins></td><td class="iformname"><a href="#mortlach_multi2_zz_za_int_sm"><ins>SME2 single-multi ternary int two registers</ins></a><a href="#mortlach_multi1_zz_za_mla_long_long_sm"><del>SME2 multiple and single vector long long FMA one source</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"><ins>111</ins><del>101</del></td><td class="bitfield"><ins>0xxx</ins><del>x0xx</del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_f16_sm"><ins>SME2 single-multi ternary FP16 two registers</ins></a><a href="#mortlach_multi2_z_za_4way_dot_sm"><del>SME2 single-multi four-way dot product two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield"><ins>000</ins><del>110</del></td><td class="bitfield"><ins>xxx0</ins><del>0xxx</del></td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_long_sm"><ins>SME2 single-multi long long MLA four sources</ins></a><a href="#mortlach_multi2_zz_za_float_sm"><del>SME2 single-multi ternary FP two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              0x1
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              1xxx
            </del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_int_sm"><del>SME2 single-multi ternary int two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield"><ins>100</ins><del>111</del></td><td class="bitfield"></td><td class="iformname"><a href="#mortlach_multi4_z_za_fpdot_sm"><ins>SME2 single-multi FP dot product four registers</ins></a><a href="#mortlach_multi2_zz_za_f16_sm"><del>SME2 single-multi ternary FP16 two registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"><ins>101</ins><del>000</del></td><td class="bitfield"><ins>x0xx</ins><del>xxx0</del></td><td class="iformname"><a href="#mortlach_multi4_z_za_4way_dot_sm"><ins>SME2 single-multi four-way dot product four registers</ins></a><a href="#mortlach_multi4_zz_za_mla_long_long_sm"><del>SME2 single-multi long long MLA four sources</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              110
            </ins></td><td class="bitfield"><ins>
              0xxx
            </ins></td><td class="iformname"><a href="#mortlach_multi4_zz_za_float_sm"><ins>SME2 single-multi ternary FP four registers</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              0x1
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"><ins>110</ins><del>101</del></td><td class="bitfield"><ins>1xxx</ins><del>x0xx</del></td><td class="iformname"><a href="#mortlach_multi4_zz_za_int_sm"><ins>SME2 single-multi ternary int four registers</ins></a><a href="#mortlach_multi4_z_za_4way_dot_sm"><del>SME2 single-multi four-way dot product four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"><ins>111</ins><del>110</del></td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_f16_sm"><ins>SME2 single-multi ternary FP16 four registers</ins></a><a href="#mortlach_multi4_zz_za_float_sm"><del>SME2 single-multi ternary FP four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              xxx1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              1xxx
            </del></td><td class="iformname"><a href="#mortlach_multi4_zz_za_int_sm"><del>SME2 single-multi ternary int four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              010
            </ins></td><td class="bitfield"><ins>
              xx1x
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              111
            </del></td><td class="bitfield"><del>
              0xxx
            </del></td><td class="iformname"><a href="#mortlach_multi4_zz_za_f16_sm"><del>SME2 single-multi ternary FP16 four registers</del></a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>111</ins><del>000</del></td><td class="bitfield"><ins>1xxx</ins><del>xxx1</del></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              010
            </del></td><td class="bitfield"><del>
              xx1x
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              111
            </del></td><td class="bitfield"><del>
              1xxx
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_fma_long_sm"><a id="mortlach_multi2_zz_za_fma_long_sm"/><h3 class="iclass">SME2 single-multi long FMA two sources</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzv.html unchanged">FMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzv.html unchanged">FMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzv.html unchanged">BFMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzv.html unchanged">BFMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_fma_long_sm"><a id="mortlach_multi1_zz_za_fma_long_sm"/><h3 class="iclass">SME2 multiple and single vector long FMA one source</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzv.html unchanged">FMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzv.html unchanged">FMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzv.html unchanged">BFMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzv.html unchanged">BFMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_mixed_dot_sm"><a id="mortlach_multi2_z_za_mixed_dot_sm"/><h3 class="iclass">SME2 single-multi <ins>mixed</ins><del>FP</del> dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r"><ins>1</ins><del>0</del></td><td class="lr" colspan="5">Zn</td><td class="lr"><ins>U</ins><del>op</del></td><td class="lr"><ins>1</ins><del>0</del></td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_mixed_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins><del>op</del></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usdot_za_zzv.html unchanged"><ins>USDOT (multiple and single vector)</ins></span><span class="brokenlink" title="file fdot_za_zzv.html unchanged"><del>FDOT (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sudot_za_zzv.html unchanged"><ins>SUDOT (multiple and single vector)</ins></span><span class="brokenlink" title="file bfdot_za_zzv.html unchanged"><del>BFDOT (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_fma_long_sm"><a id="mortlach_multi4_zz_za_fma_long_sm"/><h3 class="iclass">SME2 single-multi <ins>long</ins><del>mixed</del> <ins>FMA</ins><del>dot</del> <ins>four</ins><del>product</del> <ins>sources</ins><del>two registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>op</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>off2</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>op</ins><del>U</del></th><th class="bitfields" colspan="" rowspan=""><ins>S</ins></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzv.html unchanged"><ins>FMLAL (multiple and single vector)</ins></span><span class="brokenlink" title="file usdot_za_zzv.html unchanged"><del>USDOT (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzv.html unchanged"><ins>FMLSL (multiple and single vector)</ins></span><span class="brokenlink" title="file sudot_za_zzv.html unchanged"><del>SUDOT (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzv.html unchanged"><ins>BFMLAL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzv.html unchanged"><ins>BFMLSL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_mixed_dot_sm"><a id="mortlach_multi4_z_za_mixed_dot_sm"/><h3 class="iclass">SME2 single-multi <ins>mixed</ins><del>long</del> <ins>dot</ins><del>FMA</del> <ins>product </ins>four <ins>registers</ins><del>sources</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>op</del></td><td class="lr"><del>S</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>off2</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_mixed_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file usdot_za_zzv.html unchanged"><ins>USDOT (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file sudot_za_zzv.html unchanged"><ins>SUDOT (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_fma_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>op</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzv.html unchanged"><del>FMLAL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzv.html unchanged"><del>FMLSL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzv.html unchanged"><del>BFMLAL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzv.html unchanged"><del>BFMLSL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_sm"><a id="mortlach_multi2_zz_za_mla_long_sm"/><h3 class="iclass">SME2 single-multi <ins>long</ins><del>FP</del> <ins>MLA</ins><del>dot</del> <ins>two</ins><del>product</del> <ins>sources</ins><del>four registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>off2</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>op</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins><del>op</del></th><th class="bitfields" colspan="" rowspan=""><ins>S</ins></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzv.html unchanged"><ins>SMLAL (multiple and single vector)</ins></span><span class="brokenlink" title="file fdot_za_zzv.html unchanged"><del>FDOT (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzv.html unchanged"><ins>SMLSL (multiple and single vector)</ins></span><span class="brokenlink" title="file bfdot_za_zzv.html unchanged"><del>BFDOT (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzv.html unchanged"><ins>UMLAL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzv.html unchanged"><ins>UMLSL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_mla_long_sm"><a id="mortlach_multi1_zz_za_mla_long_sm"/><h3 class="iclass">SME2 <ins>multiple</ins><del>single-multi</del> <ins>and</ins><del>mixed</del> <ins>single</ins><del>dot</del> <ins>vector</ins><del>product</del> <ins>long</ins><del>four</del> <ins>MLA one source</ins><del>registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan=""><ins>S</ins></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzv.html unchanged"><ins>SMLAL (multiple and single vector)</ins></span><span class="brokenlink" title="file usdot_za_zzv.html unchanged"><del>USDOT (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzv.html unchanged"><ins>SMLSL (multiple and single vector)</ins></span><span class="brokenlink" title="file sudot_za_zzv.html unchanged"><del>SUDOT (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzv.html unchanged"><ins>UMLAL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzv.html unchanged"><ins>UMLSL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_2way_dot_sm"><a id="mortlach_multi2_z_za_2way_dot_sm"/><h3 class="iclass">SME2 single-multi <ins>two-way</ins><del>long</del> <ins>dot</ins><del>MLA</del> <ins>product </ins>two <ins>registers</ins><del>sources</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>off2</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_2way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzv.html unchanged"><ins>SDOT (2-way, multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzv.html unchanged"><ins>UDOT (2-way, multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>U</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzv.html unchanged"><del>SMLAL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzv.html unchanged"><del>SMLSL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzv.html unchanged"><del>UMLAL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzv.html unchanged"><del>UMLSL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_sm"><a id="mortlach_multi4_zz_za_mla_long_sm"/><h3 class="iclass">SME2 <ins>single-multi</ins><del>multiple</del> <del>and single vector </del>long MLA <ins>four</ins><del>one</del> <ins>sources</ins><del>source</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r"><ins>1</ins><del>0</del></td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r"><ins>0</ins><del>1</del></td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">S</td><td class="lr"><ins>0</ins><del>off3</del></td><td class="lr" colspan="2"><ins>off2</ins></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzv.html unchanged">SMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzv.html unchanged">SMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzv.html unchanged">UMLAL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzv.html unchanged">UMLSL (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_2way_dot_sm"><a id="mortlach_multi4_z_za_2way_dot_sm"/><h3 class="iclass">SME2 single-multi two-way dot product <ins>four</ins><del>two</del> registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r"><ins>1</ins><del>0</del></td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_2way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzv.html unchanged">SDOT (2-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzv.html unchanged">UDOT (2-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_long_sm"><a id="mortlach_multi2_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 single-multi long <ins>long </ins>MLA <ins>two</ins><del>four</del> sources</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>op</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>o1</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>off2</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>sz</ins></th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan=""><ins>op</ins></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged"><ins>SMLALL (multiple and single vector)</ins></span><span class="brokenlink" title="file smlal_za_zzv.html unchanged"><del>SMLAL (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged"><ins>SMLSLL (multiple and single vector)</ins></span><span class="brokenlink" title="file smlsl_za_zzv.html unchanged"><del>SMLSL (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged"><ins>UMLALL (multiple and single vector)</ins></span><span class="brokenlink" title="file umlal_za_zzv.html unchanged"><del>UMLAL (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged"><ins>UMLSLL (multiple and single vector)</ins></span><span class="brokenlink" title="file umlsl_za_zzv.html unchanged"><del>UMLSL (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged"><ins>USMLALL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzv.html unchanged"><ins>SUMLALL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi1_zz_za_mla_long_long_sm"><a id="mortlach_multi1_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 <ins>multiple</ins><del>single-multi</del> <ins>and</ins><del>two-way</del> <ins>single</ins><del>dot</del> <ins>vector</ins><del>product</del> <ins>long</ins><del>four</del> <ins>long FMA one source</ins><del>registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>op</ins></td><td class="lr" colspan="2"><ins>off2</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>sz</ins></th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan=""><ins>S</ins></th><th class="bitfields" colspan="" rowspan=""><ins>op</ins></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged"><ins>SMLALL (multiple and single vector)</ins></span><span class="brokenlink" title="file sdot_za32_zzv.html unchanged"><del>SDOT (2-way, multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged"><ins>SMLSLL (multiple and single vector)</ins></span><span class="brokenlink" title="file udot_za32_zzv.html unchanged"><del>UDOT (2-way, multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged"><ins>UMLALL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged"><ins>UMLSLL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged"><ins>USMLALL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_fpdot_sm"><a id="mortlach_multi2_z_za_fpdot_sm"/><h3 class="iclass">SME2 single-multi <ins>FP</ins><del>long</del> <ins>dot</ins><del>long</del> <ins>product</ins><del>MLA</del> two <ins>registers</ins><del>sources</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>op</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr" colspan="2"><ins>opc2</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>op</del></td><td class="lr"><del>0</del></td><td class="lr"><del>o1</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_fpdot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>op</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc2</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzv.html unchanged"><ins>FDOT (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzv.html unchanged"><ins>BFDOT (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>sz</del></th><th class="bitfields" colspan="" rowspan=""><del>U</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th><th class="bitfields" colspan="" rowspan=""><del>op</del></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged"><del>SMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged"><del>SMLSLL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged"><del>UMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged"><del>UMLSLL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged"><del>USMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzv.html unchanged"><del>SUMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_4way_dot_sm"><a id="mortlach_multi2_z_za_4way_dot_sm"/><h3 class="iclass">SME2 <ins>single-multi</ins><del>multiple</del> <ins>four-way</ins><del>and</del> <ins>dot</ins><del>single</del> <ins>product</ins><del>vector</del> <ins>two</ins><del>long</del> <ins>registers</ins><del>long FMA one source</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>op</del></td><td class="lr" colspan="2"><del>off2</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_4way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzv.html unchanged"><ins>SDOT (4-way, multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file udot_za_zzv.html unchanged"><ins>UDOT (4-way, multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi1_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>sz</del></th><th class="bitfields" colspan="" rowspan=""><del>U</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th><th class="bitfields" colspan="" rowspan=""><del>op</del></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged"><del>SMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged"><del>SMLSLL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged"><del>UMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged"><del>UMLSLL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged"><del>USMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_float_sm"><a id="mortlach_multi2_zz_za_float_sm"/><h3 class="iclass">SME2 single-multi <ins>ternary</ins><del>four-way</del> <ins>FP</ins><del>dot product</del> two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>S</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_float_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>S</ins><del>U</del></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzv.html unchanged"><ins>FMLA (multiple and single vector)</ins></span><span class="brokenlink" title="file sdot_za_zzv.html unchanged"><del>SDOT (4-way, multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzv.html unchanged"><ins>FMLS (multiple and single vector)</ins></span><span class="brokenlink" title="file udot_za_zzv.html unchanged"><del>UDOT (4-way, multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_int_sm"><a id="mortlach_multi2_zz_za_int_sm"/><h3 class="iclass">SME2 single-multi ternary <ins>int</ins><del>FP</del> two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr"><ins>1</ins><del>0</del></td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_int_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zzv.html unchanged"><ins>ADD (array results, multiple and single vector)</ins></span><span class="brokenlink" title="file fmla_za_zzv.html unchanged"><del>FMLA (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zzv.html unchanged"><ins>SUB (array results, multiple and single vector)</ins></span><span class="brokenlink" title="file fmls_za_zzv.html unchanged"><del>FMLS (multiple and single vector)</del></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_f16_sm"><a id="mortlach_multi2_zz_za_f16_sm"/><h3 class="iclass">SME2 single-multi ternary <ins>FP16</ins><del>int</del> two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>S</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>1</del></td><td class="lr"><del>S</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_f16_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>sz</ins></th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzv.html unchanged"><ins>FMLA (multiple and single vector)</ins></span><span class="brokenlink" title="file add_za_zzv.html unchanged"><del>ADD (array results, multiple and single vector)</del></span></td><td><ins>FEAT_SME_F16F16</ins><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzv.html unchanged"><ins>FMLS (multiple and single vector)</ins></span><span class="brokenlink" title="file sub_za_zzv.html unchanged"><del>SUB (array results, multiple and single vector)</del></span></td><td><ins>FEAT_SME_F16F16</ins><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzv.html unchanged"><ins>BFMLA (multiple and single vector)</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzv.html unchanged"><ins>BFMLS (multiple and single vector)</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_long_sm"><a id="mortlach_multi4_zz_za_mla_long_long_sm"/><h3 class="iclass">SME2 single-multi <ins>long</ins><del>ternary</del> <ins>long</ins><del>FP16</del> <ins>MLA</ins><del>two</del> <ins>four sources</ins><del>registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>op</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>o1</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>0</del></td><td class="lr"><del>S</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan=""><ins>op</ins></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged"><ins>SMLALL (multiple and single vector)</ins></span><span class="brokenlink" title="file fmla_za_zzv.html unchanged"><del>FMLA (multiple and single vector)</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged"><ins>SMLSLL (multiple and single vector)</ins></span><span class="brokenlink" title="file fmls_za_zzv.html unchanged"><del>FMLS (multiple and single vector)</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged"><ins>UMLALL (multiple and single vector)</ins></span><span class="brokenlink" title="file bfmla_za_zzv.html unchanged"><del>BFMLA (multiple and single vector)</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_B16B16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged"><ins>UMLSLL (multiple and single vector)</ins></span><span class="brokenlink" title="file bfmls_za_zzv.html unchanged"><del>BFMLS (multiple and single vector)</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_B16B16</del></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged"><ins>USMLALL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzv.html unchanged"><ins>SUMLALL (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_fpdot_sm"><a id="mortlach_multi4_z_za_fpdot_sm"/><h3 class="iclass">SME2 single-multi <ins>FP</ins><del>long</del> <ins>dot</ins><del>long</del> <ins>product</ins><del>MLA</del> four <ins>registers</ins><del>sources</del></h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>op</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr" colspan="2"><ins>opc2</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>op</del></td><td class="lr"><del>0</del></td><td class="lr"><del>o1</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_fpdot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>op</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc2</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzv.html unchanged"><ins>FDOT (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzv.html unchanged"><ins>BFDOT (multiple and single vector)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_long_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>sz</del></th><th class="bitfields" colspan="" rowspan=""><del>U</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th><th class="bitfields" colspan="" rowspan=""><del>op</del></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzv.html unchanged"><del>SMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzv.html unchanged"><del>SMLSLL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzv.html unchanged"><del>UMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzv.html unchanged"><del>UMLSLL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzv.html unchanged"><del>USMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file sumlall_za_zzv.html unchanged"><del>SUMLALL (multiple and single vector)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_4way_dot_sm"><a id="mortlach_multi4_z_za_4way_dot_sm"/><h3 class="iclass">SME2 single-multi four-way dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_4way_dot_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzv.html unchanged">SDOT (4-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzv.html unchanged">UDOT (4-way, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_float_sm"><a id="mortlach_multi4_zz_za_float_sm"/><h3 class="iclass">SME2 single-multi ternary FP four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_float_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzv.html unchanged">FMLA (multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzv.html unchanged">FMLS (multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_int_sm"><a id="mortlach_multi4_zz_za_int_sm"/><h3 class="iclass">SME2 single-multi ternary int four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_int_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zzv.html unchanged">ADD (array results, multiple and single vector)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zzv.html unchanged">SUB (array results, multiple and single vector)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_f16_sm"><a id="mortlach_multi4_zz_za_f16_sm"/><h3 class="iclass">SME2 single-multi ternary FP16 four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_1">SME2 Multi-vector - Multiple and Single Array Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="lr">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_f16_sm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzv.html unchanged">FMLA (multiple and single vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzv.html unchanged">FMLS (multiple and single vector)</span></td><td>FEAT_SME_F16F16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzv.html unchanged">BFMLA (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzv.html unchanged">BFMLS (multiple and single vector)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_2a"/>SME2 Multi-vector - Multiple Array Vectors (Two registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">110000011</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2">00</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="4"/><td class="lr" colspan="5">op4</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="bitfield">
              0xx0x
            </td><td class="iformname"><a href="#mortlach_multi2_zz_za_fma_long_mm">SME2 multiple vectors long FMA two sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>101</ins><del>100</del></td><td class="bitfield"><ins>001xx</ins><del>0x0xx</del></td><td class="iformname"><span class="brokenlink" title="file usdot_za_zzw.html unchanged"><ins>USDOT (multiple vectors)</ins></span><a href="#mortlach_multi2_z_za_fpdot_mm"><del>SME2 multiple vectors FP dot product two registers</del></a><ins>
                      —
                      </ins><span class="brokenlink" title="file usdot_za_zzw.html unchanged"><ins>Two ZA single-vectors</ins></span></td><td><ins>FEAT_SME2</ins><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              101
            </td><td class="bitfield"><ins>011xx</ins><del>001xx</del></td><td class="iformname"><span class="brokenlink" title="file usdot_za_zzw.html unchanged"><del>USDOT (multiple vectors)</del></span><ins>UNALLOCATED</ins><del>—</del><span class="brokenlink" title="file usdot_za_zzw.html unchanged"><del>Two ZA single-vectors</del></span></td><td><ins>-</ins><del>FEAT_SME2</del></td></tr><tr class="instructiontable"><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>010</ins><del>101</del></td><td class="bitfield"><ins>0xx0x</ins><del>011xx</del></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi2_zz_za_mla_long_mm"><ins>SME2 multiple vectors long MLA two sources</ins></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>101</ins><del>010</del></td><td class="bitfield"><ins>0x1xx</ins><del>0xx0x</del></td><td class="iformname"><a href="#mortlach_multi2_z_za_2way_dot_mm"><ins>SME2 multiple vectors two-way dot product two registers</ins></a><a href="#mortlach_multi2_zz_za_mla_long_mm"><del>SME2 multiple vectors long MLA two sources</del></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              111
            </ins></td><td class="bitfield"><ins>
              00xxx
            </ins></td><td class="iformname"><a href="#mortlach_multi2_z_za_float_mm"><ins>SME2 multiple vectors binary FP two registers</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              100
            </del></td><td class="bitfield"><del>
              0x0xx
            </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              111
            </ins></td><td class="bitfield"><ins>
              01xxx
            </ins></td><td class="iformname"><a href="#mortlach_multi2_z_za_int_mm"><ins>SME2 multiple vectors binary int two registers</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              101
            </del></td><td class="bitfield"><del>
              0x1xx
            </del></td><td class="iformname"><a href="#mortlach_multi2_z_za_2way_dot_mm"><del>SME2 multiple vectors two-way dot product two registers</del></a></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>10</ins><del>00</del></td><td class="bitfield">
              111
            </td><td class="bitfield">
              00xxx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_f16_mm"><ins>SME2 multiple vectors binary FP16 two registers</ins></a><a href="#mortlach_multi2_z_za_float_mm"><del>SME2 multiple vectors binary FP two registers</del></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>10</ins><del>00</del></td><td class="bitfield">
              111
            </td><td class="bitfield">
              01xxx
            </td><td class="iformname"><a href="#mortlach_multi2_z_za_int_mm"><del>SME2 multiple vectors binary int two registers</del></a><ins>UNALLOCATED</ins></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>x0</ins><del>10</del></td><td class="bitfield"><ins>11x</ins><del>111</del></td><td class="bitfield"><ins>1xxxx</ins><del>00xxx</del></td><td class="iformname"><a href="#mortlach_multi2_z_za_f16_mm"><del>SME2 multiple vectors binary FP16 two registers</del></a><ins>UNALLOCATED</ins></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>x1</ins><del>10</del></td><td class="bitfield"><ins>110</ins><del>111</del></td><td class="bitfield"><ins>1xxxx</ins><del>01xxx</del></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>x1</ins><del>x0</del></td><td class="bitfield"><ins>111</ins><del>1xx</del></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>!= </ins>00
            </td><td class="bitfield"></td><td class="bitfield"><ins>110</ins><del>10x</del></td><td class="bitfield">
              1xxxx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>!= </ins>00
            </td><td class="bitfield"></td><td class="bitfield"><ins>111</ins><del>110</del></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              0xxx0
            </ins></td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_long_mm"><ins>SME2 multiple vectors long long MLA two sources</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              x1
            </del></td><td class="bitfield"><del>
              111
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              0xxx1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              10x
            </del></td><td class="bitfield"><del>
              1xxxx
            </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              010
            </ins></td><td class="bitfield"><ins>
              0xx1x
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              1xxxx
            </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              0x0
            </ins></td><td class="bitfield"><ins>
              1xxxx
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              111
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              0x1
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              000
            </del></td><td class="bitfield"><del>
              0xxx0
            </del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_mla_long_long_mm"><del>SME2 multiple vectors long long MLA two sources</del></a></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>100</ins><del>000</del></td><td class="bitfield"><ins>0x1xx</ins><del>0xxx1</del></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi2_zz_za_f16_mm"><ins>SME2 multiple vectors ternary FP16 two registers</ins></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>100</ins><del>010</del></td><td class="bitfield"><ins>1x1xx</ins><del>0xx1x</del></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>100</ins><del>0x0</del></td><td class="bitfield"><ins>xx0xx</ins><del>1xxxx</del></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi2_z_za_fpdot_mm"><ins>SME2 multiple vectors FP dot product two registers</ins></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              0x0xx
            </ins></td><td class="iformname"><a href="#mortlach_multi2_z_za_4way_dot_mm"><ins>SME2 multiple vectors four-way dot product two registers</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              0x1
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>101</ins><del>100</del></td><td class="bitfield"><ins>1xxxx</ins><del>0x1xx</del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_f16_mm"><del>SME2 multiple vectors ternary FP16 two registers</del></a><ins>UNALLOCATED</ins></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>110</ins><del>101</del></td><td class="bitfield"><ins>00xxx</ins><del>0x0xx</del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_float_mm"><ins>SME2 multiple vectors ternary FP two registers</ins></a><a href="#mortlach_multi2_z_za_4way_dot_mm"><del>SME2 multiple vectors four-way dot product two registers</del></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="bitfield"><ins>01xxx</ins><del>00xxx</del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_int_mm"><ins>SME2 multiple vectors ternary int two registers</ins></a><a href="#mortlach_multi2_zz_za_float_mm"><del>SME2 multiple vectors ternary FP two registers</del></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              01xxx
            </del></td><td class="iformname"><a href="#mortlach_multi2_zz_za_int_mm"><del>SME2 multiple vectors ternary int two registers</del></a></td><td><del>-</del></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_fma_long_mm"><a id="mortlach_multi2_zz_za_fma_long_mm"/><h3 class="iclass">SME2 multiple vectors long FMA two sources</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_fma_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzw.html unchanged">FMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzw.html unchanged">FMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzw.html unchanged">BFMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzw.html unchanged">BFMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_mm"><a id="mortlach_multi2_zz_za_mla_long_mm"/><h3 class="iclass">SME2 multiple vectors <ins>long</ins><del>FP</del> <ins>MLA</ins><del>dot</del> <del>product </del>two <ins>sources</ins><del>registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zn</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>off2</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zn</del></td><td class="lr"><del>0</del></td><td class="lr"><del>op</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins><del>op</del></th><th class="bitfields" colspan="" rowspan=""><ins>S</ins></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzw.html unchanged"><ins>SMLAL (multiple vectors)</ins></span><span class="brokenlink" title="file fdot_za_zzw.html unchanged"><del>FDOT (multiple vectors)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzw.html unchanged"><ins>SMLSL (multiple vectors)</ins></span><span class="brokenlink" title="file bfdot_za_zzw.html unchanged"><del>BFDOT (multiple vectors)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzw.html unchanged"><ins>UMLAL (multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzw.html unchanged"><ins>UMLSL (multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_2way_dot_mm"><a id="mortlach_multi2_z_za_2way_dot_mm"/><h3 class="iclass">SME2 multiple vectors <ins>two-way</ins><del>long</del> <ins>dot</ins><del>MLA</del> <ins>product </ins>two <ins>registers</ins><del>sources</del></h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zn</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zn</del></td><td class="lr"><del>0</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>off2</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_2way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzw.html unchanged"><ins>SDOT (2-way, multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzw.html unchanged"><ins>UDOT (2-way, multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>U</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzw.html unchanged"><del>SMLAL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzw.html unchanged"><del>SMLSL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzw.html unchanged"><del>UMLAL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzw.html unchanged"><del>UMLSL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_float_mm"><a id="mortlach_multi2_z_za_float_mm"/><h3 class="iclass">SME2 multiple vectors <ins>binary</ins><del>two-way</del> <ins>FP</ins><del>dot product</del> two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>S</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zn</del></td><td class="lr"><del>0</del></td><td class="lr"><del>U</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>S</ins><del>U</del></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fadd_za_zw.html unchanged"><ins>FADD</ins></span><span class="brokenlink" title="file sdot_za32_zzw.html unchanged"><del>SDOT (2-way, multiple vectors)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fsub_za_zw.html unchanged"><ins>FSUB</ins></span><span class="brokenlink" title="file udot_za32_zzw.html unchanged"><del>UDOT (2-way, multiple vectors)</del></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_int_mm"><a id="mortlach_multi2_z_za_int_mm"/><h3 class="iclass">SME2 multiple vectors binary <ins>int</ins><del>FP</del> two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r"><ins>1</ins><del>0</del></td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zw.html unchanged"><ins>ADD (array accumulators)</ins></span><span class="brokenlink" title="file fadd_za_zw.html unchanged"><del>FADD</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zw.html unchanged"><ins>SUB (array accumulators)</ins></span><span class="brokenlink" title="file fsub_za_zw.html unchanged"><del>FSUB</del></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_f16_mm"><a id="mortlach_multi2_z_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors binary <ins>FP16</ins><del>int</del> two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>S</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="l"><del>0</del></td><td class="r"><del>1</del></td><td class="lr"><del>S</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>sz</ins></th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file fadd_za_zw.html unchanged"><ins>FADD</ins></span><span class="brokenlink" title="file add_za_zw.html unchanged"><del>ADD (array accumulators)</del></span></td><td><ins>FEAT_SME_F16F16</ins><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fsub_za_zw.html unchanged"><ins>FSUB</ins></span><span class="brokenlink" title="file sub_za_zw.html unchanged"><del>SUB (array accumulators)</del></span></td><td><ins>FEAT_SME_F16F16</ins><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file bfadd_za_zw.html unchanged"><ins>BFADD</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file bfsub_za_zw.html unchanged"><ins>BFSUB</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_mla_long_long_mm"><a id="mortlach_multi2_zz_za_mla_long_long_mm"/><h3 class="iclass">SME2 multiple vectors <ins>long</ins><del>binary</del> <ins>long</ins><del>FP16</del> <ins>MLA </ins>two <ins>sources</ins><del>registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>sz</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zn</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>op</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>o1</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>S</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan=""><ins>op</ins></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzw.html unchanged"><ins>SMLALL (multiple vectors)</ins></span><span class="brokenlink" title="file fadd_za_zw.html unchanged"><del>FADD</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzw.html unchanged"><ins>SMLSLL (multiple vectors)</ins></span><span class="brokenlink" title="file fsub_za_zw.html unchanged"><del>FSUB</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzw.html unchanged"><ins>UMLALL (multiple vectors)</ins></span><span class="brokenlink" title="file bfadd_za_zw.html unchanged"><del>BFADD</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_B16B16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzw.html unchanged"><ins>UMLSLL (multiple vectors)</ins></span><span class="brokenlink" title="file bfsub_za_zw.html unchanged"><del>BFSUB</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_B16B16</del></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzw.html unchanged"><ins>USMLALL (multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_f16_mm"><a id="mortlach_multi2_zz_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors <ins>ternary</ins><del>long</del> <ins>FP16</ins><del>long</del> <del>MLA </del>two <ins>registers</ins><del>sources</del></h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>sz</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zn</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>sz</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zn</del></td><td class="lr"><del>0</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>op</del></td><td class="lr"><del>0</del></td><td class="lr"><del>o1</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>sz</ins></th><th class="bitfields" colspan="" rowspan=""><ins>S</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzw.html unchanged"><ins>FMLA (multiple vectors)</ins></span></td><td><ins>FEAT_SME_F16F16</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzw.html unchanged"><ins>FMLS (multiple vectors)</ins></span></td><td><ins>FEAT_SME_F16F16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzw.html unchanged"><ins>BFMLA (multiple vectors)</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzw.html unchanged"><ins>BFMLS (multiple vectors)</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_mla_long_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>sz</del></th><th class="bitfields" colspan="" rowspan=""><del>U</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th><th class="bitfields" colspan="" rowspan=""><del>op</del></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzw.html unchanged"><del>SMLALL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzw.html unchanged"><del>SMLSLL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzw.html unchanged"><del>UMLALL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzw.html unchanged"><del>UMLSLL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzw.html unchanged"><del>USMLALL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_fpdot_mm"><a id="mortlach_multi2_z_za_fpdot_mm"/><h3 class="iclass">SME2 multiple vectors <ins>FP</ins><del>ternary</del> <ins>dot product</ins><del>FP16</del> two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>op</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="4"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="4"><ins>Zn</ins></td><td class="lr" colspan="2"><ins>opc2</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>sz</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="4"><del>Zm</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="4"><del>Zn</del></td><td class="lr"><del>0</del></td><td class="lr"><del>S</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_fpdot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>op</ins><del>sz</del></th><th class="bitfields" colspan="" rowspan=""><ins>opc2</ins><del>S</del></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>00</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzw.html unchanged"><ins>FDOT (multiple vectors)</ins></span><span class="brokenlink" title="file fmla_za_zzw.html unchanged"><del>FMLA (multiple vectors)</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>01</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzw.html unchanged"><ins>BFDOT (multiple vectors)</ins></span><span class="brokenlink" title="file fmls_za_zzw.html unchanged"><del>FMLS (multiple vectors)</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>01</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzw.html unchanged"><del>BFMLA (multiple vectors)</del></span><ins>UNALLOCATED</ins></td><td><ins>-</ins><del>FEAT_B16B16</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>1x</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzw.html unchanged"><del>BFMLS (multiple vectors)</del></span><ins>UNALLOCATED</ins></td><td><ins>-</ins><del>FEAT_B16B16</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_z_za_4way_dot_mm"><a id="mortlach_multi2_z_za_4way_dot_mm"/><h3 class="iclass">SME2 multiple vectors four-way dot product two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_z_za_4way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzw.html unchanged">SDOT (4-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzw.html unchanged">UDOT (4-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_float_mm"><a id="mortlach_multi2_zz_za_float_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzw.html unchanged">FMLA (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzw.html unchanged">FMLS (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi2_zz_za_int_mm"><a id="mortlach_multi2_zz_za_int_mm"/><h3 class="iclass">SME2 multiple vectors ternary int two registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2a">SME2 Multi-vector - Multiple Array Vectors (Two registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="4">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">Zn</td><td class="l">0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi2_zz_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zzw.html unchanged">ADD (array results, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zzw.html unchanged">SUB (array results, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_multi_array_2b"/>SME2 Multi-vector - Multiple Array Vectors (Four registers)</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">110000011</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="2">10</td><td class="lr" colspan="2"/><td class="lr" colspan="3">op3</td><td class="lr" colspan="3"/><td class="lr" colspan="2">op4</td><td class="lr" colspan="4">op5</td><td class="lr" colspan="1"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              010
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              xx0x
            </td><td class="iformname"><a href="#mortlach_multi4_zz_za_fma_long_mm">SME2 multiple vectors long FMA four sources</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>101</ins><del>100</del></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>01xx</ins><del>x0xx</del></td><td class="iformname"><span class="brokenlink" title="file usdot_za_zzw.html unchanged"><ins>USDOT (multiple vectors)</ins></span><a href="#mortlach_multi4_z_za_fpdot_mm"><del>SME2 multiple vectors FP dot product four registers</del></a><ins>
                      —
                      </ins><span class="brokenlink" title="file usdot_za_zzw.html unchanged"><ins>Four ZA single-vectors</ins></span></td><td><ins>FEAT_SME2</ins><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>11xx</ins><del>01xx</del></td><td class="iformname"><span class="brokenlink" title="file usdot_za_zzw.html unchanged"><del>USDOT (multiple vectors)</del></span><ins>UNALLOCATED</ins><del>—</del><span class="brokenlink" title="file usdot_za_zzw.html unchanged"><del>Four ZA single-vectors</del></span></td><td><ins>-</ins><del>FEAT_SME2</del></td></tr><tr class="instructiontable"><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>010</ins><del>101</del></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>xx0x</ins><del>11xx</del></td><td class="iformname"><del>UNALLOCATED</del><a href="#mortlach_multi4_zz_za_mla_long_mm"><ins>SME2 multiple vectors long MLA four sources</ins></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>101</ins><del>010</del></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>x1xx</ins><del>xx0x</del></td><td class="iformname"><a href="#mortlach_multi4_z_za_2way_dot_mm"><ins>SME2 multiple vectors two-way dot product four registers</ins></a><a href="#mortlach_multi4_zz_za_mla_long_mm"><del>SME2 multiple vectors long MLA four sources</del></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              111
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              0xxx
            </ins></td><td class="iformname"><a href="#mortlach_multi4_z_za_float_mm"><ins>SME2 multiple vectors binary FP four registers</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              100
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              x0xx
            </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              111
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              1xxx
            </ins></td><td class="iformname"><a href="#mortlach_multi4_z_za_int_mm"><ins>SME2 multiple vectors binary int four registers</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              101
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              x1xx
            </del></td><td class="iformname"><a href="#mortlach_multi4_z_za_2way_dot_mm"><del>SME2 multiple vectors two-way dot product four registers</del></a></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>10</ins><del>00</del></td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_f16_mm"><ins>SME2 multiple vectors binary FP16 four registers</ins></a><a href="#mortlach_multi4_z_za_float_mm"><del>SME2 multiple vectors binary FP four registers</del></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>10</ins><del>00</del></td><td class="bitfield">
              111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_int_mm"><del>SME2 multiple vectors binary int four registers</del></a><ins>UNALLOCATED</ins></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              11x
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              10
            </del></td><td class="bitfield"><del>
              111
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              0xxx
            </del></td><td class="iformname"><a href="#mortlach_multi4_z_za_f16_mm"><del>SME2 multiple vectors binary FP16 four registers</del></a></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>x0</ins><del>10</del></td><td class="bitfield"><ins>1xx</ins><del>111</del></td><td class="bitfield"><ins>1x</ins><del>00</del></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
              != 00
            </ins></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              10x
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              1xx
            </del></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>110</ins><del>10x</del></td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>110</ins><del>10x</del></td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>111</ins><del>110</del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              xxx0
            </ins></td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_long_mm"><ins>SME2 multiple vectors long long MLA four sources</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              1x
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              000
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              xxx1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              111
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>010</ins><del>000</del></td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>xx1x</ins><del>xxx0</del></td><td class="iformname"><a href="#mortlach_multi4_zz_za_mla_long_long_mm"><del>SME2 multiple vectors long long MLA four sources</del></a><ins>UNALLOCATED</ins></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>0x0</ins><del>000</del></td><td class="bitfield"><ins>!= </ins>00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>0x1</ins><del>010</del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              100
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              x1xx
            </ins></td><td class="iformname"><a href="#mortlach_multi4_zz_za_f16_mm"><ins>SME2 multiple vectors ternary FP16 four registers</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              0x0
            </del></td><td class="bitfield"><del>
              != 00
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"><ins>100</ins><del>0x1</del></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"><ins>
              x1xx
            </ins></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              100
            </td><td class="bitfield"><ins>0x</ins><del>00</del></td><td class="bitfield"><ins>x0xx</ins><del>x1xx</del></td><td class="iformname"><a href="#mortlach_multi4_z_za_fpdot_mm"><ins>SME2 multiple vectors FP dot product four registers</ins></a><a href="#mortlach_multi4_zz_za_f16_mm"><del>SME2 multiple vectors ternary FP16 four registers</del></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              101
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x0xx
            </td><td class="iformname"><a href="#mortlach_multi4_z_za_4way_dot_mm">SME2 multiple vectors four-way dot product four registers</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              101
            </ins></td><td class="bitfield"><ins>
              01
            </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              x0
            </del></td><td class="bitfield"><del>
              110
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="bitfield"><del>
              0xxx
            </del></td><td class="iformname"><a href="#mortlach_multi4_zz_za_float_mm"><del>SME2 multiple vectors ternary FP four registers</del></a></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield"><ins>0xxx</ins><del>1xxx</del></td><td class="iformname"><a href="#mortlach_multi4_zz_za_float_mm"><ins>SME2 multiple vectors ternary FP four registers</ins></a><a href="#mortlach_multi4_zz_za_int_mm"><del>SME2 multiple vectors ternary int four registers</del></a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              x0
            </ins></td><td class="bitfield"><ins>
              110
            </ins></td><td class="bitfield"><ins>
              00
            </ins></td><td class="bitfield"><ins>
              1xxx
            </ins></td><td class="iformname"><a href="#mortlach_multi4_zz_za_int_mm"><ins>SME2 multiple vectors ternary int four registers</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>
              x1
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>
              x1
            </ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_fma_long_mm"><a id="mortlach_multi4_zz_za_fma_long_mm"/><h3 class="iclass">SME2 multiple vectors long FMA four sources</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">0</td><td class="lr" colspan="2">off2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_fma_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlal_za_zzw.html unchanged">FMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlsl_za_zzw.html unchanged">FMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlal_za_zzw.html unchanged">BFMLAL (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlsl_za_zzw.html unchanged">BFMLSL (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_mm"><a id="mortlach_multi4_zz_za_mla_long_mm"/><h3 class="iclass">SME2 multiple vectors <ins>long</ins><del>FP</del> <ins>MLA</ins><del>dot</del> <del>product </del>four <ins>sources</ins><del>registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="3"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="3"><ins>Zn</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>off2</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="3"><del>Zm</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="3"><del>Zn</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>op</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins><del>op</del></th><th class="bitfields" colspan="" rowspan=""><ins>S</ins></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzw.html unchanged"><ins>SMLAL (multiple vectors)</ins></span><span class="brokenlink" title="file fdot_za_zzw.html unchanged"><del>FDOT (multiple vectors)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzw.html unchanged"><ins>SMLSL (multiple vectors)</ins></span><span class="brokenlink" title="file bfdot_za_zzw.html unchanged"><del>BFDOT (multiple vectors)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzw.html unchanged"><ins>UMLAL (multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzw.html unchanged"><ins>UMLSL (multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_2way_dot_mm"><a id="mortlach_multi4_z_za_2way_dot_mm"/><h3 class="iclass">SME2 multiple vectors <ins>two-way</ins><del>long</del> <ins>dot</ins><del>MLA</del> <ins>product </ins>four <ins>registers</ins><del>sources</del></h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="3"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="3"><ins>Zn</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="3"><del>Zm</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="3"><del>Zn</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="2"><del>off2</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_2way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file sdot_za32_zzw.html unchanged"><ins>SDOT (2-way, multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file udot_za32_zzw.html unchanged"><ins>UDOT (2-way, multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>U</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlal_za_zzw.html unchanged"><del>SMLAL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file smlsl_za_zzw.html unchanged"><del>SMLSL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlal_za_zzw.html unchanged"><del>UMLAL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file umlsl_za_zzw.html unchanged"><del>UMLSL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_float_mm"><a id="mortlach_multi4_z_za_float_mm"/><h3 class="iclass">SME2 multiple vectors <ins>binary</ins><del>two-way</del> <ins>FP</ins><del>dot product</del> four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="3"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>S</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="3"><del>Zm</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="3"><del>Zn</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>U</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>S</ins><del>U</del></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fadd_za_zw.html unchanged"><ins>FADD</ins></span><span class="brokenlink" title="file sdot_za32_zzw.html unchanged"><del>SDOT (2-way, multiple vectors)</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fsub_za_zw.html unchanged"><ins>FSUB</ins></span><span class="brokenlink" title="file udot_za32_zzw.html unchanged"><del>UDOT (2-way, multiple vectors)</del></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_int_mm"><a id="mortlach_multi4_z_za_int_mm"/><h3 class="iclass">SME2 multiple vectors binary <ins>int</ins><del>FP</del> four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>0</td><td class="r"><ins>1</ins><del>0</del></td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zw.html unchanged"><ins>ADD (array accumulators)</ins></span><span class="brokenlink" title="file fadd_za_zw.html unchanged"><del>FADD</del></span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zw.html unchanged"><ins>SUB (array accumulators)</ins></span><span class="brokenlink" title="file fsub_za_zw.html unchanged"><del>FSUB</del></span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_f16_mm"><a id="mortlach_multi4_z_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors binary <ins>FP16</ins><del>int</del> four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>sz</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="3"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>S</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="3"><del>Zm</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr"><del>S</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>sz</ins></th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file fadd_za_zw.html unchanged"><ins>FADD</ins></span><span class="brokenlink" title="file add_za_zw.html unchanged"><del>ADD (array accumulators)</del></span></td><td><ins>FEAT_SME_F16F16</ins><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fsub_za_zw.html unchanged"><ins>FSUB</ins></span><span class="brokenlink" title="file sub_za_zw.html unchanged"><del>SUB (array accumulators)</del></span></td><td><ins>FEAT_SME_F16F16</ins><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file bfadd_za_zw.html unchanged"><ins>BFADD</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file bfsub_za_zw.html unchanged"><ins>BFSUB</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_mla_long_long_mm"><a id="mortlach_multi4_zz_za_mla_long_long_mm"/><h3 class="iclass">SME2 multiple vectors <ins>long</ins><del>binary</del> <ins>long</ins><del>FP16</del> <ins>MLA </ins>four <ins>sources</ins><del>registers</del></h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>sz</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="3"><ins>Zn</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>U</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>op</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>o1</ins></td></tr><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>sz</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="3"><del>Zm</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>S</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan=""><ins>U</ins></th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan=""><ins>op</ins></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzw.html unchanged"><ins>SMLALL (multiple vectors)</ins></span><span class="brokenlink" title="file fadd_za_zw.html unchanged"><del>FADD</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzw.html unchanged"><ins>SMLSLL (multiple vectors)</ins></span><span class="brokenlink" title="file fsub_za_zw.html unchanged"><del>FSUB</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzw.html unchanged"><ins>UMLALL (multiple vectors)</ins></span><span class="brokenlink" title="file bfadd_za_zw.html unchanged"><del>BFADD</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_B16B16</del></td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzw.html unchanged"><ins>UMLSLL (multiple vectors)</ins></span><span class="brokenlink" title="file bfsub_za_zw.html unchanged"><del>BFSUB</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_B16B16</del></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzw.html unchanged"><ins>USMLALL (multiple vectors)</ins></span></td><td><ins>FEAT_SME2</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_f16_mm"><a id="mortlach_multi4_zz_za_f16_mm"/><h3 class="iclass">SME2 multiple vectors <ins>ternary</ins><del>long</del> <ins>FP16</ins><del>long</del> <del>MLA </del>four <ins>registers</ins><del>sources</del></h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>sz</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="3"><ins>Zn</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>S</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>sz</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>Zm</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="3"><del>Zn</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>U</del></td><td class="lr"><del>S</del></td><td class="lr"><del>op</del></td><td class="lr"><del>0</del></td><td class="lr"><del>o1</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_f16_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>sz</ins></th><th class="bitfields" colspan="" rowspan=""><ins>S</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzw.html unchanged"><ins>FMLA (multiple vectors)</ins></span></td><td><ins>FEAT_SME_F16F16</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzw.html unchanged"><ins>FMLS (multiple vectors)</ins></span></td><td><ins>FEAT_SME_F16F16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzw.html unchanged"><ins>BFMLA (multiple vectors)</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzw.html unchanged"><ins>BFMLS (multiple vectors)</ins></span></td><td><ins>FEAT_B16B16</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_mla_long_long_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>sz</del></th><th class="bitfields" colspan="" rowspan=""><del>U</del></th><th class="bitfields" colspan="" rowspan=""><del>S</del></th><th class="bitfields" colspan="" rowspan=""><del>op</del></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlall_za_zzw.html unchanged"><del>SMLALL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file smlsll_za_zzw.html unchanged"><del>SMLSLL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlall_za_zzw.html unchanged"><del>UMLALL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file umlsll_za_zzw.html unchanged"><del>UMLSLL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file usmlall_za_zzw.html unchanged"><del>USMLALL (multiple vectors)</del></span></td><td><del>FEAT_SME2</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_fpdot_mm"><a id="mortlach_multi4_z_za_fpdot_mm"/><h3 class="iclass">SME2 multiple vectors <ins>FP</ins><del>ternary</del> <ins>dot product</ins><del>FP16</del> four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>op</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="3"><ins>Zm</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>Rv</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="3"><ins>Zn</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="2"><ins>opc2</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="3"><ins>off3</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>sz</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>Zm</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>Rv</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="3"><del>Zn</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>S</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="3"><del>off3</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_fpdot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>op</ins><del>sz</del></th><th class="bitfields" colspan="" rowspan=""><ins>opc2</ins><del>S</del></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>00</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file fdot_za_zzw.html unchanged"><ins>FDOT (multiple vectors)</ins></span><span class="brokenlink" title="file fmla_za_zzw.html unchanged"><del>FMLA (multiple vectors)</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield"><ins>01</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file bfdot_za_zzw.html unchanged"><ins>BFDOT (multiple vectors)</ins></span><span class="brokenlink" title="file fmls_za_zzw.html unchanged"><del>FMLS (multiple vectors)</del></span></td><td><ins>FEAT_SME2</ins><del>FEAT_SME_F16F16</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>01</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file bfmla_za_zzw.html unchanged"><del>BFMLA (multiple vectors)</del></span><ins>UNALLOCATED</ins></td><td><ins>-</ins><del>FEAT_B16B16</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>1x</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file bfmls_za_zzw.html unchanged"><del>BFMLS (multiple vectors)</del></span><ins>UNALLOCATED</ins></td><td><ins>-</ins><del>FEAT_B16B16</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_z_za_4way_dot_mm"><a id="mortlach_multi4_z_za_4way_dot_mm"/><h3 class="iclass">SME2 multiple vectors four-way dot product four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_z_za_4way_dot_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_za_zzw.html unchanged">SDOT (4-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_za_zzw.html unchanged">UDOT (4-way, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_float_mm"><a id="mortlach_multi4_zz_za_float_mm"/><h3 class="iclass">SME2 multiple vectors ternary FP four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_float_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_za_zzw.html unchanged">FMLA (multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_za_zzw.html unchanged">FMLS (multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_multi4_zz_za_int_mm"><a id="mortlach_multi4_zz_za_int_mm"/><h3 class="iclass">SME2 multiple vectors ternary int four registers</h3><p>These instructions are under <a href="#mortlach_multi_array_2b">SME2 Multi-vector - Multiple Array Vectors (Four registers)</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Zn</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">off3</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_multi4_zz_za_int_mm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_za_zzw.html unchanged">ADD (array results, multiple vectors)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sub_za_zzw.html unchanged">SUB (array results, multiple vectors)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="mortlach_mem"/>SME Memory</h2><div class="decode_navigation"><p>These instructions are under <a href="#sme">SME encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110000</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="5">op1</td><td class="lr">op2</td><td class="lr" colspan="5">op3</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op4</td><td class="lr" colspan="2"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_contig_load">SME load array vector (elements)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_contig_store">SME store array vector (elements)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx000
            </td><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#mortlach_ctxt_ldst">SME save and restore array</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx000
            </td><td class="bitfield">
              1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              xx!= 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#mortlach_zt_ldst">SME2 lookup table load/store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              00000
            </td><td class="bitfield">
              != 000
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 00000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              101x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              110x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><span class="brokenlink" title="file ld1q_za_p_rrr.html unchanged">LD1Q</span></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0xx
            </td><td class="iformname"><span class="brokenlink" title="file st1q_za_p_rrr.html unchanged">ST1Q</span></td><td>FEAT_SME</td></tr><tr class="instructiontable"><td class="bitfield">
              111x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-mortlach_contig_load"><a id="mortlach_contig_load"/><h3 class="iclass">SME load array vector (elements)</h3><p>These instructions are under <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_contig_load"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1b_za_p_rrr.html unchanged">LD1B (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1h_za_p_rrr.html unchanged">LD1H (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1w_za_p_rrr.html unchanged">LD1W (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1d_za_p_rrr.html unchanged">LD1D (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_contig_store"><a id="mortlach_contig_store"/><h3 class="iclass">SME store array vector (elements)</h3><p>These instructions are under <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr">V</td><td class="lr" colspan="2">Rs</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">opc</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_contig_store"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1b_za_p_rrr.html unchanged">ST1B (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1h_za_p_rrr.html unchanged">ST1H (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1w_za_p_rrr.html unchanged">ST1W (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_za_p_rrr.html unchanged">ST1D (scalar plus scalar, tile slice)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_ctxt_ldst"><a id="mortlach_ctxt_ldst"/><h3 class="iclass">SME save and restore array</h3><p>These instructions are under <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_ctxt_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ldr_za_ri.html unchanged">LDR (vector)</span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file str_za_ri.html unchanged">STR (vector)</span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-mortlach_zt_ldst"><a id="mortlach_zt_ldst"/><h3 class="iclass">SME2 lookup table load/store</h3><p>These instructions are under <a href="#mortlach_mem">SME Memory</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">opc</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="2">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mortlach_zt_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0xxxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x10xxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x110xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1110x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11110</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11111</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x11111</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldr_zt_br.html unchanged">LDR (ZT0)</span></td><td>FEAT_SME2</td></tr><tr><td class="bitfield">111111</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_zt_br.html unchanged">STR (ZT0)</span></td><td>FEAT_SME2</td></tr></tbody></table></div></div><hr/><h2><a id="sve"/>SVE encodings</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="4">0010</td><td class="lr" colspan="15">op1</td><td class="lr" colspan="5"/><td class="lr">op2</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxxx1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_red">SVE Integer Reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx0xxxxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_bin_cons_arit_0">SVE integer add/subtract vectors (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx0100xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_index">SVE Index Generation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx0101xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_alloca">SVE Stack Allocation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_arit_b">SVE2 Integer Multiply - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx1010xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_a">SVE address generation</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx1011xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            0xx1xxxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_countelt">SVE Element Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx00xxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_maskimm">SVE Bitwise Immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx01xxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_wideimm_pred">SVE Integer Wide Immediate - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001000
          </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="dup_z_zi.html">DUP (indexed)</a></span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_quads_a">SVE Permute Vector - Quadwords</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx00101x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_tbl_3src">SVE table lookup (three sources)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001100
          </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="tbl_z_zz.html">TBL</a></span>
                      —
                      <span class="goodlink"><a href="tbl_z_zz.html#tbl_z_zz_1">SVE</a></span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001101
          </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="tbxq_z_zz.html">TBXQ</a></span></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001110
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx001111
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx010xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_predicates">SVE Permute Predicate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_bin_perm_zz">SVE permute vector elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_pred">SVE Permute Vector - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            1xx1xxxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="sel_z_p_zz.html">SEL (vectors)</a></span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            10x1xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_extract">SVE Permute Vector - Extract</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            000
          </td><td class="bitfield">
            11x1xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_perm_inter_long">SVE Permute Vector - Segments</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            0xx0xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_cmpvec">SVE Integer Compare - Vectors</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            0xx1xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_ucmp_vi">SVE integer compare with unsigned immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx0xxxxxx0xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_scmp_vi">SVE integer compare with signed immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx00xxxx01xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_pred_log">SVE predicate logical operations</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx00xxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_b">SVE Propagate Break</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx01xxxx01xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_c">SVE Partition Break</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx01xxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_gen_d">SVE Predicate Misc</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxxx00xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxxx01xxxx
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#sve_int_pred_dup">SVE broadcast predicate element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxxx01xxxx
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx1xxxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx100xxx10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_count_a">SVE Predicate Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xxx1000xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xxx1001xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_pred_wrffr">SVE Write FFR</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx101xxx101xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            001
          </td><td class="bitfield">
            1xx11xxxx10xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_predicated">SVE2 Integer - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx11000x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_clamp">SVE integer clamp</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx1101xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx0xxxxx111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_binquads">SVE permute vector elements (quadwords)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xx1xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0x10xxxxx11001x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0000xxxxx11001x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_dot2">SVE two-way dot product</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0100xxxxx11001x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_dot2_by_indexed_elem">SVE two-way dot product (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxxx10xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_constructive">SVE Misc</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx0xxxxx11xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_acc">SVE2 Accumulate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_narrowing">SVE2 Narrowing</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_match">SVE2 character match</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_histseg">SVE2 Histogram Computation - Segment</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx110xxx
          </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="histcnt_z_p_zz.html">HISTCNT</a></span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xx1xxxxx111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_crypto">SVE2 Crypto Extensions</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0xxxxx0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fcmla_z_p_zzz.html unchanged">FCMLA (vectors)</span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00000x100xxx
          </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file fcadd_z_p_zz.html unchanged">FCADD</span></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00000x101xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00000x11xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00001x1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0001xx1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0010xx100xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0010xx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fcvt2">SVE floating-point convert precision odd elements</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0010xx11xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx001100100xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00110011xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx0011011xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx00111x1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_pairwise">SVE2 floating-point pairwise operations</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fast_redq">SVE floating-point recursive reduction (quadwords)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx010xxx11xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx011xxx1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx0000xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_by_indexed_elem">SVE floating-point multiply-add (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx0001xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fcmla_by_indexed_elem">SVE floating-point complex multiply-add (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx0010x0
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fmul_by_indexed_elem">SVE floating-point multiply (indexed)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx001001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_clamp">SVE FP clamp</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx001011
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx0011xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx01x0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_w_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx01x1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx10x00x
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_w">SVE Floating Point Widening Multiply-Add</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx10x01x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx10x1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx110xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx111000
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx111001
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fmmla">SVE floating point matrix multiply accumulate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx11101x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            0xx1xxxxx1111xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxxxx1xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_3op_p_pd">SVE floating-point compare vectors</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxxx000xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_3op_u_zd">SVE floating-point arithmetic (unpredicated)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxxx100xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx0xxxxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx000xxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fast_red">SVE floating-point recursive reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx001xxx0010xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx001xxx0011xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_unary_unpred">SVE Floating Point Unary Operations - Unpredicated</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx010xxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_cmpzero">SVE Floating Point Compare - with Zero</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx011xxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_slowreduce">SVE Floating Point Accumulating Reduction</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            011
          </td><td class="bitfield">
            1xx1xxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            100
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            101
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_memcld">SVE Memory - Contiguous Load</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem64">SVE Memory - 64-bit Gather</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx0x0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx001xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx011xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx1x0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx101xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_ss2">SVE Memory - Scatter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="bitfield">
            xxxxxxxxx111xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a></td><td>-</td></tr></table></div><hr/><h2><a id="sve_int_muladd_pred"/>SVE Integer Multiply-Add - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5"/><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_mlas_vvv_pred">SVE integer multiply-accumulate writing addend (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_mladdsub_vvv_pred">SVE integer multiply-add writing multiplicand (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mlas_vvv_pred"><a id="sve_int_mlas_vvv_pred"/><h3 class="iclass">SVE integer multiply-accumulate writing addend (predicated)</h3><p>These instructions are under <a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mlas_vvv_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mla_z_p_zzz.html">MLA (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mls_z_p_zzz.html">MLS (vectors)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_mladdsub_vvv_pred"><a id="sve_int_mladdsub_vvv_pred"/><h3 class="iclass">SVE integer multiply-add writing multiplicand (predicated)</h3><p>These instructions are under <a href="#sve_int_muladd_pred">SVE Integer Multiply-Add - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Za</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mladdsub_vvv_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mad_z_p_zzz.html">MAD</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="msb_z_p_zzz.html">MSB</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_bin"/>SVE Integer Binary Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">000</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_0">SVE integer add/subtract vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01x
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_1">SVE integer min/max/difference (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_bin_pred_arit_2">SVE integer multiply vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_int_bin_pred_div">SVE integer divide vectors (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_bin_pred_log">SVE bitwise logical operations (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_0"><a id="sve_int_bin_pred_arit_0"/><h3 class="iclass">SVE integer add/subtract vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="add_z_p_zz.html">ADD (vectors, predicated)</a></span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="sub_z_p_zz.html">SUB (vectors, predicated)</a></span></td></tr><tr><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="subr_z_p_zz.html">SUBR (vectors)</a></span></td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_1"><a id="sve_int_bin_pred_arit_1"/><h3 class="iclass">SVE integer min/max/difference (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smax_z_p_zz.html">SMAX (vectors)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umax_z_p_zz.html">UMAX (vectors)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smin_z_p_zz.html">SMIN (vectors)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umin_z_p_zz.html">UMIN (vectors)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sabd_z_p_zz.html">SABD</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uabd_z_p_zz.html">UABD</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_arit_2"><a id="sve_int_bin_pred_arit_2"/><h3 class="iclass">SVE integer multiply vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">H</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_arit_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mul_z_p_zz.html">MUL (vectors, predicated)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smulh_z_p_zz.html">SMULH (predicated)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umulh_z_p_zz.html">UMULH (predicated)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_div"><a id="sve_int_bin_pred_div"/><h3 class="iclass">SVE integer divide vectors (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">R</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdiv_z_p_zz.html unchanged">SDIV</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udiv_z_p_zz.html unchanged">UDIV</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdivr_z_p_zz.html unchanged">SDIVR</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udivr_z_p_zz.html unchanged">UDIVR</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_log"><a id="sve_int_bin_pred_log"/><h3 class="iclass">SVE bitwise logical operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_bin">SVE Integer Binary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="orr_z_p_zz.html">ORR (vectors, predicated)</a></span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="eor_z_p_zz.html">EOR (vectors, predicated)</a></span></td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="and_z_p_zz.html">AND (vectors, predicated)</a></span></td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="bic_z_p_zz.html">BIC (vectors, predicated)</a></span></td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_red"/>SVE Integer Reduction</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">001</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_int_reduce_0">SVE integer add reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_int_reduce_0q">SVE integer add reduction (quadwords)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_int_reduce_1">SVE integer min/max reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_int_reduce_1q">SVE integer min/max reduction (quadwords)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_int_movprfx_pred">SVE constructive prefix (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_int_reduce_2">SVE bitwise logical reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_int_reduce_2q">SVE bitwise logical reduction (quadwords)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_reduce_0"><a id="sve_int_reduce_0"/><h3 class="iclass">SVE integer add reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="saddv_r_p_z.html">SADDV</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uaddv_r_p_z.html">UADDV</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_0q"><a id="sve_int_reduce_0q"/><h3 class="iclass">SVE integer add reduction (quadwords)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_0q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="addqv_z_p_z.html">ADDQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_1"><a id="sve_int_reduce_1"/><h3 class="iclass">SVE integer min/max reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smaxv_r_p_z.html">SMAXV</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umaxv_r_p_z.html">UMAXV</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sminv_r_p_z.html">SMINV</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uminv_r_p_z.html">UMINV</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_1q"><a id="sve_int_reduce_1q"/><h3 class="iclass">SVE integer min/max reduction (quadwords)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_1q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smaxqv_z_p_z.html">SMAXQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umaxqv_z_p_z.html">UMAXQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sminqv_z_p_z.html">SMINQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uminqv_z_p_z.html">UMINQV</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_movprfx_pred"><a id="sve_int_movprfx_pred"/><h3 class="iclass">SVE constructive prefix (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">M</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_movprfx_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="movprfx_z_p_z.html">MOVPRFX (predicated)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_2"><a id="sve_int_reduce_2"/><h3 class="iclass">SVE bitwise logical reduction (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="orv_r_p_z.html">ORV</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="eorv_r_p_z.html">EORV</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="andv_r_p_z.html">ANDV</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_reduce_2q"><a id="sve_int_reduce_2q"/><h3 class="iclass">SVE bitwise logical reduction (quadwords)</h3><p>These instructions are under <a href="#sve_int_pred_red">SVE Integer Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_reduce_2q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="orqv_z_p_z.html">ORQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="eorqv_z_p_z.html">EORQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="andqv_z_p_z.html">ANDQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_shift"/>SVE Bitwise Shift - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="lr" colspan="3">100</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_0">SVE bitwise shift by immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_1">SVE bitwise shift by vector (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_bin_pred_shift_2">SVE bitwise shift by wide elements (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_0"><a id="sve_int_bin_pred_shift_0"/><h3 class="iclass">SVE bitwise shift by immediate (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">tszh</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="asr_z_p_zi.html">ASR (immediate, predicated)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="lsr_z_p_zi.html">LSR (immediate, predicated)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="lsl_z_p_zi.html">LSL (immediate, predicated)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="asrd_z_p_zi.html">ASRD</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqshl_z_p_zi.html">SQSHL (immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqshl_z_p_zi.html">UQSHL (immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="srshr_z_p_zi.html">SRSHR</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="urshr_z_p_zi.html">URSHR</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqshlu_z_p_zi.html">SQSHLU</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_1"><a id="sve_int_bin_pred_shift_1"/><h3 class="iclass">SVE bitwise shift by vector (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="asr_z_p_zz.html">ASR (vectors)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="lsr_z_p_zz.html">LSR (vectors)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="lsl_z_p_zz.html">LSL (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="asrr_z_p_zz.html">ASRR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="lsrr_z_p_zz.html">LSRR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="lslr_z_p_zz.html">LSLR</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_pred_shift_2"><a id="sve_int_bin_pred_shift_2"/><h3 class="iclass">SVE bitwise shift by wide elements (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_shift">SVE Bitwise Shift - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">R</td><td class="lr">L</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_pred_shift_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="asr_z_p_zw.html">ASR (wide elements, predicated)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="lsr_z_p_zw.html">LSR (wide elements, predicated)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="lsl_z_p_zw.html">LSL (wide elements, predicated)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_pred_un"/>SVE Integer Unary Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="lr" colspan="3">101</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_un_pred_arit_0">SVE integer unary operations (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_un_pred_arit_1">SVE bitwise unary operations (predicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_un_pred_arit_0"><a id="sve_int_un_pred_arit_0"/><h3 class="iclass">SVE integer unary operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_un_pred_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="sxtb_z_p_z.html">SXTB, SXTH, SXTW</a></span>
            —
            <span class="goodlink"><a href="sxtb_z_p_z.html#sxtb_z_p_z_">SXTB</a></span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="uxtb_z_p_z.html">UXTB, UXTH, UXTW</a></span>
            —
            <span class="goodlink"><a href="uxtb_z_p_z.html#uxtb_z_p_z_">UXTB</a></span></td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="sxtb_z_p_z.html">SXTB, SXTH, SXTW</a></span>
            —
            <span class="goodlink"><a href="sxtb_z_p_z.html#sxth_z_p_z_">SXTH</a></span></td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="uxtb_z_p_z.html">UXTB, UXTH, UXTW</a></span>
            —
            <span class="goodlink"><a href="uxtb_z_p_z.html#uxth_z_p_z_">UXTH</a></span></td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="sxtb_z_p_z.html">SXTB, SXTH, SXTW</a></span>
            —
            <span class="goodlink"><a href="sxtb_z_p_z.html#sxtw_z_p_z_">SXTW</a></span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="uxtb_z_p_z.html">UXTB, UXTH, UXTW</a></span>
            —
            <span class="goodlink"><a href="uxtb_z_p_z.html#uxtw_z_p_z_">UXTW</a></span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="abs_z_p_z.html">ABS</a></span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="goodlink"><a href="neg_z_p_z.html">NEG</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_un_pred_arit_1"><a id="sve_int_un_pred_arit_1"/><h3 class="iclass">SVE bitwise unary operations (predicated)</h3><p>These instructions are under <a href="#sve_int_pred_un">SVE Integer Unary Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_un_pred_arit_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="cls_z_p_z.html">CLS</a></span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="clz_z_p_z.html">CLZ</a></span></td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file cnt_z_p_z.html unchanged">CNT</span></td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="cnot_z_p_z.html">CNOT</a></span></td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fabs_z_p_z.html unchanged">FABS</span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fneg_z_p_z.html unchanged">FNEG</span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="not_z_p_z.html">NOT (vector)</a></span></td></tr><tr><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_arit_0"><a id="sve_int_bin_cons_arit_0"/><h3 class="iclass">SVE integer add/subtract vectors (unpredicated)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_arit_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="add_z_zz.html">ADD (vectors, unpredicated)</a></span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="sub_z_zz.html">SUB (vectors, unpredicated)</a></span></td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sqadd_z_zz.html unchanged">SQADD (vectors, unpredicated)</span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file uqadd_z_zz.html unchanged">UQADD (vectors, unpredicated)</span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file sqsub_z_zz.html unchanged">SQSUB (vectors, unpredicated)</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file uqsub_z_zz.html unchanged">UQSUB (vectors, unpredicated)</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_logical"/>SVE Bitwise Logical - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">001</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_bin_cons_log">SVE bitwise logical operations (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              101
            </td><td class="iformname"><span class="goodlink"><a href="xar_z_zzi.html">XAR</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_tern_log">SVE2 bitwise ternary operations</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_log"><a id="sve_int_bin_cons_log"/><h3 class="iclass">SVE bitwise logical operations (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="and_z_zz.html">AND (vectors, unpredicated)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="orr_z_zz.html">ORR (vectors, unpredicated)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="eor_z_zz.html">EOR (vectors, unpredicated)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="bic_z_zz.html">BIC (vectors, unpredicated)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_tern_log"><a id="sve_int_tern_log"/><h3 class="iclass">SVE2 bitwise ternary operations</h3><p>These instructions are under <a href="#sve_int_unpred_logical">SVE Bitwise Logical - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="5">Zk</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_tern_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="eor3_z_zzz.html">EOR3</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bsl_z_zzz.html">BSL</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="bcax_z_zzz.html">BCAX</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bsl1n_z_zzz.html">BSL1N</a></span></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bsl2n_z_zzz.html">BSL2N</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="nbsl_z_zzz.html">NBSL</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_index"/>SVE Index Generation</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="4">0100</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><span class="goodlink"><a href="index_z_ii.html">INDEX (immediates)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><span class="goodlink"><a href="index_z_ri.html">INDEX (scalar, immediate)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><span class="goodlink"><a href="index_z_ir.html">INDEX (immediate, scalar)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><span class="goodlink"><a href="index_z_rr.html">INDEX (scalars)</a></span></td></tr></table></div><hr/><h2><a id="sve_alloca"/>SVE Stack Allocation</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="4">0101</td><td class="lr">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_arith_vl">SVE stack frame adjustment</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_arith_svl">Streaming SVE stack frame adjustment</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_read_vl_a">SVE stack frame size</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_read_svl_a">Streaming SVE stack frame size</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_arith_vl"><a id="sve_int_arith_vl"/><h3 class="iclass">SVE stack frame adjustment</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_vl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="addvl_r_ri.html">ADDVL</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="addpl_r_ri.html">ADDPL</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_svl"><a id="sve_int_arith_svl"/><h3 class="iclass">Streaming SVE stack frame adjustment</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_svl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="addsvl_r_ri.html">ADDSVL</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="addspl_r_ri.html">ADDSPL</a></span></td><td>FEAT_SME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_read_vl_a"><a id="sve_int_read_vl_a"/><h3 class="iclass">SVE stack frame size</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_read_vl_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="rdvl_r_i.html">RDVL</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_read_svl_a"><a id="sve_int_read_svl_a"/><h3 class="iclass">Streaming SVE stack frame size</h3><p>These instructions are under <a href="#sve_alloca">SVE Stack Allocation</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_read_svl_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="rdsvl_r_i.html">RDSVL</a></span></td><td>FEAT_SME</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_arit_b"/>SVE2 Integer Multiply - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">011</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_mul_b">SVE2 integer multiply vectors (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_sqdmulh">SVE2 signed saturating doubling multiply high (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mul_b"><a id="sve_int_mul_b"/><h3 class="iclass">SVE2 integer multiply vectors (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_arit_b">SVE2 Integer Multiply - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mul_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="mul_z_zz.html">MUL (vectors, unpredicated)</a></span></td></tr><tr><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="smulh_z_zz.html">SMULH (unpredicated)</a></span></td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="umulh_z_zz.html">UMULH (unpredicated)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="pmul_z_zz.html">PMUL</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_sqdmulh"><a id="sve_int_sqdmulh"/><h3 class="iclass">SVE2 signed saturating doubling multiply high (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_arit_b">SVE2 Integer Multiply - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_sqdmulh"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmulh_z_zz.html">SQDMULH (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrdmulh_z_zz.html">SQRDMULH (vectors)</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_shift"/>SVE Bitwise Shift - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">100</td><td class="lr">op0</td><td class="lr" colspan="12"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_bin_cons_shift_a">SVE bitwise shift by wide elements (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_bin_cons_shift_b">SVE bitwise shift by immediate (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_shift_a"><a id="sve_int_bin_cons_shift_a"/><h3 class="iclass">SVE bitwise shift by wide elements (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_shift_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="asr_z_zw.html">ASR (wide elements, unpredicated)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="lsr_z_zw.html">LSR (wide elements, unpredicated)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="lsl_z_zw.html">LSL (wide elements, unpredicated)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_shift_b"><a id="sve_int_bin_cons_shift_b"/><h3 class="iclass">SVE bitwise shift by immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_shift">SVE Bitwise Shift - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_shift_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="asr_z_zi.html">ASR (immediate, unpredicated)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="lsr_z_zi.html">LSR (immediate, unpredicated)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="lsl_z_zi.html">LSL (immediate, unpredicated)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_a"><a id="sve_int_bin_cons_misc_0_a"/><h3 class="iclass">SVE address generation</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="adr_z_az.html">ADR</a></span>
            —
            <span class="goodlink"><a href="adr_z_az.html#adr_z_az_d_s32_scaled">Unpacked 32-bit signed offsets</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="adr_z_az.html">ADR</a></span>
            —
            <span class="goodlink"><a href="adr_z_az.html#adr_z_az_d_u32_scaled">Unpacked 32-bit unsigned offsets</a></span></td></tr><tr><td class="bitfield">1x</td><td class="iformname"><span class="goodlink"><a href="adr_z_az.html">ADR</a></span>
            —
            <span class="goodlink"><a href="adr_z_az.html#adr_z_az_sd_same_scaled">Packed offsets</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_int_unpred_misc"/>SVE Integer Misc - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="4">1011</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_b">SVE floating-point trig select coefficient</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_c">SVE floating-point exponential accelerator</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_int_bin_cons_misc_0_d">SVE constructive prefix (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_b"><a id="sve_int_bin_cons_misc_0_b"/><h3 class="iclass">SVE floating-point trig select coefficient</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ftssel_z_zz.html">FTSSEL</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_c"><a id="sve_int_bin_cons_misc_0_c"/><h3 class="iclass">SVE floating-point exponential accelerator</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="fexpa_z_z.html">FEXPA</a></span></td></tr><tr><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_bin_cons_misc_0_d"><a id="sve_int_bin_cons_misc_0_d"/><h3 class="iclass">SVE constructive prefix (unpredicated)</h3><p>These instructions are under <a href="#sve_int_unpred_misc">SVE Integer Misc - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">opc2</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_bin_cons_misc_0_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="movprfx_z_z.html">MOVPRFX (unpredicated)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_countelt"/>SVE Element Count</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr">op0</td><td class="lr" colspan="4"/><td class="lr" colspan="2">11</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_int_countvlv0">SVE saturating inc/dec vector by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_count">SVE element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_int_countvlv1">SVE inc/dec vector by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_int_pred_pattern_a">SVE inc/dec register by element count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              x01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_int_pred_pattern_b">SVE saturating inc/dec register by element count</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_countvlv0"><a id="sve_int_countvlv0"/><h3 class="iclass">SVE saturating inc/dec vector by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_countvlv0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqinch_z_zs.html unchanged">SQINCH (vector)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqinch_z_zs.html unchanged">UQINCH (vector)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdech_z_zs.html unchanged">SQDECH (vector)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdech_z_zs.html unchanged">UQDECH (vector)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincw_z_zs.html unchanged">SQINCW (vector)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincw_z_zs.html unchanged">UQINCW (vector)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecw_z_zs.html unchanged">SQDECW (vector)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecw_z_zs.html unchanged">UQDECW (vector)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincd_z_zs.html unchanged">SQINCD (vector)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincd_z_zs.html unchanged">UQINCD (vector)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecd_z_zs.html unchanged">SQDECD (vector)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecd_z_zs.html unchanged">UQDECD (vector)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count"><a id="sve_int_count"/><h3 class="iclass">SVE element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cntb_r_s.html">CNTB, CNTD, CNTH, CNTW</a></span>
            —
            <span class="goodlink"><a href="cntb_r_s.html#cntb_r_s_">CNTB</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cntb_r_s.html">CNTB, CNTD, CNTH, CNTW</a></span>
            —
            <span class="goodlink"><a href="cntb_r_s.html#cnth_r_s_">CNTH</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cntb_r_s.html">CNTB, CNTD, CNTH, CNTW</a></span>
            —
            <span class="goodlink"><a href="cntb_r_s.html#cntw_r_s_">CNTW</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cntb_r_s.html">CNTB, CNTD, CNTH, CNTW</a></span>
            —
            <span class="goodlink"><a href="cntb_r_s.html#cntd_r_s_">CNTD</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_countvlv1"><a id="sve_int_countvlv1"/><h3 class="iclass">SVE inc/dec vector by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_countvlv1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="incd_z_zs.html">INCD, INCH, INCW (vector)</a></span>
            —
            <span class="goodlink"><a href="incd_z_zs.html#inch_z_zs_">INCH</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="decd_z_zs.html">DECD, DECH, DECW (vector)</a></span>
            —
            <span class="goodlink"><a href="decd_z_zs.html#dech_z_zs_">DECH</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="incd_z_zs.html">INCD, INCH, INCW (vector)</a></span>
            —
            <span class="goodlink"><a href="incd_z_zs.html#incw_z_zs_">INCW</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="decd_z_zs.html">DECD, DECH, DECW (vector)</a></span>
            —
            <span class="goodlink"><a href="decd_z_zs.html#decw_z_zs_">DECW</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="incd_z_zs.html">INCD, INCH, INCW (vector)</a></span>
            —
            <span class="goodlink"><a href="incd_z_zs.html#incd_z_zs_">INCD</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="decd_z_zs.html">DECD, DECH, DECW (vector)</a></span>
            —
            <span class="goodlink"><a href="decd_z_zs.html#decd_z_zs_">DECD</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_pattern_a"><a id="sve_int_pred_pattern_a"/><h3 class="iclass">SVE inc/dec register by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_pattern_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">D</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="incb_r_rs.html">INCB, INCD, INCH, INCW (scalar)</a></span>
            —
            <span class="goodlink"><a href="incb_r_rs.html#incb_r_rs_">INCB</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="decb_r_rs.html">DECB, DECD, DECH, DECW (scalar)</a></span>
            —
            <span class="goodlink"><a href="decb_r_rs.html#decb_r_rs_">DECB</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="incb_r_rs.html">INCB, INCD, INCH, INCW (scalar)</a></span>
            —
            <span class="goodlink"><a href="incb_r_rs.html#inch_r_rs_">INCH</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="decb_r_rs.html">DECB, DECD, DECH, DECW (scalar)</a></span>
            —
            <span class="goodlink"><a href="decb_r_rs.html#dech_r_rs_">DECH</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="incb_r_rs.html">INCB, INCD, INCH, INCW (scalar)</a></span>
            —
            <span class="goodlink"><a href="incb_r_rs.html#incw_r_rs_">INCW</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="decb_r_rs.html">DECB, DECD, DECH, DECW (scalar)</a></span>
            —
            <span class="goodlink"><a href="decb_r_rs.html#decw_r_rs_">DECW</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="incb_r_rs.html">INCB, INCD, INCH, INCW (scalar)</a></span>
            —
            <span class="goodlink"><a href="incb_r_rs.html#incd_r_rs_">INCD</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="decb_r_rs.html">DECB, DECD, DECH, DECW (scalar)</a></span>
            —
            <span class="goodlink"><a href="decb_r_rs.html#decd_r_rs_">DECD</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_pattern_b"><a id="sve_int_pred_pattern_b"/><h3 class="iclass">SVE saturating inc/dec register by element count</h3><p>These instructions are under <a href="#sve_countelt">SVE Element Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">sf</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">U</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_pattern_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincb_r_rs.html unchanged">SQINCB</span>
            —
            <span class="brokenlink" title="file sqincb_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincb_r_rs.html unchanged">UQINCB</span>
            —
            <span class="brokenlink" title="file uqincb_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecb_r_rs.html unchanged">SQDECB</span>
            —
            <span class="brokenlink" title="file sqdecb_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecb_r_rs.html unchanged">UQDECB</span>
            —
            <span class="brokenlink" title="file uqdecb_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincb_r_rs.html unchanged">SQINCB</span>
            —
            <span class="brokenlink" title="file sqincb_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincb_r_rs.html unchanged">UQINCB</span>
            —
            <span class="brokenlink" title="file uqincb_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecb_r_rs.html unchanged">SQDECB</span>
            —
            <span class="brokenlink" title="file sqdecb_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecb_r_rs.html unchanged">UQDECB</span>
            —
            <span class="brokenlink" title="file uqdecb_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqinch_r_rs.html unchanged">SQINCH (scalar)</span>
            —
            <span class="brokenlink" title="file sqinch_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqinch_r_rs.html unchanged">UQINCH (scalar)</span>
            —
            <span class="brokenlink" title="file uqinch_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdech_r_rs.html unchanged">SQDECH (scalar)</span>
            —
            <span class="brokenlink" title="file sqdech_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdech_r_rs.html unchanged">UQDECH (scalar)</span>
            —
            <span class="brokenlink" title="file uqdech_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqinch_r_rs.html unchanged">SQINCH (scalar)</span>
            —
            <span class="brokenlink" title="file sqinch_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqinch_r_rs.html unchanged">UQINCH (scalar)</span>
            —
            <span class="brokenlink" title="file uqinch_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdech_r_rs.html unchanged">SQDECH (scalar)</span>
            —
            <span class="brokenlink" title="file sqdech_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdech_r_rs.html unchanged">UQDECH (scalar)</span>
            —
            <span class="brokenlink" title="file uqdech_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincw_r_rs.html unchanged">SQINCW (scalar)</span>
            —
            <span class="brokenlink" title="file sqincw_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincw_r_rs.html unchanged">UQINCW (scalar)</span>
            —
            <span class="brokenlink" title="file uqincw_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecw_r_rs.html unchanged">SQDECW (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecw_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecw_r_rs.html unchanged">UQDECW (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecw_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincw_r_rs.html unchanged">SQINCW (scalar)</span>
            —
            <span class="brokenlink" title="file sqincw_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincw_r_rs.html unchanged">UQINCW (scalar)</span>
            —
            <span class="brokenlink" title="file uqincw_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecw_r_rs.html unchanged">SQDECW (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecw_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecw_r_rs.html unchanged">UQDECW (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecw_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincd_r_rs.html unchanged">SQINCD (scalar)</span>
            —
            <span class="brokenlink" title="file sqincd_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincd_r_rs.html unchanged">UQINCD (scalar)</span>
            —
            <span class="brokenlink" title="file uqincd_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecd_r_rs.html unchanged">SQDECD (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecd_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecd_r_rs.html unchanged">UQDECD (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecd_r_rs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincd_r_rs.html unchanged">SQINCD (scalar)</span>
            —
            <span class="brokenlink" title="file sqincd_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqincd_r_rs.html unchanged">UQINCD (scalar)</span>
            —
            <span class="brokenlink" title="file uqincd_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecd_r_rs.html unchanged">SQDECD (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecd_r_rs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqdecd_r_rs.html unchanged">UQDECD (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecd_r_rs.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_maskimm"/>SVE Bitwise Immediate</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">00</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="18"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="iformname"><span class="goodlink"><a href="dupm_z_i.html">DUPM</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_int_log_imm">SVE bitwise logical with immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_log_imm"><a id="sve_int_log_imm"/><h3 class="iclass">SVE bitwise logical with immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_maskimm">SVE Bitwise Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">!= 11</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="13">imm13</td><td class="lr" colspan="5">Zdn</td></tr><tr class="secondrow"><td colspan="8"/><td class="droppedname" colspan="2">opc</td><td colspan="4"/><td colspan="13"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 11 &amp;&amp; opc != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="orr_z_zi.html">ORR (immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="eor_z_zi.html">EOR (immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="and_z_zi.html">AND (immediate)</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_wideimm_pred"/>SVE Integer Wide Immediate - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2"/><td class="lr" colspan="2">01</td><td class="lr" colspan="4"/><td class="lr" colspan="3">op0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="iformname"><a href="#sve_int_dup_imm_pred">SVE copy integer immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="iformname"><span class="brokenlink" title="file fcpy_z_p_i.html unchanged">FCPY</span></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_dup_imm_pred"><a id="sve_int_dup_imm_pred"/><h3 class="iclass">SVE copy integer immediate (predicated)</h3><p>These instructions are under <a href="#sve_wideimm_pred">SVE Integer Wide Immediate - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr">M</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_imm_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cpy_z_o_i.html">CPY (immediate, zeroing)</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cpy_z_p_i.html">CPY (immediate, merging)</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_quads_a"/>SVE Permute Vector - Quadwords</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">1</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="6">001001</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="dupq_z_zi.html">DUPQ</a></span></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="extq_z_zi.html">EXTQ</a></span></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_tbl_3src"><a id="sve_int_perm_tbl_3src"/><h3 class="iclass">SVE table lookup (three sources)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_tbl_3src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="tbl_z_zz.html">TBL</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="tbx_z_zz.html">TBX</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_unpred_d"/>SVE Permute Vector - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="6">001110</td><td class="lr">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="dup_z_r.html">DUP (scalar)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="insr_z_r.html">INSR (scalar)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_mov_v2p">SVE move predicate from vector</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_mov_p2v">SVE move predicate into vector</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_perm_unpk">SVE unpack vector elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="insr_z_v.html">INSR (SIMD&amp;FP scalar)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="rev_z_z.html">REV (vector)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_mov_v2p"><a id="sve_int_mov_v2p"/><h3 class="iclass">SVE move predicate from vector</h3><p>These instructions are under <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mov_v2p"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file pmov_p_zi.html unchanged">PMOV (to predicate)</span>
            —
            <span class="brokenlink" title="file pmov_p_zi.html unchanged">byte</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="iformname"><span class="brokenlink" title="file pmov_p_zi.html unchanged">PMOV (to predicate)</span>
            —
            <span class="brokenlink" title="file pmov_p_zi.html unchanged">halfword</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pmov_p_zi.html unchanged">PMOV (to predicate)</span>
            —
            <span class="brokenlink" title="file pmov_p_zi.html unchanged">word</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pmov_p_zi.html unchanged">PMOV (to predicate)</span>
            —
            <span class="brokenlink" title="file pmov_p_zi.html unchanged">doubleword</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_mov_p2v"><a id="sve_int_mov_p2v"/><h3 class="iclass">SVE move predicate into vector</h3><p>These instructions are under <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_mov_p2v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file pmov_z_pi.html unchanged">PMOV (to vector)</span>
            —
            <span class="brokenlink" title="file pmov_z_pi.html unchanged">byte</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1x</td><td class="iformname"><span class="brokenlink" title="file pmov_z_pi.html unchanged">PMOV (to vector)</span>
            —
            <span class="brokenlink" title="file pmov_z_pi.html unchanged">halfword</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pmov_z_pi.html unchanged">PMOV (to vector)</span>
            —
            <span class="brokenlink" title="file pmov_z_pi.html unchanged">word</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pmov_z_pi.html unchanged">PMOV (to vector)</span>
            —
            <span class="brokenlink" title="file pmov_z_pi.html unchanged">doubleword</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_unpk"><a id="sve_int_perm_unpk"/><h3 class="iclass">SVE unpack vector elements</h3><p>These instructions are under <a href="#sve_perm_unpred_d">SVE Permute Vector - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr">H</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_unpk"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sunpkhi_z_z.html">SUNPKHI, SUNPKLO</a></span>
            —
            <span class="goodlink"><a href="sunpkhi_z_z.html#sunpklo_z_z_">SUNPKLO</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sunpkhi_z_z.html">SUNPKHI, SUNPKLO</a></span>
            —
            <span class="goodlink"><a href="sunpkhi_z_z.html#sunpkhi_z_z_">SUNPKHI</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uunpkhi_z_z.html">UUNPKHI, UUNPKLO</a></span>
            —
            <span class="goodlink"><a href="uunpkhi_z_z.html#uunpklo_z_z_">UUNPKLO</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uunpkhi_z_z.html">UUNPKHI, UUNPKLO</a></span>
            —
            <span class="goodlink"><a href="uunpkhi_z_z.html#uunpkhi_z_z_">UUNPKHI</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_predicates"/>SVE Permute Predicate</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="3">010</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_punpk">SVE unpack predicate elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1000x
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0xxxx
            </td><td class="bitfield">
              xxx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_bin_perm_pp">SVE permute predicate elements</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0xxxx
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10100
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="rev_p_p.html">REV (predicate)</a></span></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10101
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              x100
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              xx10
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x0x
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x1x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11xxx
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_punpk"><a id="sve_int_perm_punpk"/><h3 class="iclass">SVE unpack predicate elements</h3><p>These instructions are under <a href="#sve_perm_predicates">SVE Permute Predicate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">H</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_punpk"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="punpkhi_p_p.html">PUNPKHI, PUNPKLO</a></span>
            —
            <span class="goodlink"><a href="punpkhi_p_p.html#punpklo_p_p_">PUNPKLO</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="punpkhi_p_p.html">PUNPKHI, PUNPKLO</a></span>
            —
            <span class="goodlink"><a href="punpkhi_p_p.html#punpkhi_p_p_">PUNPKHI</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_perm_pp"><a id="sve_int_perm_bin_perm_pp"/><h3 class="iclass">SVE permute predicate elements</h3><p>These instructions are under <a href="#sve_perm_predicates">SVE Permute Predicate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_perm_pp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="zip1_p_pp.html">ZIP1, ZIP2 (predicates)</a></span>
            —
            <span class="goodlink"><a href="zip1_p_pp.html#zip1_p_pp_">ZIP1</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="zip1_p_pp.html">ZIP1, ZIP2 (predicates)</a></span>
            —
            <span class="goodlink"><a href="zip1_p_pp.html#zip2_p_pp_">ZIP2</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uzp1_p_pp.html">UZP1, UZP2 (predicates)</a></span>
            —
            <span class="goodlink"><a href="uzp1_p_pp.html#uzp1_p_pp_">UZP1</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uzp1_p_pp.html">UZP1, UZP2 (predicates)</a></span>
            —
            <span class="goodlink"><a href="uzp1_p_pp.html#uzp2_p_pp_">UZP2</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="trn1_p_pp.html">TRN1, TRN2 (predicates)</a></span>
            —
            <span class="goodlink"><a href="trn1_p_pp.html#trn1_p_pp_">TRN1</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="trn1_p_pp.html">TRN1, TRN2 (predicates)</a></span>
            —
            <span class="goodlink"><a href="trn1_p_pp.html#trn2_p_pp_">TRN2</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_perm_zz"><a id="sve_int_perm_bin_perm_zz"/><h3 class="iclass">SVE permute vector elements</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_perm_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="zip1_z_zz.html">ZIP1, ZIP2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="zip1_z_zz.html#zip1_z_zz_">ZIP1</a></span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="zip1_z_zz.html">ZIP1, ZIP2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="zip1_z_zz.html#zip2_z_zz_">ZIP2</a></span></td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="uzp1_z_zz.html">UZP1, UZP2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="uzp1_z_zz.html#uzp1_z_zz_">UZP1</a></span></td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="uzp1_z_zz.html">UZP1, UZP2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="uzp1_z_zz.html#uzp2_z_zz_">UZP2</a></span></td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="trn1_z_zz.html">TRN1, TRN2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="trn1_z_zz.html#trn1_z_zz_">TRN1</a></span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="trn1_z_zz.html">TRN1, TRN2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="trn1_z_zz.html#trn2_z_zz_">TRN2</a></span></td></tr><tr><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_pred"/>SVE Permute Vector - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr">op0</td><td class="lr" colspan="3">op1</td><td class="lr">op2</td><td class="lr" colspan="2">10</td><td class="lr">op3</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="cpy_z_p_v.html">CPY (SIMD&amp;FP scalar)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="compact_z_p_z.html">COMPACT</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_perm_last_r">SVE extract element to general register</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_last_v">SVE extract element to SIMD&amp;FP scalar register</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_rev">SVE reverse within elements</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><span class="goodlink"><a href="cpy_z_p_r.html">CPY (scalar)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              100
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_clast_zz">SVE conditionally broadcast element to vector</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_clast_vz">SVE conditionally extract element to SIMD&amp;FP scalar</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file splice_z_p_zz.html unchanged">SPLICE</span>
                      —
                      <span class="brokenlink" title="file splice_z_p_zz.html unchanged">Destructive</span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file splice_z_p_zz.html unchanged">SPLICE</span>
                      —
                      <span class="brokenlink" title="file splice_z_p_zz.html unchanged">Constructive</span></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_revd">SVE reverse doublewords</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x01
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_perm_clast_rz">SVE conditionally extract element to general register</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_last_r"><a id="sve_int_perm_last_r"/><h3 class="iclass">SVE extract element to general register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_last_r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file lasta_r_p_z.html unchanged">LASTA (scalar)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lastb_r_p_z.html unchanged">LASTB (scalar)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_last_v"><a id="sve_int_perm_last_v"/><h3 class="iclass">SVE extract element to SIMD&amp;FP scalar register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_last_v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file lasta_v_p_z.html unchanged">LASTA (SIMD&amp;FP scalar)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file lastb_v_p_z.html unchanged">LASTB (SIMD&amp;FP scalar)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_rev"><a id="sve_int_perm_rev"/><h3 class="iclass">SVE reverse within elements</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_rev"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="revb_z_z.html">REVB, REVH, REVW</a></span>
            —
            <span class="goodlink"><a href="revb_z_z.html#revb_z_z_">REVB</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="revb_z_z.html">REVB, REVH, REVW</a></span>
            —
            <span class="goodlink"><a href="revb_z_z.html#revh_z_z_">REVH</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="revb_z_z.html">REVB, REVH, REVW</a></span>
            —
            <span class="goodlink"><a href="revb_z_z.html#revw_z_z_">REVW</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="rbit_z_p_z.html">RBIT</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_zz"><a id="sve_int_perm_clast_zz"/><h3 class="iclass">SVE conditionally broadcast element to vector</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file clasta_z_p_zz.html unchanged">CLASTA (vectors)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file clastb_z_p_zz.html unchanged">CLASTB (vectors)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_vz"><a id="sve_int_perm_clast_vz"/><h3 class="iclass">SVE conditionally extract element to SIMD&amp;FP scalar</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Vdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_vz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file clasta_v_p_z.html unchanged">CLASTA (SIMD&amp;FP scalar)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file clastb_v_p_z.html unchanged">CLASTB (SIMD&amp;FP scalar)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_revd"><a id="sve_int_perm_revd"/><h3 class="iclass">SVE reverse doublewords</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_revd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="revd_z_p_z.html">REVD</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_clast_rz"><a id="sve_int_perm_clast_rz"/><h3 class="iclass">SVE conditionally extract element to general register</h3><p>These instructions are under <a href="#sve_perm_pred">SVE Permute Vector - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">B</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_clast_rz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file clasta_r_p_z.html unchanged">CLASTA (scalar)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file clastb_r_p_z.html unchanged">CLASTB (scalar)</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_perm_extract"/>SVE Permute Vector - Extract</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">000001010</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">000</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="ext_z_zi.html">EXT</a></span>
                      —
                      <span class="goodlink"><a href="ext_z_zi.html#ext_z_zi_des">Destructive</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><span class="goodlink"><a href="ext_z_zi.html">EXT</a></span>
                      —
                      <span class="goodlink"><a href="ext_z_zi.html#ext_z_zi_con">Constructive</a></span></td></tr></table></div><hr/><h2><a id="sve_perm_inter_long"/>SVE Permute Vector - Segments</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">000001011</td><td class="lr">op0</td><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">000</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_perm_bin_long_perm_zz">SVE permute vector segments</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_perm_bin_long_perm_zz"><a id="sve_int_perm_bin_long_perm_zz"/><h3 class="iclass">SVE permute vector segments</h3><p>These instructions are under <a href="#sve_perm_inter_long">SVE Permute Vector - Segments</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">H</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_bin_long_perm_zz"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="zip1_z_zz.html">ZIP1, ZIP2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="zip1_z_zz.html#zip1_z_zz_q">ZIP1</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="zip1_z_zz.html">ZIP1, ZIP2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="zip1_z_zz.html#zip2_z_zz_q">ZIP2</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uzp1_z_zz.html">UZP1, UZP2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="uzp1_z_zz.html#uzp1_z_zz_q">UZP1</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uzp1_z_zz.html">UZP1, UZP2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="uzp1_z_zz.html#uzp2_z_zz_q">UZP2</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="trn1_z_zz.html">TRN1, TRN2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="trn1_z_zz.html#trn1_z_zz_q">TRN1</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="trn1_z_zz.html">TRN1, TRN2 (vectors)</a></span>
            —
            <span class="goodlink"><a href="trn1_z_zz.html#trn2_z_zz_q">TRN2</a></span></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><h2><a id="sve_cmpvec"/>SVE Integer Compare - Vectors</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="6"/><td class="lr">op0</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_cmp_0">SVE integer compare vectors</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_cmp_1">SVE integer compare with wide elements</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_cmp_0"><a id="sve_int_cmp_0"/><h3 class="iclass">SVE integer compare vectors</h3><p>These instructions are under <a href="#sve_cmpvec">SVE Integer Compare - Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cmp_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zz.html#cmphs_p_p_zz_">CMPHS</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zz.html#cmphi_p_p_zz_">CMPHI</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmpeq_p_p_zw_">CMPEQ</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmpne_p_p_zw_">CMPNE</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zz.html#cmpge_p_p_zz_">CMPGE</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zz.html#cmpgt_p_p_zz_">CMPGT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zz.html#cmpeq_p_p_zz_">CMPEQ</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zz.html">CMP&lt;cc> (vectors)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zz.html#cmpne_p_p_zz_">CMPNE</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_cmp_1"><a id="sve_int_cmp_1"/><h3 class="iclass">SVE integer compare with wide elements</h3><p>These instructions are under <a href="#sve_cmpvec">SVE Integer Compare - Vectors</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">U</td><td class="lr">1</td><td class="lr">lt</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cmp_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmpge_p_p_zw_">CMPGE</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmpgt_p_p_zw_">CMPGT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmplt_p_p_zw_">CMPLT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmple_p_p_zw_">CMPLE</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmphs_p_p_zw_">CMPHS</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmphi_p_p_zw_">CMPHI</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmplo_p_p_zw_">CMPLO</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zw.html">CMP&lt;cc> (wide elements)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zw.html#cmpls_p_p_zw_">CMPLS</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_ucmp_vi"><a id="sve_int_ucmp_vi"/><h3 class="iclass">SVE integer compare with unsigned immediate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="7">imm7</td><td class="lr">lt</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ucmp_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmphs_p_p_zi_">CMPHS</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmphi_p_p_zi_">CMPHI</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmplo_p_p_zi_">CMPLO</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmpls_p_p_zi_">CMPLS</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_scmp_vi"><a id="sve_int_scmp_vi"/><h3 class="iclass">SVE integer compare with signed immediate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">imm5</td><td class="lr">op</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_scmp_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmpge_p_p_zi_">CMPGE</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmpgt_p_p_zi_">CMPGT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmplt_p_p_zi_">CMPLT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmple_p_p_zi_">CMPLE</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmpeq_p_p_zi_">CMPEQ</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cmpeq_p_p_zi.html">CMP&lt;cc> (immediate)</a></span>
            —
            <span class="goodlink"><a href="cmpeq_p_p_zi.html#cmpne_p_p_zi_">CMPNE</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_log"><a id="sve_int_pred_log"/><h3 class="iclass">SVE predicate logical operations</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">o2</td><td class="lr" colspan="4">Pn</td><td class="lr">o3</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_log"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="and_p_p_pp.html">AND (predicates)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bic_p_p_pp.html">BIC (predicates)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="eor_p_p_pp.html">EOR (predicates)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sel_p_p_pp.html">SEL (predicates)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ands_p_p_pp.html">ANDS</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bics_p_p_pp.html">BICS</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="eors_p_p_pp.html">EORS</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="orr_p_p_pp.html">ORR (predicates)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="orn_p_p_pp.html">ORN (predicates)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="nor_p_p_pp.html">NOR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="nand_p_p_pp.html">NAND</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="orrs_p_p_pp.html">ORRS</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="orns_p_p_pp.html">ORNS</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="nors_p_p_pp.html">NORS</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="nands_p_p_pp.html">NANDS</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_b"/>SVE Propagate Break</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="2">00</td><td class="lr" colspan="4"/><td class="lr" colspan="2">11</td><td class="lr" colspan="4"/><td class="lr">op0</td><td class="lr" colspan="9"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_brkp">SVE propagate break from previous partition</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_brkp"><a id="sve_int_brkp"/><h3 class="iclass">SVE propagate break from previous partition</h3><p>These instructions are under <a href="#sve_pred_gen_b">SVE Propagate Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Pm</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">B</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_brkp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkpa_p_p_pp.html unchanged">BRKPA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file brkpb_p_p_pp.html unchanged">BRKPB</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkpas_p_p_pp.html unchanged">BRKPAS</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file brkpbs_p_p_pp.html unchanged">BRKPBS</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_c"/>SVE Partition Break</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="2">01</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="2">01</td><td class="lr" colspan="4"/><td class="lr">op2</td><td class="lr" colspan="4"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_brkn">SVE propagate break to next partition</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1000
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x000
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              x1xx
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xx1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_break">SVE partition break condition</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_brkn"><a id="sve_int_brkn"/><h3 class="iclass">SVE propagate break to next partition</h3><p>These instructions are under <a href="#sve_pred_gen_c">SVE Partition Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">Pdm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_brkn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkn_p_p_pp.html unchanged">BRKN</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file brkns_p_p_pp.html unchanged">BRKNS</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_break"><a id="sve_int_break"/><h3 class="iclass">SVE partition break condition</h3><p>These instructions are under <a href="#sve_pred_gen_c">SVE Partition Break</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">B</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">M</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_break"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file brka_p_p_p.html unchanged">BRKA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkas_p_p_p.html unchanged">BRKAS</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file brkb_p_p_p.html unchanged">BRKB</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file brkbs_p_p_p.html unchanged">BRKBS</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_gen_d"/>SVE Predicate Misc</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="2">01</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="2">11</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">op3</td><td class="lr">op4</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_ptest">SVE predicate test</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0100
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x10
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx1
            </td><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx
            </td><td class="bitfield"></td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pfirst">SVE predicate first active</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pfalse">SVE predicate zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_rdffr">SVE predicate read from FFR (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file pnext_p_p_p.html unchanged">PNEXT</span></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_rdffr_2">SVE predicate read from FFR (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1001
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_ptrue">SVE predicate initialize</a></td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              100
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              100x
            </td><td class="bitfield">
              xx1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_ptest"><a id="sve_int_ptest"/><h3 class="iclass">SVE predicate test</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ptest"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="ptest_p_p.html">PTEST</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pfirst"><a id="sve_int_pfirst"/><h3 class="iclass">SVE predicate first active</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pfirst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file pfirst_p_p_p.html unchanged">PFIRST</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pfalse"><a id="sve_int_pfalse"/><h3 class="iclass">SVE predicate zero</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pfalse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="pfalse_p.html">PFALSE</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_rdffr"><a id="sve_int_rdffr"/><h3 class="iclass">SVE predicate read from FFR (predicated)</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_rdffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="rdffr_p_p_f.html">RDFFR (predicated)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="rdffrs_p_p_f.html">RDFFRS</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_rdffr_2"><a id="sve_int_rdffr_2"/><h3 class="iclass">SVE predicate read from FFR (unpredicated)</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_rdffr_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="rdffr_p_f.html">RDFFR (unpredicated)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_ptrue"><a id="sve_int_ptrue"/><h3 class="iclass">SVE predicate initialize</h3><p>These instructions are under <a href="#sve_pred_gen_d">SVE Predicate Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">pattern</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ptrue"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ptrue_p_s.html">PTRUE (predicate)</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ptrues_p_s.html">PTRUES</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_cmpgpr"/>SVE Integer Compare - Scalars</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="2">00</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="6"/><td class="lr" colspan="4">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr">SVE integer compare scalar count and limit</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#sve_int_cterm">SVE conditionally terminate scalars</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 0000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_whilenc">SVE pointer conflict compare</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_while_rr"><a id="sve_int_while_rr"/><h3 class="iclass">SVE integer compare scalar count and limit</h3><p>These instructions are under <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">sf</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">eq</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilege_p_p_rr.html">WHILEGE (predicate)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilegt_p_p_rr.html">WHILEGT (predicate)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilelt_p_p_rr.html">WHILELT (predicate)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilele_p_p_rr.html">WHILELE (predicate)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilehs_p_p_rr.html">WHILEHS (predicate)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilehi_p_p_rr.html">WHILEHI (predicate)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilelo_p_p_rr.html">WHILELO (predicate)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilels_p_p_rr.html">WHILELS (predicate)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_cterm"><a id="sve_int_cterm"/><h3 class="iclass">SVE conditionally terminate scalars</h3><p>These instructions are under <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr">sz</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">ne</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_cterm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ctermeq_rr.html">CTERMEQ, CTERMNE</a></span>
            —
            <span class="goodlink"><a href="ctermeq_rr.html#ctermeq_rr_">CTERMEQ</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ctermeq_rr.html">CTERMEQ, CTERMNE</a></span>
            —
            <span class="goodlink"><a href="ctermeq_rr.html#ctermne_rr_">CTERMNE</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_whilenc"><a id="sve_int_whilenc"/><h3 class="iclass">SVE pointer conflict compare</h3><p>These instructions are under <a href="#sve_cmpgpr">SVE Integer Compare - Scalars</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">rw</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_whilenc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">rw</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilewr_p_rr.html">WHILEWR</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilerw_p_rr.html">WHILERW</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pred_dup"><a id="sve_int_pred_dup"/><h3 class="iclass">SVE broadcast predicate element</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">i1</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="3">tszl</td><td class="lr" colspan="2">Rv</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="4">Pn</td><td class="lr">S</td><td class="lr" colspan="4">Pm</td><td class="lr">0</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pred_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="psel_p_ppi.html">PSEL</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_while_pn"/>SVE Scalar Integer Compare - Predicate-as-counter</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="2">01</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="6">op2</td><td class="lr" colspan="1">1</td><td class="lr">op3</td><td class="lr" colspan="3"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_ctr_to_mask">SVE extract mask predicate from predicate-as-counter</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              000000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="goodlink"><a href="ptrue_pn_i.html">PTRUE (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              000000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00000
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              != 000000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00000
            </td><td class="bitfield">
              11x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr_pair">SVE integer compare scalar count and limit (predicate pair)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_while_rr_pn">SVE integer compare scalar count and limit (predicate-as-counter)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_ctr_to_mask"><a id="sve_int_ctr_to_mask"/><h3 class="iclass">SVE extract mask predicate from predicate-as-counter</h3><p>These instructions are under <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="3">PNn</td><td class="lr">1</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_ctr_to_mask"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="iformname"><span class="goodlink"><a href="pext_pn_rr.html">PEXT (predicate)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10x</td><td class="iformname"><span class="goodlink"><a href="pext_pp_rr.html">PEXT (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_while_rr_pair"><a id="sve_int_while_rr_pair"/><h3 class="iclass">SVE integer compare scalar count and limit (predicate pair)</h3><p>These instructions are under <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">1</td><td class="lr" colspan="3">Pd</td><td class="lr">eq</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr_pair"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilege_pp_rr.html">WHILEGE (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilegt_pp_rr.html">WHILEGT (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilelt_pp_rr.html">WHILELT (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilele_pp_rr.html">WHILELE (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilehs_pp_rr.html">WHILEHS (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilehi_pp_rr.html">WHILEHI (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilelo_pp_rr.html">WHILELO (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilels_pp_rr.html">WHILELS (predicate pair)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_while_rr_pn"><a id="sve_int_while_rr_pn"/><h3 class="iclass">SVE integer compare scalar count and limit (predicate-as-counter)</h3><p>These instructions are under <a href="#sve_while_pn">SVE Scalar Integer Compare - Predicate-as-counter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">1</td><td class="lr">vl</td><td class="lr">0</td><td class="lr">U</td><td class="lr">lt</td><td class="lr" colspan="5">Rn</td><td class="lr">1</td><td class="lr">eq</td><td class="lr" colspan="3">PNd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_while_rr_pn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">eq</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilege_pn_rr.html">WHILEGE (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilegt_pn_rr.html">WHILEGT (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilelt_pn_rr.html">WHILELT (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilele_pn_rr.html">WHILELE (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilehs_pn_rr.html">WHILEHS (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilehi_pn_rr.html">WHILEHI (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="whilelo_pn_rr.html">WHILELO (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="whilels_pn_rr.html">WHILELS (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_wideimm_unpred"/>SVE Integer Wide Immediate - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"/><td class="lr">op1</td><td class="lr" colspan="2">11</td><td class="lr" colspan="14"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm0">SVE integer add/subtract immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm1">SVE integer min/max immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_int_arith_imm2">SVE integer multiply immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_dup_imm">SVE broadcast integer immediate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_dup_fpimm">SVE broadcast floating-point immediate (unpredicated)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm0"><a id="sve_int_arith_imm0"/><h3 class="iclass">SVE integer add/subtract immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="add_z_zi.html">ADD (immediate)</a></span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="sub_z_zi.html">SUB (immediate)</a></span></td></tr><tr><td class="bitfield">010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="subr_z_zi.html">SUBR (immediate)</a></span></td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sqadd_z_zi.html unchanged">SQADD (immediate)</span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file uqadd_z_zi.html unchanged">UQADD (immediate)</span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file sqsub_z_zi.html unchanged">SQSUB (immediate)</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file uqsub_z_zi.html unchanged">UQSUB (immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm1"><a id="sve_int_arith_imm1"/><h3 class="iclass">SVE integer min/max immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smax_z_zi.html">SMAX (immediate)</a></span></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umax_z_zi.html">UMAX (immediate)</a></span></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smin_z_zi.html">SMIN (immediate)</a></span></td></tr><tr><td class="bitfield">011</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umin_z_zi.html">UMIN (immediate)</a></span></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_arith_imm2"><a id="sve_int_arith_imm2"/><h3 class="iclass">SVE integer multiply immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_arith_imm2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mul_z_zi.html">MUL (immediate)</a></span></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_dup_imm"><a id="sve_int_dup_imm"/><h3 class="iclass">SVE broadcast integer immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">sh</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="dup_z_i.html">DUP (immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_dup_fpimm"><a id="sve_int_dup_fpimm"/><h3 class="iclass">SVE broadcast floating-point immediate (unpredicated)</h3><p>These instructions are under <a href="#sve_wideimm_unpred">SVE Integer Wide Immediate - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o2</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_dup_fpimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fdup_z_i.html unchanged">FDUP</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_count_a"/>SVE Predicate Count</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">100</td><td class="lr" colspan="3"/><td class="lr" colspan="2">10</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="1"/><td class="lr">op1</td><td class="lr" colspan="9"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_pcount_pn">SVE predicate count (predicate-as-counter)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_pcount_pred">SVE predicate count</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_pcount_pn"><a id="sve_int_pcount_pn"/><h3 class="iclass">SVE predicate count (predicate-as-counter)</h3><p>These instructions are under <a href="#sve_pred_count_a">SVE Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">vl</td><td class="lr">1</td><td class="lr" colspan="4">PNn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pcount_pn"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="cntp_r_pn.html">CNTP (predicate as counter)</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_pcount_pred"><a id="sve_int_pcount_pred"/><h3 class="iclass">SVE predicate count</h3><p>These instructions are under <a href="#sve_pred_count_a">SVE Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">Pg</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_pcount_pred"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="cntp_r_p_p.html">CNTP (predicate)</a></span></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_count_b"/>SVE Inc/Dec by Predicate Count</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">101</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="4">1000</td><td class="lr">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_count_v_sat">SVE saturating inc/dec vector by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_count_r_sat">SVE saturating inc/dec register by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_int_count_v">SVE inc/dec vector by predicate count</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_int_count_r">SVE inc/dec register by predicate count</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_count_v_sat"><a id="sve_int_count_v_sat"/><h3 class="iclass">SVE saturating inc/dec vector by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_v_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sqincp_z_p_z.html unchanged">SQINCP (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uqincp_z_p_z.html unchanged">UQINCP (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sqdecp_z_p_z.html unchanged">SQDECP (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file uqdecp_z_p_z.html unchanged">UQDECP (vector)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_r_sat"><a id="sve_int_count_r_sat"/><h3 class="iclass">SVE saturating inc/dec register by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">U</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">sf</td><td class="lr">op</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_r_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincp_r_p_r.html unchanged">SQINCP (scalar)</span>
            —
            <span class="brokenlink" title="file sqincp_r_p_r.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqincp_r_p_r.html unchanged">SQINCP (scalar)</span>
            —
            <span class="brokenlink" title="file sqincp_r_p_r.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqincp_r_p_r.html unchanged">UQINCP (scalar)</span>
            —
            <span class="brokenlink" title="file uqincp_r_p_r.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqincp_r_p_r.html unchanged">UQINCP (scalar)</span>
            —
            <span class="brokenlink" title="file uqincp_r_p_r.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecp_r_p_r.html unchanged">SQDECP (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecp_r_p_r.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdecp_r_p_r.html unchanged">SQDECP (scalar)</span>
            —
            <span class="brokenlink" title="file sqdecp_r_p_r.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqdecp_r_p_r.html unchanged">UQDECP (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecp_r_p_r.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqdecp_r_p_r.html unchanged">UQDECP (scalar)</span>
            —
            <span class="brokenlink" title="file uqdecp_r_p_r.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_v"><a id="sve_int_count_v"/><h3 class="iclass">SVE inc/dec vector by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">D</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_v"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file incp_z_p_z.html unchanged">INCP (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file decp_z_p_z.html unchanged">DECP (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_count_r"><a id="sve_int_count_r"/><h3 class="iclass">SVE inc/dec register by predicate count</h3><p>These instructions are under <a href="#sve_pred_count_b">SVE Inc/Dec by Predicate Count</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">D</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="lr" colspan="4">Pm</td><td class="lr" colspan="5">Rdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_count_r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file incp_r_p_r.html unchanged">INCP (scalar)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file decp_r_p_r.html unchanged">DECP (scalar)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_pred_wrffr"/>SVE Write FFR</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">00100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">101</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4">1001</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="4">op3</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_int_wrffr">SVE FFR write from predicate</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0000
            </td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_int_setffr">SVE FFR initialise</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1xxx
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              x1xx
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              xx1x
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              xxx1
            </td><td class="bitfield">
              00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield">
              != 00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_int_wrffr"><a id="sve_int_wrffr"/><h3 class="iclass">SVE FFR write from predicate</h3><p>These instructions are under <a href="#sve_pred_wrffr">SVE Write FFR</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="4">Pn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_wrffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="wrffr_f_p.html">WRFFR</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_setffr"><a id="sve_int_setffr"/><h3 class="iclass">SVE FFR initialise</h3><p>These instructions are under <a href="#sve_pred_wrffr">SVE Write FFR</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_setffr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="setffr_f.html">SETFFR</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_muladd_unpred"/>SVE Integer Multiply-Add - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0000x
            </td><td class="iformname"><a href="#sve_intx_dot">SVE integer dot product (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0001x
            </td><td class="iformname"><a href="#sve_intx_qdmlalbt">SVE2 saturating multiply-add interleaved long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001xx
            </td><td class="iformname"><span class="goodlink"><a href="cdot_z_zzz.html">CDOT (vectors)</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              01xxx
            </td><td class="iformname"><a href="#sve_intx_cmla">SVE2 complex integer multiply-add</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xxx
            </td><td class="iformname"><a href="#sve_intx_mlal_long">SVE2 integer multiply-add long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110xx
            </td><td class="iformname"><a href="#sve_intx_qdmlal_long">SVE2 saturating multiply-add long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1110x
            </td><td class="iformname"><a href="#sve_intx_qrdmlah">SVE2 saturating multiply-add high</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11110
            </td><td class="iformname"><a href="#sve_intx_mixed_dot">SVE mixed sign dot product</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11111
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_dot"><a id="sve_intx_dot"/><h3 class="iclass">SVE integer dot product (unpredicated)</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_z_zzz.html unchanged">SDOT (4-way, vectors)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_z_zzz.html unchanged">UDOT (4-way, vectors)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmlalbt"><a id="sve_intx_qdmlalbt"/><h3 class="iclass">SVE2 saturating multiply-add interleaved long</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmlalbt"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmlalbt_z_zzz.html unchanged">SQDMLALBT</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmlslbt_z_zzz.html unchanged">SQDMLSLBT</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cmla"><a id="sve_intx_cmla"/><h3 class="iclass">SVE2 complex integer multiply-add</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cmla_z_zzz.html">CMLA (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdcmlah_z_zzz.html unchanged">SQRDCMLAH (vectors)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mlal_long"><a id="sve_intx_mlal_long"/><h3 class="iclass">SVE2 integer multiply-add long</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mlal_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlalb_z_zzz.html">SMLALB (vectors)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlalt_z_zzz.html">SMLALT (vectors)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlalb_z_zzz.html">UMLALB (vectors)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlalt_z_zzz.html">UMLALT (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlslb_z_zzz.html">SMLSLB (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlslt_z_zzz.html">SMLSLT (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlslb_z_zzz.html">UMLSLB (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlslt_z_zzz.html">UMLSLT (vectors)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmlal_long"><a id="sve_intx_qdmlal_long"/><h3 class="iclass">SVE2 saturating multiply-add long</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmlal_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmlalb_z_zzz.html unchanged">SQDMLALB (vectors)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmlalt_z_zzz.html unchanged">SQDMLALT (vectors)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmlslb_z_zzz.html unchanged">SQDMLSLB (vectors)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmlslt_z_zzz.html unchanged">SQDMLSLT (vectors)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdmlah"><a id="sve_intx_qrdmlah"/><h3 class="iclass">SVE2 saturating multiply-add high</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdmlah"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrdmlah_z_zzz.html">SQRDMLAH (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_z_zzz.html unchanged">SQRDMLSH (vectors)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mixed_dot"><a id="sve_intx_mixed_dot"/><h3 class="iclass">SVE mixed sign dot product</h3><p>These instructions are under <a href="#sve_intx_muladd_unpred">SVE Integer Multiply-Add - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mixed_dot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file usdot_z_zzz.html unchanged">USDOT (vectors)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_predicated"/>SVE2 Integer - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="2">10</td><td class="lr">op1</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_accumulate_long_pairs">SVE2 integer pairwise add and accumulate long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0011
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              011x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0x0x
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_pred_arith_unary">SVE2 integer unary operations (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xxx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_bin_pred_shift_sat_round">SVE2 saturating/rounding bitwise shift left (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_pred_arith_binary">SVE2 integer halving add/subtract (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xx
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_intx_arith_binary_pairs">SVE2 integer pairwise arithmetic</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_pred_arith_binary_sat">SVE2 saturating add/subtract</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_accumulate_long_pairs"><a id="sve_intx_accumulate_long_pairs"/><h3 class="iclass">SVE2 integer pairwise add and accumulate long</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_accumulate_long_pairs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sadalp_z_p_z.html">SADALP</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uadalp_z_p_z.html">UADALP</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_unary"><a id="sve_intx_pred_arith_unary"/><h3 class="iclass">SVE2 integer unary operations (predicated)</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr">Q</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_unary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file urecpe_z_p_z.html unchanged">URECPE</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ursqrte_z_p_z.html unchanged">URSQRTE</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sqabs_z_p_z.html unchanged">SQABS</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sqneg_z_p_z.html unchanged">SQNEG</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_bin_pred_shift_sat_round"><a id="sve_intx_bin_pred_shift_sat_round"/><h3 class="iclass">SVE2 saturating/rounding bitwise shift left (predicated)</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr">Q</td><td class="lr">R</td><td class="lr">N</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_bin_pred_shift_sat_round"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="srshl_z_p_zz.html">SRSHL</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="urshl_z_p_zz.html">URSHL</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="srshlr_z_p_zz.html">SRSHLR</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="urshlr_z_p_zz.html">URSHLR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqshl_z_p_zz.html">SQSHL (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqshl_z_p_zz.html">UQSHL (vectors)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrshl_z_p_zz.html">SQRSHL</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqrshl_z_p_zz.html">UQRSHL</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqshlr_z_p_zz.html">SQSHLR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqshlr_z_p_zz.html">UQSHLR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrshlr_z_p_zz.html">SQRSHLR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqrshlr_z_p_zz.html">UQRSHLR</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_binary"><a id="sve_intx_pred_arith_binary"/><h3 class="iclass">SVE2 integer halving add/subtract (predicated)</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">S</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_binary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="shadd_z_p_zz.html">SHADD</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uhadd_z_p_zz.html">UHADD</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="shsub_z_p_zz.html">SHSUB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uhsub_z_p_zz.html">UHSUB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file srhadd_z_p_zz.html unchanged">SRHADD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file urhadd_z_p_zz.html unchanged">URHADD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="shsubr_z_p_zz.html">SHSUBR</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uhsubr_z_p_zz.html">UHSUBR</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_arith_binary_pairs"><a id="sve_intx_arith_binary_pairs"/><h3 class="iclass">SVE2 integer pairwise arithmetic</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_arith_binary_pairs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="addp_z_p_zz.html">ADDP</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smaxp_z_p_zz.html">SMAXP</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umaxp_z_p_zz.html">UMAXP</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sminp_z_p_zz.html">SMINP</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uminp_z_p_zz.html">UMINP</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_pred_arith_binary_sat"><a id="sve_intx_pred_arith_binary_sat"/><h3 class="iclass">SVE2 saturating add/subtract</h3><p>These instructions are under <a href="#sve_intx_predicated">SVE2 Integer - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">S</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_pred_arith_binary_sat"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqadd_z_p_zz.html unchanged">SQADD (vectors, predicated)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqadd_z_p_zz.html unchanged">UQADD (vectors, predicated)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqsub_z_p_zz.html unchanged">SQSUB (vectors, predicated)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqsub_z_p_zz.html unchanged">UQSUB (vectors, predicated)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file suqadd_z_p_zz.html unchanged">SUQADD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file usqadd_z_p_zz.html unchanged">USQADD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqsubr_z_p_zz.html unchanged">SQSUBR</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqsubr_z_p_zz.html unchanged">UQSUBR</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_clamp"><a id="sve_intx_clamp"/><h3 class="iclass">SVE integer clamp</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_clamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sclamp_z_zz.html">SCLAMP</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uclamp_z_zz.html">UCLAMP</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_int_perm_binquads"><a id="sve_int_perm_binquads"/><h3 class="iclass">SVE permute vector elements (quadwords)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_int_perm_binquads"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="zipq1_z_zz.html">ZIPQ1</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="zipq2_z_zz.html">ZIPQ2</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="uzpq1_z_zz.html">UZPQ1</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="uzpq2_z_zz.html">UZPQ2</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="tblq_z_zz.html">TBLQ</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_by_indexed_elem"/>SVE Multiply - Indexed</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000100</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="6">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00000x
            </td><td class="iformname"><a href="#sve_intx_dot_by_indexed_elem">SVE integer dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00001x
            </td><td class="iformname"><a href="#sve_intx_mla_by_indexed_elem">SVE2 integer multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00010x
            </td><td class="iformname"><a href="#sve_intx_qrdmlah_by_indexed_elem">SVE2 saturating multiply-add high (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00011x
            </td><td class="iformname"><a href="#sve_intx_mixed_dot_by_indexed_elem">SVE mixed sign dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              001xxx
            </td><td class="iformname"><a href="#sve_intx_qdmla_long_by_indexed_elem">SVE2 saturating multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0100xx
            </td><td class="iformname"><a href="#sve_intx_cdot_by_indexed_elem">SVE2 complex integer dot product (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0101xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0110xx
            </td><td class="iformname"><a href="#sve_intx_cmla_by_indexed_elem">SVE2 complex integer multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0111xx
            </td><td class="iformname"><a href="#sve_intx_qrdcmla_by_indexed_elem">SVE2 complex saturating multiply-add (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10xxxx
            </td><td class="iformname"><a href="#sve_intx_mla_long_by_indexed_elem">SVE2 integer multiply-add long (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              110xxx
            </td><td class="iformname"><a href="#sve_intx_mul_long_by_indexed_elem">SVE2 integer multiply long (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#sve_intx_qdmul_long_by_indexed_elem">SVE2 saturating multiply (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11110x
            </td><td class="iformname"><a href="#sve_intx_qdmulh_by_indexed_elem">SVE2 saturating multiply high (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111110
            </td><td class="iformname"><a href="#sve_intx_mul_by_indexed_elem">SVE2 integer multiply (indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              111111
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_dot_by_indexed_elem"><a id="sve_intx_dot_by_indexed_elem"/><h3 class="iclass">SVE integer dot product (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_z_zzzi.html unchanged">SDOT (4-way, indexed)</span>
            —
            <span class="brokenlink" title="file sdot_z_zzzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_z_zzzi.html unchanged">UDOT (4-way, indexed)</span>
            —
            <span class="brokenlink" title="file udot_z_zzzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_z_zzzi.html unchanged">SDOT (4-way, indexed)</span>
            —
            <span class="brokenlink" title="file sdot_z_zzzi.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_z_zzzi.html unchanged">UDOT (4-way, indexed)</span>
            —
            <span class="brokenlink" title="file udot_z_zzzi.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mla_by_indexed_elem"><a id="sve_intx_mla_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply-add (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mla_z_zzzi.html">MLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="mla_z_zzzi.html#mla_z_zzzi_h">16-bit</a></span></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mls_z_zzzi.html">MLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="mls_z_zzzi.html#mls_z_zzzi_h">16-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mla_z_zzzi.html">MLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="mla_z_zzzi.html#mla_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mls_z_zzzi.html">MLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="mls_z_zzzi.html#mls_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="mla_z_zzzi.html">MLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="mla_z_zzzi.html#mla_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="mls_z_zzzi.html">MLS (indexed)</a></span>
            —
            <span class="goodlink"><a href="mls_z_zzzi.html#mls_z_zzzi_d">64-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdmlah_by_indexed_elem"><a id="sve_intx_qrdmlah_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply-add high (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdmlah_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrdmlah_z_zzzi.html">SQRDMLAH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqrdmlah_z_zzzi.html#sqrdmlah_z_zzzi_h">16-bit</a></span></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">SQRDMLSH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">16-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrdmlah_z_zzzi.html">SQRDMLAH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqrdmlah_z_zzzi.html#sqrdmlah_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">SQRDMLSH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrdmlah_z_zzzi.html">SQRDMLAH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqrdmlah_z_zzzi.html#sqrdmlah_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">SQRDMLSH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdmlsh_z_zzzi.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mixed_dot_by_indexed_elem"><a id="sve_intx_mixed_dot_by_indexed_elem"/><h3 class="iclass">SVE mixed sign dot product (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mixed_dot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file usdot_z_zzzi.html unchanged">USDOT (indexed)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sudot_z_zzzi.html unchanged">SUDOT</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmla_long_by_indexed_elem"><a id="sve_intx_qdmla_long_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply-add (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmla_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmlalb_z_zzzi.html unchanged">SQDMLALB (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmlalb_z_zzzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmlalt_z_zzzi.html unchanged">SQDMLALT (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmlalt_z_zzzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmlslb_z_zzzi.html unchanged">SQDMLSLB (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmlslb_z_zzzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmlslt_z_zzzi.html unchanged">SQDMLSLT (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmlslt_z_zzzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmlalb_z_zzzi.html unchanged">SQDMLALB (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmlalb_z_zzzi.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmlalt_z_zzzi.html unchanged">SQDMLALT (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmlalt_z_zzzi.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmlslb_z_zzzi.html unchanged">SQDMLSLB (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmlslb_z_zzzi.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmlslt_z_zzzi.html unchanged">SQDMLSLT (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmlslt_z_zzzi.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cdot_by_indexed_elem"><a id="sve_intx_cdot_by_indexed_elem"/><h3 class="iclass">SVE2 complex integer dot product (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cdot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="cdot_z_zzzi.html">CDOT (indexed)</a></span>
            —
            <span class="goodlink"><a href="cdot_z_zzzi.html#cdot_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="cdot_z_zzzi.html">CDOT (indexed)</a></span>
            —
            <span class="goodlink"><a href="cdot_z_zzzi.html#cdot_z_zzzi_d">64-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cmla_by_indexed_elem"><a id="sve_intx_cmla_by_indexed_elem"/><h3 class="iclass">SVE2 complex integer multiply-add (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="cmla_z_zzzi.html">CMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="cmla_z_zzzi.html#cmla_z_zzzi_h">16-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="cmla_z_zzzi.html">CMLA (indexed)</a></span>
            —
            <span class="goodlink"><a href="cmla_z_zzzi.html#cmla_z_zzzi_s">32-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qrdcmla_by_indexed_elem"><a id="sve_intx_qrdcmla_by_indexed_elem"/><h3 class="iclass">SVE2 complex saturating multiply-add (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qrdcmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sqrdcmlah_z_zzzi.html unchanged">SQRDCMLAH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdcmlah_z_zzzi.html unchanged">16-bit</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file sqrdcmlah_z_zzzi.html unchanged">SQRDCMLAH (indexed)</span>
            —
            <span class="brokenlink" title="file sqrdcmlah_z_zzzi.html unchanged">32-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mla_long_by_indexed_elem"><a id="sve_intx_mla_long_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply-add long (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mla_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlalb_z_zzzi.html">SMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlalb_z_zzzi.html#smlalb_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlalt_z_zzzi.html">SMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlalt_z_zzzi.html#smlalt_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlalb_z_zzzi.html">UMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlalb_z_zzzi.html#umlalb_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlalt_z_zzzi.html">UMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlalt_z_zzzi.html#umlalt_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlslb_z_zzzi.html">SMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlslb_z_zzzi.html#smlslb_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlslt_z_zzzi.html">SMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlslt_z_zzzi.html#smlslt_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlslb_z_zzzi.html">UMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlslb_z_zzzi.html#umlslb_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlslt_z_zzzi.html">UMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlslt_z_zzzi.html#umlslt_z_zzzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlalb_z_zzzi.html">SMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlalb_z_zzzi.html#smlalb_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlalt_z_zzzi.html">SMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlalt_z_zzzi.html#smlalt_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlalb_z_zzzi.html">UMLALB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlalb_z_zzzi.html#umlalb_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlalt_z_zzzi.html">UMLALT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlalt_z_zzzi.html#umlalt_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smlslb_z_zzzi.html">SMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlslb_z_zzzi.html#smlslb_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smlslt_z_zzzi.html">SMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smlslt_z_zzzi.html#smlslt_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umlslb_z_zzzi.html">UMLSLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlslb_z_zzzi.html#umlslb_z_zzzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umlslt_z_zzzi.html">UMLSLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umlslt_z_zzzi.html#umlslt_z_zzzi_d">64-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mul_long_by_indexed_elem"><a id="sve_intx_mul_long_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply long (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mul_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smullb_z_zzi.html">SMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smullb_z_zzi.html#smullb_z_zzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smullt_z_zzi.html">SMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smullt_z_zzi.html#smullt_z_zzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umullb_z_zzi.html">UMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umullb_z_zzi.html#umullb_z_zzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umullt_z_zzi.html">UMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umullt_z_zzi.html#umullt_z_zzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smullb_z_zzi.html">SMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="smullb_z_zzi.html#smullb_z_zzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smullt_z_zzi.html">SMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="smullt_z_zzi.html#smullt_z_zzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umullb_z_zzi.html">UMULLB (indexed)</a></span>
            —
            <span class="goodlink"><a href="umullb_z_zzi.html#umullb_z_zzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umullt_z_zzi.html">UMULLT (indexed)</a></span>
            —
            <span class="goodlink"><a href="umullt_z_zzi.html#umullt_z_zzi_d">64-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmul_long_by_indexed_elem"><a id="sve_intx_qdmul_long_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">il</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmul_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmullb_z_zzi.html unchanged">SQDMULLB (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmullb_z_zzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmullt_z_zzi.html unchanged">SQDMULLT (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmullt_z_zzi.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmullb_z_zzi.html unchanged">SQDMULLB (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmullb_z_zzi.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmullt_z_zzi.html unchanged">SQDMULLT (indexed)</span>
            —
            <span class="brokenlink" title="file sqdmullt_z_zzi.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_qdmulh_by_indexed_elem"><a id="sve_intx_qdmulh_by_indexed_elem"/><h3 class="iclass">SVE2 saturating multiply high (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_qdmulh_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmulh_z_zzi.html">SQDMULH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmulh_z_zzi.html#sqdmulh_z_zzi_h">16-bit</a></span></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrdmulh_z_zzi.html">SQRDMULH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqrdmulh_z_zzi.html#sqrdmulh_z_zzi_h">16-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmulh_z_zzi.html">SQDMULH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmulh_z_zzi.html#sqdmulh_z_zzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrdmulh_z_zzi.html">SQRDMULH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqrdmulh_z_zzi.html#sqrdmulh_z_zzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqdmulh_z_zzi.html">SQDMULH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqdmulh_z_zzi.html#sqdmulh_z_zzi_d">64-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrdmulh_z_zzi.html">SQRDMULH (indexed)</a></span>
            —
            <span class="goodlink"><a href="sqrdmulh_z_zzi.html#sqrdmulh_z_zzi_d">64-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mul_by_indexed_elem"><a id="sve_intx_mul_by_indexed_elem"/><h3 class="iclass">SVE2 integer multiply (indexed)</h3><p>These instructions are under <a href="#sve_intx_by_indexed_elem">SVE Multiply - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mul_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname"><span class="goodlink"><a href="mul_z_zzi.html">MUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="mul_z_zzi.html#mul_z_zzi_h">16-bit</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="mul_z_zzi.html">MUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="mul_z_zzi.html#mul_z_zzi_s">32-bit</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="mul_z_zzi.html">MUL (indexed)</a></span>
            —
            <span class="goodlink"><a href="mul_z_zzi.html#mul_z_zzi_d">64-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_dot2"><a id="sve_intx_dot2"/><h3 class="iclass">SVE two-way dot product</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_z32_zzz.html unchanged">SDOT (2-way, vectors)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_z32_zzz.html unchanged">UDOT (2-way, vectors)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_dot2_by_indexed_elem"><a id="sve_intx_dot2_by_indexed_elem"/><h3 class="iclass">SVE two-way dot product (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opc</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_dot2_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sdot_z32_zzzi.html unchanged">SDOT (2-way, indexed)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file udot_z32_zzzi.html unchanged">UDOT (2-way, indexed)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_cons_widening"/>SVE2 Widening Integer Arithmetic</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#sve_intx_cons_arith_long">SVE2 integer add/subtract long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_intx_cons_arith_wide">SVE2 integer add/subtract wide</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_intx_cons_mul_long">SVE2 integer multiply long</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_cons_arith_long"><a id="sve_intx_cons_arith_long"/><h3 class="iclass">SVE2 integer add/subtract long</h3><p>These instructions are under <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_arith_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="saddlb_z_zz.html">SADDLB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="saddlt_z_zz.html">SADDLT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uaddlb_z_zz.html">UADDLB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uaddlt_z_zz.html">UADDLT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ssublb_z_zz.html">SSUBLB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ssublt_z_zz.html">SSUBLT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usublb_z_zz.html">USUBLB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="usublt_z_zz.html">USUBLT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sabdlb_z_zz.html">SABDLB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sabdlt_z_zz.html">SABDLT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uabdlb_z_zz.html">UABDLB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uabdlt_z_zz.html">UABDLT</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cons_arith_wide"><a id="sve_intx_cons_arith_wide"/><h3 class="iclass">SVE2 integer add/subtract wide</h3><p>These instructions are under <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_arith_wide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="saddwb_z_zz.html">SADDWB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="saddwt_z_zz.html">SADDWT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uaddwb_z_zz.html">UADDWB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uaddwt_z_zz.html">UADDWT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ssubwb_z_zz.html">SSUBWB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ssubwt_z_zz.html">SSUBWT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="usubwb_z_zz.html">USUBWB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="usubwt_z_zz.html">USUBWT</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_cons_mul_long"><a id="sve_intx_cons_mul_long"/><h3 class="iclass">SVE2 integer multiply long</h3><p>These instructions are under <a href="#sve_intx_cons_widening">SVE2 Widening Integer Arithmetic</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cons_mul_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqdmullb_z_zz.html unchanged">SQDMULLB (vectors)</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqdmullt_z_zz.html unchanged">SQDMULLT (vectors)</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="smullb_z_zz.html">SMULLB (vectors)</a></span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="smullt_z_zz.html">SMULLT (vectors)</a></span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="umullb_z_zz.html">UMULLB (vectors)</a></span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="umullt_z_zz.html">UMULLT (vectors)</a></span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="pmullb_z_zz.html">PMULLB</a></span>
            —
            <span class="goodlink"><a href="pmullb_z_zz.html#pmullb_z_zz_"><ins>16-bit</ins><del>low</del> <ins>or 64-bit elements</ins><del>halves</del></a></span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="pmullt_z_zz.html">PMULLT</a></span>
            —
            <span class="goodlink"><a href="pmullt_z_zz.html#pmullt_z_zz_"><ins>16-bit</ins><del>high</del> <ins>or 64-bit elements</ins><del>halves</del></a></span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="pmullb_z_zz.html">PMULLB</a></span>
            —
            <span class="goodlink"><a href="pmullb_z_zz.html#pmullb_z_zz_q"><ins>128-bit</ins><del>low</del> <ins>element</ins><del>halves (quadwords)</del></a></span></td><td>FEAT_SVE_PMULL128</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="pmullt_z_zz.html">PMULLT</a></span>
            —
            <span class="goodlink"><a href="pmullt_z_zz.html#pmullt_z_zz_q"><ins>128-bit</ins><del>high</del> <ins>element</ins><del>halves (quadwords)</del></a></span></td><td>FEAT_SVE_PMULL128</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_constructive"/>SVE Misc</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="1">0</td><td class="lr" colspan="5"/><td class="lr" colspan="2">10</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10xx
            </td><td class="iformname"><a href="#sve_intx_shift_long">SVE2 bitwise shift left long</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              10xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00xx
            </td><td class="iformname"><a href="#sve_intx_clong">SVE2 integer add/subtract interleaved long</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010x
            </td><td class="iformname"><a href="#sve_intx_eorx">SVE2 bitwise exclusive-or interleaved</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0110
            </td><td class="iformname"><a href="#sve_intx_mmla">SVE integer matrix multiply accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11xx
            </td><td class="iformname"><a href="#sve_intx_perm_bit">SVE2 bitwise permute</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_shift_long"><a id="sve_intx_shift_long"/><h3 class="iclass">SVE2 bitwise shift left long</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sshllb_z_zi.html">SSHLLB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sshllt_z_zi.html">SSHLLT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ushllb_z_zi.html">USHLLB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ushllt_z_zi.html">USHLLT</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_clong"><a id="sve_intx_clong"/><h3 class="iclass">SVE2 integer add/subtract interleaved long</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr">tb</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_clong"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">tb</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="saddlbt_z_zz.html">SADDLBT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ssublbt_z_zz.html">SSUBLBT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ssubltb_z_zz.html">SSUBLTB</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_eorx"><a id="sve_intx_eorx"/><h3 class="iclass">SVE2 bitwise exclusive-or interleaved</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tb</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_eorx"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">tb</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="eorbt_z_zz.html">EORBT</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="eortb_z_zz.html">EORTB</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_mmla"><a id="sve_intx_mmla"/><h3 class="iclass">SVE integer matrix multiply accumulate</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">uns</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_mmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">uns</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="smmla_z_zzz.html">SMMLA</a></span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="usmmla_z_zzz.html">USMMLA</a></span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="ummla_z_zzz.html">UMMLA</a></span></td><td>FEAT_I8MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_perm_bit"><a id="sve_intx_perm_bit"/><h3 class="iclass">SVE2 bitwise permute</h3><p>These instructions are under <a href="#sve_intx_constructive">SVE Misc</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_perm_bit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="bext_z_zz.html">BEXT</a></span></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="bdep_z_zz.html">BDEP</a></span></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="bgrp_z_zz.html">BGRP</a></span></td><td>FEAT_SVE_BitPerm</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_acc"/>SVE2 Accumulate</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="2">11</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="11"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_intx_cadd">SVE2 complex integer add</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0000
            </td><td class="bitfield">
              011
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_intx_aba_long">SVE2 integer absolute difference and accumulate long</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_intx_adc_long">SVE2 integer add/subtract long with carry</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_intx_sra">SVE2 bitwise shift right and accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_intx_shift_insert">SVE2 bitwise shift and insert</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_intx_aba">SVE2 integer absolute difference and accumulate</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_cadd"><a id="sve_intx_cadd"/><h3 class="iclass">SVE2 complex integer add</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">rot</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_cadd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cadd_z_zz.html">CADD</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqcadd_z_zz.html unchanged">SQCADD</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_aba_long"><a id="sve_intx_aba_long"/><h3 class="iclass">SVE2 integer absolute difference and accumulate long</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_aba_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sabalb_z_zzz.html">SABALB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sabalt_z_zzz.html">SABALT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uabalb_z_zzz.html">UABALB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uabalt_z_zzz.html">UABALT</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_adc_long"><a id="sve_intx_adc_long"/><h3 class="iclass">SVE2 integer add/subtract long with carry</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_adc_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="adclb_z_zzz.html">ADCLB</a></span></td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="adclt_z_zzz.html">ADCLT</a></span></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sbclb_z_zzz.html">SBCLB</a></span></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sbclt_z_zzz.html">SBCLT</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_sra"><a id="sve_intx_sra"/><h3 class="iclass">SVE2 bitwise shift right and accumulate</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">R</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_sra"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ssra_z_zi.html">SSRA</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="usra_z_zi.html">USRA</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="srsra_z_zi.html">SRSRA</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ursra_z_zi.html">URSRA</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_shift_insert"><a id="sve_intx_shift_insert"/><h3 class="iclass">SVE2 bitwise shift and insert</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">tszh</td><td class="lr">0</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_insert"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sri_z_zzi.html">SRI</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sli_z_zzi.html">SLI</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_aba"><a id="sve_intx_aba"/><h3 class="iclass">SVE2 integer absolute difference and accumulate</h3><p>These instructions are under <a href="#sve_intx_acc">SVE2 Accumulate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_aba"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="saba_z_zzz.html">SABA</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uaba_z_zzz.html">UABA</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_narrowing"/>SVE2 Narrowing</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr" colspan="1">1</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="2"/><td class="lr">op4</td><td class="lr" colspan="4"/><td class="lr">op5</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_extract_narrow">SVE2 saturating extract narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_multi_extract_narrow">SME2 multi-vec extract narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_shift_narrow">SVE2 bitwise shift right narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_intx_multi_shift_narrow">SME2 multi-vec shift narrow</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_intx_arith_narrow">SVE2 integer add/subtract narrow high part</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_intx_extract_narrow"><a id="sve_intx_extract_narrow"/><h3 class="iclass">SVE2 saturating extract narrow</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_extract_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqxtnb_z_zz.html unchanged">SQXTNB</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqxtnt_z_zz.html unchanged">SQXTNT</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file uqxtnb_z_zz.html unchanged">UQXTNB</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file uqxtnt_z_zz.html unchanged">UQXTNT</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sqxtunb_z_zz.html unchanged">SQXTUNB</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sqxtunt_z_zz.html unchanged">SQXTUNT</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_multi_extract_narrow"><a id="sve_intx_multi_extract_narrow"/><h3 class="iclass">SME2 multi-vec extract narrow</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_multi_extract_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">tszh</th><th class="bitfields" colspan="" rowspan="">tszl</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="sqcvtn_z_mz2.html">SQCVTN</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="uqcvtn_z_mz2.html">UQCVTN</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="sqcvtun_z_mz2.html">SQCVTUN</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_shift_narrow"><a id="sve_intx_shift_narrow"/><h3 class="iclass">SVE2 bitwise shift right narrow</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr" colspan="2">tszl</td><td class="lr" colspan="3">imm3</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="lr">R</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_shift_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqshrunb_z_zi.html">SQSHRUNB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqshrunt_z_zi.html">SQSHRUNT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrshrunb_z_zi.html">SQRSHRUNB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrshrunt_z_zi.html">SQRSHRUNT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="shrnb_z_zi.html">SHRNB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="shrnt_z_zi.html">SHRNT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="rshrnb_z_zi.html">RSHRNB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="rshrnt_z_zi.html">RSHRNT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqshrnb_z_zi.html">SQSHRNB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqshrnt_z_zi.html">SQSHRNT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sqrshrnb_z_zi.html">SQRSHRNB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrshrnt_z_zi.html">SQRSHRNT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uqshrnb_z_zi.html">UQSHRNB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqshrnt_z_zi.html">UQSHRNT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="uqrshrnb_z_zi.html">UQRSHRNB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqrshrnt_z_zi.html">UQRSHRNT</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_multi_shift_narrow"><a id="sve_intx_multi_shift_narrow"/><h3 class="iclass">SME2 multi-vec shift narrow</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">tszh</td><td class="lr">1</td><td class="lr">tszl</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td class="r">0</td><td class="lr">op</td><td class="lr">U</td><td class="lr">R</td><td class="lr">0</td><td class="lr" colspan="4">Zn</td><td class="lr">0</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_multi_shift_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">tszh</th><th class="bitfields" colspan="" rowspan="">tszl</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrshrun_z_mz2.html">SQRSHRUN</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sqrshrn_z_mz2.html">SQRSHRN</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="uqrshrn_z_mz2.html">UQRSHRN</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_arith_narrow"><a id="sve_intx_arith_narrow"/><h3 class="iclass">SVE2 integer add/subtract narrow high part</h3><p>These instructions are under <a href="#sve_intx_narrowing">SVE2 Narrowing</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">S</td><td class="lr">R</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_arith_narrow"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="addhnb_z_zz.html">ADDHNB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="addhnt_z_zz.html">ADDHNT</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="raddhnb_z_zz.html">RADDHNB</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="raddhnt_z_zz.html">RADDHNT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="subhnb_z_zz.html">SUBHNB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="subhnt_z_zz.html">SUBHNT</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="rsubhnb_z_zz.html">RSUBHNB</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="rsubhnt_z_zz.html">RSUBHNT</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_intx_match"><a id="sve_intx_match"/><h3 class="iclass">SVE2 character match</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">op</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_intx_match"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="match_p_p_zz.html">MATCH</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="nmatch_p_p_zz.html">NMATCH</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_intx_histseg"/>SVE2 Histogram Computation - Segment</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">101</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="iformname"><span class="goodlink"><a href="histseg_z_zz.html">HISTSEG</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><h2><a id="sve_intx_crypto"/>SVE2 Crypto Extensions</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01000101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="3">111</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="1"/><td class="lr" colspan="5">op3</td><td class="lr" colspan="5"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00000
            </td><td class="iformname"><a href="#sve_crypto_unary">SVE2 crypto unary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              != 00000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_binary_dest">SVE2 crypto destructive binary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_crypto_binary_const">SVE2 crypto constructive binary operations</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_crypto_unary"><a id="sve_crypto_unary"/><h3 class="iclass">SVE2 crypto unary operations</h3><p>These instructions are under <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_unary"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="aesmc_z_z.html">AESMC</a></span></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="aesimc_z_z.html">AESIMC</a></span></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_binary_dest"><a id="sve_crypto_binary_dest"/><h3 class="iclass">SVE2 crypto destructive binary operations</h3><p>These instructions are under <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_binary_dest"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="aese_z_zz.html">AESE</a></span></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="aesd_z_zz.html">AESD</a></span></td><td>FEAT_SVE_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sm4e_z_zz.html">SM4E</a></span></td><td>FEAT_SVE_SM4</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_crypto_binary_const"><a id="sve_crypto_binary_const"/><h3 class="iclass">SVE2 crypto constructive binary operations</h3><p>These instructions are under <a href="#sve_intx_crypto">SVE2 Crypto Extensions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_crypto_binary_const"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sm4ekey_z_zz.html">SM4EKEY</a></span></td><td>FEAT_SVE_SM4</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="rax1_z_zz.html">RAX1</a></span></td><td>FEAT_SVE_SHA3</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fcvt2"><a id="sve_fp_fcvt2"/><h3 class="iclass">SVE floating-point convert precision odd elements</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fcvt2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtxnt_z_p_z.html unchanged">FCVTXNT</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">FCVTNT</span>
            —
            <span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">single-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">FCVTLT</span>
            —
            <span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">half-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfcvtnt_z_p_z.html unchanged">BFCVTNT</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">FCVTNT</span>
            —
            <span class="brokenlink" title="file fcvtnt_z_p_z.html unchanged">double-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">FCVTLT</span>
            —
            <span class="brokenlink" title="file fcvtlt_z_p_z.html unchanged">single-precision to double-precision</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_pairwise"><a id="sve_fp_pairwise"/><h3 class="iclass">SVE2 floating-point pairwise operations</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_pairwise"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file faddp_z_p_zz.html unchanged">FADDP</span></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_z_p_zz.html unchanged">FMAXNMP</span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fminnmp_z_p_zz.html unchanged">FMINNMP</span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmaxp_z_p_zz.html unchanged">FMAXP</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fminp_z_p_zz.html unchanged">FMINP</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fast_redq"><a id="sve_fp_fast_redq"/><h3 class="iclass">SVE floating-point recursive reduction (quadwords)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fast_redq"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="faddqv_z_p_z.html">FADDQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="fmaxnmqv_z_p_z.html">FMAXNMQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="fminnmqv_z_p_z.html">FMINNMQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="fmaxqv_z_p_z.html">FMAXQV</a></span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="goodlink"><a href="fminqv_z_p_z.html">FMINQV</a></span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_by_indexed_elem"><a id="sve_fp_fma_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply-add (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr">op</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_z_zzzi.html unchanged">FMLA (indexed)</span>
            —
            <span class="brokenlink" title="file fmla_z_zzzi.html unchanged">half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_z_zzzi.html unchanged">FMLS (indexed)</span>
            —
            <span class="brokenlink" title="file fmls_z_zzzi.html unchanged">half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmla_z_zzzi.html unchanged">BFMLA (indexed)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmls_z_zzzi.html unchanged">BFMLS (indexed)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_z_zzzi.html unchanged">FMLA (indexed)</span>
            —
            <span class="brokenlink" title="file fmla_z_zzzi.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_z_zzzi.html unchanged">FMLS (indexed)</span>
            —
            <span class="brokenlink" title="file fmls_z_zzzi.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmla_z_zzzi.html unchanged">FMLA (indexed)</span>
            —
            <span class="brokenlink" title="file fmla_z_zzzi.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmls_z_zzzi.html unchanged">FMLS (indexed)</span>
            —
            <span class="brokenlink" title="file fmls_z_zzzi.html unchanged">double-precision</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fcmla_by_indexed_elem"><a id="sve_fp_fcmla_by_indexed_elem"/><h3 class="iclass">SVE floating-point complex multiply-add (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">rot</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fcmla_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcmla_z_zzzi.html unchanged">FCMLA (indexed)</span>
            —
            <span class="brokenlink" title="file fcmla_z_zzzi.html unchanged">half-precision</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcmla_z_zzzi.html unchanged">FCMLA (indexed)</span>
            —
            <span class="brokenlink" title="file fcmla_z_zzzi.html unchanged">single-precision</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fmul_by_indexed_elem"><a id="sve_fp_fmul_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply (indexed)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fmul_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmul_z_zzi.html unchanged">FMUL (indexed)</span>
            —
            <span class="brokenlink" title="file fmul_z_zzi.html unchanged">half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmul_z_zzi.html unchanged">BFMUL (indexed)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmul_z_zzi.html unchanged">FMUL (indexed)</span>
            —
            <span class="brokenlink" title="file fmul_z_zzi.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmul_z_zzi.html unchanged">FMUL (indexed)</span>
            —
            <span class="brokenlink" title="file fmul_z_zzi.html unchanged">double-precision</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_clamp"><a id="sve_fp_clamp"/><h3 class="iclass">SVE FP clamp</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_clamp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">!= 00</td><td class="iformname"><span class="brokenlink" title="file fclamp_z_zz.html unchanged">FCLAMP</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfclamp_z_zz.html unchanged">BFCLAMP</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma_w_by_indexed_elem"/>SVE Floating Point Widening Multiply-Add - Indexed</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><ins>01100100</ins></td><td class="lr"><ins>op0</ins></td><td class="lr" colspan="1"/><td class="lr" colspan="1"><ins>1</ins></td><td class="lr" colspan="5"/><td class="lr" colspan="2"><ins>01</ins></td><td class="lr"><ins>op1</ins></td><td class="lr" colspan="1"><ins>0</ins></td><td class="lr" colspan="12"/></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><del>01100100</del></td><td class="lr"><del>op0</del></td><td class="lr" colspan="1"/><td class="lr" colspan="1"><del>1</del></td><td class="lr" colspan="5"/><td class="lr" colspan="2"><del>01</del></td><td class="lr"><del>op1</del></td><td class="lr" colspan="1"><del>0</del></td><td class="lr" colspan="2"><del>op2</del></td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2"><ins>Decode fields</ins></th><th rowspan="2"><ins>Instruction details</ins></th></tr><tr><th class="bitfields"><ins>op0</ins></th><th class="bitfields"><ins>op1</ins></th></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#sve_fp_fdot_by_indexed_elem"><ins>SVE BFloat16 floating-point dot product (indexed)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_long_by_indexed_elem"><ins>SVE floating-point multiply-add long (indexed)</ins></a></td></tr></table><table class="instructiontable"><tr><th colspan="3"><del>Decode fields</del></th><th rowspan="2"><del>
            Instruction details
          </del></th></tr><tr><th class="bitfields"><del>op0</del></th><th class="bitfields"><del>op1</del></th><th class="bitfields"><del>op2</del></th></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              00
            </del></td><td class="iformname"><a href="#sve_fp_fdot_by_indexed_elem"><del>SVE BFloat16 floating-point dot product (indexed)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              != 00
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_long_by_indexed_elem"><del>SVE floating-point multiply-add long (indexed)</del></a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_fdot_by_indexed_elem"><a id="sve_fp_fdot_by_indexed_elem"/><h3 class="iclass">SVE BFloat16 floating-point dot product (indexed)</h3><p>These instructions are under <a href="#sve_fp_fma_w_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="2">i2</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><del>0 0</del> <ins>opc2</ins></td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fdot_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan=""><ins>opc2</ins></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file fdot_z_zzzi.html unchanged">FDOT (indexed)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="goodlink"><a href="bfdot_z_zzzi.html">BFDOT (indexed)</a></span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_long_by_indexed_elem"><a id="sve_fp_fma_long_by_indexed_elem"/><h3 class="iclass">SVE floating-point multiply-add long (indexed)</h3><p>These instructions are under <a href="#sve_fp_fma_w_by_indexed_elem">SVE Floating Point Widening Multiply-Add - Indexed</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="2">i3h</td><td class="lr" colspan="3">Zm</td><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="lr">0</td><td class="lr">i3l</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_long_by_indexed_elem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlalb_z_zzzi.html unchanged">FMLALB (indexed)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlalt_z_zzzi.html unchanged">FMLALT (indexed)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlslb_z_zzzi.html unchanged">FMLSLB (indexed)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlslt_z_zzzi.html unchanged">FMLSLT (indexed)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlalb_z_zzzi.html unchanged">BFMLALB (indexed)</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlalt_z_zzzi.html unchanged">BFMLALT (indexed)</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlslb_z_zzzi.html unchanged">BFMLSLB (indexed)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlslt_z_zzzi.html unchanged">BFMLSLT (indexed)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma_w"/>SVE Floating Point Widening Multiply-Add</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><ins>01100100</ins></td><td class="lr"><ins>op0</ins></td><td class="lr" colspan="1"/><td class="lr" colspan="1"><ins>1</ins></td><td class="lr" colspan="5"/><td class="lr" colspan="2"><ins>10</ins></td><td class="lr" colspan="1"/><td class="lr" colspan="2"><ins>00</ins></td><td class="lr" colspan="11"/></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><del>01100100</del></td><td class="lr"><del>op0</del></td><td class="lr" colspan="1"/><td class="lr" colspan="1"><del>1</del></td><td class="lr" colspan="5"/><td class="lr" colspan="2"><del>10</del></td><td class="lr"><del>op1</del></td><td class="lr" colspan="2"><del>00</del></td><td class="lr"><del>op2</del></td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1"><ins>Decode fields</ins></th><th rowspan="2"><ins>Instruction details</ins></th></tr><tr><th class="bitfields"><ins>op0</ins></th></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#sve_fp_fdot"><ins>SVE BFloat16 floating-point dot product</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><a href="#sve_fp_fma_long"><ins>SVE floating-point multiply-add long</ins></a></td></tr></table><table class="instructiontable"><tr><th colspan="3"><del>Decode fields</del></th><th rowspan="2"><del>
            Instruction details
          </del></th></tr><tr><th class="bitfields"><del>op0</del></th><th class="bitfields"><del>op1</del></th><th class="bitfields"><del>op2</del></th></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="#sve_fp_fdot"><del>SVE BFloat16 floating-point dot product</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_fma_long"><del>SVE floating-point multiply-add long</del></a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_fdot"><a id="sve_fp_fdot"/><h3 class="iclass">SVE BFloat16 floating-point dot product</h3><p>These instructions are under <a href="#sve_fp_fma_w">SVE Floating Point Widening Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>op</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="5"><ins>Zm</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>o2</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>o3</ins></td><td class="lr" colspan="5"><ins>Zn</ins></td><td class="lr" colspan="5"><ins>Zda</ins></td></tr><tr class="firstrow"><td class="l"><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>op</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="5"><del>Zm</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Zn</del></td><td class="lr" colspan="5"><del>Zda</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fdot"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan=""><ins>o2</ins></th><th class="bitfields" colspan="" rowspan=""><ins>o3</ins></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file fdot_z_zzz.html unchanged">FDOT (vectors)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield">1</td><td class="bitfield"><span class="goodlink"><a href="bfdot_z_zzz.html"><del>BFDOT (vectors)</del></a></span><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins><del>FEAT_BF16</del></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="bfdot_z_zzz.html"><ins>BFDOT (vectors)</ins></a></span></td><td><ins>FEAT_BF16</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fma_long"><a id="sve_fp_fma_long"/><h3 class="iclass">SVE floating-point multiply-add long</h3><p>These instructions are under <a href="#sve_fp_fma_w">SVE Floating Point Widening Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">o2</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr">T</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fma_long"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">T</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlalb_z_zzz.html unchanged">FMLALB (vectors)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlalt_z_zzz.html unchanged">FMLALT (vectors)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmlslb_z_zzz.html unchanged">FMLSLB (vectors)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmlslt_z_zzz.html unchanged">FMLSLT (vectors)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlalb_z_zzz.html unchanged">BFMLALB (vectors)</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlalt_z_zzz.html unchanged">BFMLALT (vectors)</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfmlslb_z_zzz.html unchanged">BFMLSLB (vectors)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfmlslt_z_zzz.html unchanged">BFMLSLT (vectors)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fmmla"><a id="sve_fp_fmmla"/><h3 class="iclass">SVE floating point matrix multiply accumulate</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fmmla"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="bfmmla_z_zzz.html">BFMMLA</a></span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="fmmla_z_zzz.html">FMMLA</a></span>
            —
            <span class="goodlink"><a href="fmmla_z_zzz.html#fmmla_z_zzz_s">32-bit element</a></span></td><td>FEAT_F32MM</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="fmmla_z_zzz.html">FMMLA</a></span>
            —
            <span class="goodlink"><a href="fmmla_z_zzz.html#fmmla_z_zzz_d">64-bit element</a></span></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_pd"><a id="sve_fp_3op_p_pd"/><h3 class="iclass">SVE floating-point compare vectors</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">op</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">o3</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_pd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCMGE</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCMGT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCMEQ</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCMNE</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCM&lt;cc> (vectors)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_zz.html unchanged">FCMUO</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file facge_p_p_zz.html unchanged">FAC&lt;cc></span>
            —
            <span class="brokenlink" title="file facge_p_p_zz.html unchanged">FACGE</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file facge_p_p_zz.html unchanged">FAC&lt;cc></span>
            —
            <span class="brokenlink" title="file facge_p_p_zz.html unchanged">FACGT</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_u_zd"><a id="sve_fp_3op_u_zd"/><h3 class="iclass">SVE floating-point arithmetic (unpredicated)</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_u_zd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ftsmul_z_zz.html">FTSMUL</a></span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file frecps_z_zz.html unchanged">FRECPS</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_z_zz.html unchanged">FRSQRTS</span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fadd_z_zz.html unchanged">FADD (vectors, unpredicated)</span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fsub_z_zz.html unchanged">FSUB (vectors, unpredicated)</span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fmul_z_zz.html unchanged">FMUL (vectors, unpredicated)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file bfadd_z_zz.html unchanged">BFADD (unpredicated)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file bfsub_z_zz.html unchanged">BFSUB (unpredicated)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file bfmul_z_zz.html unchanged">BFMUL (vectors, unpredicated)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_pred"/>SVE Floating Point Arithmetic - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3"/><td class="lr" colspan="3">100</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="6"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#sve_fp_2op_p_zds">SVE floating-point arithmetic (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="ftmad_z_zzi.html">FTMAD</a></span></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#sve_fp_2op_i_p_zds">SVE floating-point arithmetic with immediate (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              != 0000
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zds"><a id="sve_fp_2op_p_zds"/><h3 class="iclass">SVE floating-point arithmetic (predicated)</h3><p>These instructions are under <a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zds"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file fsubr_z_p_zz.html unchanged">FSUBR (vectors)</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fabd_z_p_zz.html unchanged">FABD</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fscale_z_p_zz.html unchanged">FSCALE</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file fmulx_z_p_zz.html unchanged">FMULX</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file fdivr_z_p_zz.html unchanged">FDIVR</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file fdiv_z_p_zz.html unchanged">FDIV</span></td><td>-</td></tr><tr><td class="bitfield"><ins>!= 00</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file fadd_z_p_zz.html unchanged"><ins>FADD (vectors, predicated)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>111x</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"><ins>0001</ins><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file fsub_z_p_zz.html unchanged"><ins>FSUB (vectors, predicated)</ins></span><span class="brokenlink" title="file fadd_z_p_zz.html unchanged"><del>FADD (vectors, predicated)</del></span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"><ins>0010</ins><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file fmul_z_p_zz.html unchanged"><ins>FMUL (vectors, predicated)</ins></span><span class="brokenlink" title="file fsub_z_p_zz.html unchanged"><del>FSUB (vectors, predicated)</del></span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"><ins>0100</ins><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file fmaxnm_z_p_zz.html unchanged"><ins>FMAXNM (vectors)</ins></span><span class="brokenlink" title="file fmul_z_p_zz.html unchanged"><del>FMUL (vectors, predicated)</del></span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"><ins>0101</ins><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file fminnm_z_p_zz.html unchanged"><ins>FMINNM (vectors)</ins></span><span class="brokenlink" title="file fmaxnm_z_p_zz.html unchanged"><del>FMAXNM (vectors)</del></span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"><ins>0110</ins><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file fmax_z_p_zz.html unchanged"><ins>FMAX (vectors)</ins></span><span class="brokenlink" title="file fminnm_z_p_zz.html unchanged"><del>FMINNM (vectors)</del></span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield"><ins>0111</ins><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file fmin_z_p_zz.html unchanged"><ins>FMIN (vectors)</ins></span><span class="brokenlink" title="file fmax_z_p_zz.html unchanged"><del>FMAX (vectors)</del></span></td><td>-</td></tr><tr><td class="bitfield"><del>!= </del>00</td><td class="bitfield"><ins>0000</ins><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file bfadd_z_p_zz.html unchanged"><ins>BFADD (predicated)</ins></span><span class="brokenlink" title="file fmin_z_p_zz.html unchanged"><del>FMIN (vectors)</del></span></td><td><ins>FEAT_B16B16</ins><del>-</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield"><ins>0001</ins><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file bfsub_z_p_zz.html unchanged"><ins>BFSUB (predicated)</ins></span><span class="brokenlink" title="file bfadd_z_p_zz.html unchanged"><del>BFADD (predicated)</del></span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield"><ins>0010</ins><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file bfmul_z_p_zz.html unchanged"><ins>BFMUL (vectors, predicated)</ins></span><span class="brokenlink" title="file bfsub_z_p_zz.html unchanged"><del>BFSUB (predicated)</del></span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield"><ins>0100</ins><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file bfmaxnm_z_p_zz.html unchanged"><ins>BFMAXNM</ins></span><span class="brokenlink" title="file bfmul_z_p_zz.html unchanged"><del>BFMUL (vectors, predicated)</del></span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield"><ins>0101</ins><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file bfminnm_z_p_zz.html unchanged"><ins>BFMINNM</ins></span><span class="brokenlink" title="file bfmaxnm_z_p_zz.html unchanged"><del>BFMAXNM</del></span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield"><ins>0110</ins><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file bfmax_z_p_zz.html unchanged"><ins>BFMAX</ins></span><span class="brokenlink" title="file bfminnm_z_p_zz.html unchanged"><del>BFMINNM</del></span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield"><ins>0111</ins><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file bfmin_z_p_zz.html unchanged"><ins>BFMIN</ins></span><span class="brokenlink" title="file bfmax_z_p_zz.html unchanged"><del>BFMAX</del></span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file bfmin_z_p_zz.html unchanged"><del>BFMIN</del></span></td><td><del>FEAT_B16B16</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_i_p_zds"><a id="sve_fp_2op_i_p_zds"/><h3 class="iclass">SVE floating-point arithmetic with immediate (predicated)</h3><p>These instructions are under <a href="#sve_fp_pred">SVE Floating Point Arithmetic - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">i1</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_i_p_zds"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fadd_z_p_zs.html unchanged">FADD (immediate)</span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fsub_z_p_zs.html unchanged">FSUB (immediate)</span></td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fmul_z_p_zs.html unchanged">FMUL (immediate)</span></td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fsubr_z_p_zs.html unchanged">FSUBR (immediate)</span></td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_z_p_zs.html unchanged">FMAXNM (immediate)</span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fminnm_z_p_zs.html unchanged">FMINNM (immediate)</span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmax_z_p_zs.html unchanged">FMAX (immediate)</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmin_z_p_zs.html unchanged">FMIN (immediate)</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_unary"/>SVE Floating Point Unary Operations - Predicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">0</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">101</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_a">SVE floating-point round to integral value</a></td></tr><tr class="instructiontable"><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_b_0">SVE floating-point convert precision</a></td></tr><tr class="instructiontable"><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_b_1">SVE floating-point unary operations</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_c">SVE integer convert to floating-point</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11x
            </td><td class="iformname"><a href="#sve_fp_2op_p_zd_d">SVE floating-point convert to integer</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_a"><a id="sve_fp_2op_p_zd_a"/><h3 class="iclass">SVE floating-point round to integral value</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">nearest with ties to even</span></td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">toward plus infinity</span></td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">toward minus infinity</span></td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">toward zero</span></td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">nearest with ties to away</span></td></tr><tr><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">current mode signalling inexact</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frinta_z_p_z.html unchanged">FRINT&lt;r></span>
            —
            <span class="brokenlink" title="file frinta_z_p_z.html unchanged">current mode</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_b_0"><a id="sve_fp_2op_p_zd_b_0"/><h3 class="iclass">SVE floating-point convert precision</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_b_0"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">x0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvtx_z_p_z.html unchanged">FCVTX</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">single-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">half-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file bfcvt_z_p_z.html unchanged">BFCVT</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">double-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">half-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">double-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcvt_z_p_z.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_z_p_z.html unchanged">single-precision to double-precision</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_b_1"><a id="sve_fp_2op_p_zd_b_1"/><h3 class="iclass">SVE floating-point unary operations</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_b_1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file frecpx_z_p_z.html unchanged">FRECPX</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fsqrt_z_p_z.html unchanged">FSQRT</span></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_c"><a id="sve_fp_2op_p_zd_c"/><h3 class="iclass">SVE integer convert to floating-point</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc2</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_c"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_z_p_z.html unchanged">SCVTF</span>
            —
            <span class="brokenlink" title="file scvtf_z_p_z.html unchanged">16-bit to half-precision</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">UCVTF</span>
            —
            <span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">16-bit to half-precision</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_z_p_z.html unchanged">SCVTF</span>
            —
            <span class="brokenlink" title="file scvtf_z_p_z.html unchanged">32-bit to half-precision</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">UCVTF</span>
            —
            <span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">32-bit to half-precision</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_z_p_z.html unchanged">SCVTF</span>
            —
            <span class="brokenlink" title="file scvtf_z_p_z.html unchanged">64-bit to half-precision</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">UCVTF</span>
            —
            <span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">64-bit to half-precision</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_z_p_z.html unchanged">SCVTF</span>
            —
            <span class="brokenlink" title="file scvtf_z_p_z.html unchanged">32-bit to single-precision</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">UCVTF</span>
            —
            <span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">32-bit to single-precision</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_z_p_z.html unchanged">SCVTF</span>
            —
            <span class="brokenlink" title="file scvtf_z_p_z.html unchanged">32-bit to double-precision</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">UCVTF</span>
            —
            <span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">32-bit to double-precision</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_z_p_z.html unchanged">SCVTF</span>
            —
            <span class="brokenlink" title="file scvtf_z_p_z.html unchanged">64-bit to single-precision</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">UCVTF</span>
            —
            <span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">64-bit to single-precision</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file scvtf_z_p_z.html unchanged">SCVTF</span>
            —
            <span class="brokenlink" title="file scvtf_z_p_z.html unchanged">64-bit to double-precision</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">UCVTF</span>
            —
            <span class="brokenlink" title="file ucvtf_z_p_z.html unchanged">64-bit to double-precision</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_zd_d"><a id="sve_fp_2op_p_zd_d"/><h3 class="iclass">SVE floating-point convert to integer</h3><p>These instructions are under <a href="#sve_fp_unary">SVE Floating Point Unary Operations - Predicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opc2</td><td class="lr">U</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_zd_d"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file flogb_z_p_z.html unchanged">FLOGB</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">half-precision to 16-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">half-precision to 16-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">half-precision to 32-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">half-precision to 32-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">half-precision to 64-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">half-precision to 64-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">single-precision to 32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">single-precision to 32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">double-precision to 32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">double-precision to 32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">single-precision to 64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">single-precision to 64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">FCVTZS</span>
            —
            <span class="brokenlink" title="file fcvtzs_z_p_z.html unchanged">double-precision to 64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">FCVTZU</span>
            —
            <span class="brokenlink" title="file fcvtzu_z_p_z.html unchanged">double-precision to 64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_fast_red"><a id="sve_fp_fast_red"/><h3 class="iclass">SVE floating-point recursive reduction</h3><p>These instructions are under <a href="#sve">SVE encodings</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Vd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_fast_red"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file faddv_v_p_z.html unchanged">FADDV</span></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmv_v_p_z.html unchanged">FMAXNMV</span></td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fminnmv_v_p_z.html unchanged">FMINNMV</span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmaxv_v_p_z.html unchanged">FMAXV</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fminv_v_p_z.html unchanged">FMINV</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_unary_unpred"/>SVE Floating Point Unary Operations - Unpredicated</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">001</td><td class="lr" colspan="3"/><td class="lr" colspan="4">0011</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_fp_2op_u_zd">SVE floating-point reciprocal estimate (unpredicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_u_zd"><a id="sve_fp_2op_u_zd"/><h3 class="iclass">SVE floating-point reciprocal estimate (unpredicated)</h3><p>These instructions are under <a href="#sve_fp_unary_unpred">SVE Floating Point Unary Operations - Unpredicated</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_u_zd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file frecpe_z_z.html unchanged">FRECPE</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frsqrte_z_z.html unchanged">FRSQRTE</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_cmpzero"/>SVE Floating Point Compare - with Zero</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">010</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">001</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_2op_p_pd">SVE floating-point compare with zero</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_pd"><a id="sve_fp_2op_p_pd"/><h3 class="iclass">SVE floating-point compare with zero</h3><p>These instructions are under <a href="#sve_fp_cmpzero">SVE Floating Point Compare - with Zero</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">eq</td><td class="lr">lt</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">ne</td><td class="lr" colspan="4">Pd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_pd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">eq</th><th class="bitfields" colspan="" rowspan="">lt</th><th class="bitfields" colspan="" rowspan="">ne</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCMGE</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCMGT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCMLT</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCMLE</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCMEQ</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCM&lt;cc> (zero)</span>
            —
            <span class="brokenlink" title="file fcmeq_p_p_z0.html unchanged">FCMNE</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_slowreduce"/>SVE Floating Point Accumulating Reduction</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="3">011</td><td class="lr">op0</td><td class="lr" colspan="2"/><td class="lr" colspan="3">001</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_2op_p_vd">SVE floating-point serial reduction (predicated)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_2op_p_vd"><a id="sve_fp_2op_p_vd"/><h3 class="iclass">SVE floating-point serial reduction (predicated)</h3><p>These instructions are under <a href="#sve_fp_slowreduce">SVE Floating Point Accumulating Reduction</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Vdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_2op_p_vd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="fadda_v_p_z.html">FADDA</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_fp_fma"/>SVE Floating Point Multiply-Add</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">01100101</td><td class="lr" colspan="2"/><td class="lr" colspan="1">1</td><td class="lr" colspan="5"/><td class="lr">op0</td><td class="lr" colspan="15"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_fp_3op_p_zds_a">SVE floating-point multiply-accumulate writing addend</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_fp_3op_p_zds_b">SVE floating-point multiply-accumulate writing multiplicand</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_zds_a"><a id="sve_fp_3op_p_zds_a"/><h3 class="iclass">SVE floating-point multiply-accumulate writing addend</h3><p>These instructions are under <a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zda</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_zds_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fnmla_z_p_zzz.html unchanged">FNMLA</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fnmls_z_p_zzz.html unchanged">FNMLS</span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmla_z_p_zzz.html unchanged">FMLA (vectors)</span></td><td>-</td></tr><tr><td class="bitfield">!= 00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fmls_z_p_zzz.html unchanged">FMLS (vectors)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file bfmla_z_p_zzz.html unchanged">BFMLA (vectors)</span></td><td>FEAT_B16B16</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file bfmls_z_p_zzz.html unchanged">BFMLS (vectors)</span></td><td>FEAT_B16B16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_fp_3op_p_zds_b"><a id="sve_fp_3op_p_zds_b"/><h3 class="iclass">SVE floating-point multiply-accumulate writing multiplicand</h3><p>These instructions are under <a href="#sve_fp_fma">SVE Floating Point Multiply-Add</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Za</td><td class="lr">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zm</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_fp_3op_p_zds_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fmad_z_p_zzz.html unchanged">FMAD</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fmsb_z_p_zzz.html unchanged">FMSB</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file fnmad_z_p_zzz.html unchanged">FNMAD</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fnmsb_z_p_zzz.html unchanged">FNMSB</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_mem32"/>SVE Memory - 32-bit Gather and Unsized Contiguous</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1000010</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_32b_prfm_sv">SVE 32-bit gather prefetch (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_sv_a">SVE 32-bit gather load halfwords (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_sv_b">SVE 32-bit gather load words (scalar plus 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file ldr_p_bi.html unchanged">LDR (predicate)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file ldr_z_bi.html unchanged">LDR (vector)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_prfm_si">SVE contiguous prefetch (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_vs">SVE 32-bit gather load (scalar plus 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gldnt_vs">SVE2 32-bit gather non-temporal load (vector plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              110
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_prfm_ss">SVE contiguous prefetch (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_32b_prfm_vi">SVE 32-bit gather prefetch (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              11x
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_32b_gld_vi">SVE 32-bit gather load (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1x
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_ld_dup">SVE load and broadcast element</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_32b_prfm_sv"><a id="sve_mem_32b_prfm_sv"/><h3 class="iclass">SVE 32-bit gather prefetch (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_prfm_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="prfb_i_p_bz.html">PRFB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="prfh_i_p_bz.html">PRFH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="prfw_i_p_bz.html">PRFW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="prfd_i_p_bz.html">PRFD (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_sv_a"><a id="sve_mem_32b_gld_sv_a"/><h3 class="iclass">SVE 32-bit gather load halfwords (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_sv_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_sv_b"><a id="sve_mem_32b_gld_sv_b"/><h3 class="iclass">SVE 32-bit gather load words (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_sv_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_prfm_si"><a id="sve_mem_prfm_si"/><h3 class="iclass">SVE contiguous prefetch (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="6">imm6</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_prfm_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_bi.html unchanged">PRFB (scalar plus immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_bi.html unchanged">PRFH (scalar plus immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_bi.html unchanged">PRFW (scalar plus immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_bi.html unchanged">PRFD (scalar plus immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_vs"><a id="sve_mem_32b_gld_vs"/><h3 class="iclass">SVE 32-bit gather load (scalar plus 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 11</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td/><td/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 11 &amp;&amp; opc != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sb_z_p_bz.html">LD1SB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sb_z_p_bz.html">LDFF1SB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_z_p_bz.html">LD1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_bz.html">LDFF1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gldnt_vs"><a id="sve_mem_32b_gldnt_vs"/><h3 class="iclass">SVE2 32-bit gather non-temporal load (vector plus scalar)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gldnt_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldnt1sb_z_p_ar.html">LDNT1SB</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_z_p_ar.html">LDNT1B (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldnt1sh_z_p_ar.html">LDNT1SH</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_z_p_ar.html">LDNT1H (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_z_p_ar.html">LDNT1W (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_prfm_ss"><a id="sve_mem_prfm_ss"/><h3 class="iclass">SVE contiguous prefetch (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_prfm_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file prfb_i_p_br.html unchanged">PRFB (scalar plus scalar)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file prfh_i_p_br.html unchanged">PRFH (scalar plus scalar)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file prfw_i_p_br.html unchanged">PRFW (scalar plus scalar)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file prfd_i_p_br.html unchanged">PRFD (scalar plus scalar)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_prfm_vi"><a id="sve_mem_32b_prfm_vi"/><h3 class="iclass">SVE 32-bit gather prefetch (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_prfm_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="prfb_i_p_ai.html">PRFB (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="prfh_i_p_ai.html">PRFH (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="prfw_i_p_ai.html">PRFW (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="prfd_i_p_ai.html">PRFD (vector plus immediate)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_32b_gld_vi"><a id="sve_mem_32b_gld_vi"/><h3 class="iclass">SVE 32-bit gather load (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_32b_gld_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sb_z_p_ai.html">LD1SB (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sb_z_p_ai.html">LDFF1SB (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_z_p_ai.html">LD1B (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_ai.html">LDFF1B (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sh_z_p_ai.html">LD1SH (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_ai.html">LDFF1SH (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_z_p_ai.html">LD1H (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_ai.html">LDFF1H (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_z_p_ai.html">LD1W (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_ai.html">LDFF1W (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ld_dup"><a id="sve_mem_ld_dup"/><h3 class="iclass">SVE load and broadcast element</h3><p>These instructions are under <a href="#sve_mem32">SVE Memory - 32-bit Gather and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtypeh</td><td class="lr">1</td><td class="lr" colspan="6">imm6</td><td class="lr">1</td><td class="lr" colspan="2">dtypel</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ld_dup"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtypeh</th><th class="bitfields" colspan="" rowspan="">dtypel</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">LD1RB</span>
            —
            <span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">8-bit element</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">LD1RB</span>
            —
            <span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">LD1RB</span>
            —
            <span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">LD1RB</span>
            —
            <span class="brokenlink" title="file ld1rb_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rsw_z_p_bi.html unchanged">LD1RSW</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">LD1RH</span>
            —
            <span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">LD1RH</span>
            —
            <span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">LD1RH</span>
            —
            <span class="brokenlink" title="file ld1rh_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rsh_z_p_bi.html unchanged">LD1RSH</span>
            —
            <span class="brokenlink" title="file ld1rsh_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rsh_z_p_bi.html unchanged">LD1RSH</span>
            —
            <span class="brokenlink" title="file ld1rsh_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1rw_z_p_bi.html unchanged">LD1RW</span>
            —
            <span class="brokenlink" title="file ld1rw_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1rw_z_p_bi.html unchanged">LD1RW</span>
            —
            <span class="brokenlink" title="file ld1rw_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">LD1RSB</span>
            —
            <span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">LD1RSB</span>
            —
            <span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">LD1RSB</span>
            —
            <span class="brokenlink" title="file ld1rsb_z_p_bi.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1rd_z_p_bi.html unchanged">LD1RD</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memcld"/>SVE Memory - Contiguous Load</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1010010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_cldnt_si">SVE contiguous non-temporal load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_mem_cld_si_q">SVE contiguous load (quadwords, scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_eldq_si">SVE load multiple structures (quadwords, scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_mem_cld_ss_q">SVE contiguous load (quadwords, scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_mem_cldnt_ss">SVE contiguous non-temporal load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname"><a href="#sve_mem_eldq_ss">SVE load multiple structures (quadwords, scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield">
              100
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              0
            </td><td class="bitfield">
              111
            </td><td class="iformname"><a href="#sve_mem_eld_si">SVE load multiple structures (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              111
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield"></td><td class="bitfield">
              110
            </td><td class="iformname"><a href="#sve_mem_eld_ss">SVE load multiple structures (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              001
            </td><td class="iformname"><a href="#sve_mem_ldqr_si">SVE load and broadcast quadword (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_mem_cld_si">SVE contiguous load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield">
              101
            </td><td class="iformname"><a href="#sve_mem_cldnf_si">SVE contiguous non-fault load (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><a href="#sve_mem_ldqr_ss">SVE load and broadcast quadword (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              010
            </td><td class="iformname"><a href="#sve_mem_cld_ss">SVE contiguous load (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              011
            </td><td class="iformname"><a href="#sve_mem_cldff_ss">SVE contiguous first-fault load (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cldnt_si"><a id="sve_mem_cldnt_si"/><h3 class="iclass">SVE contiguous non-temporal load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnt_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_z_p_bi.html unchanged">LDNT1B (scalar plus immediate, single register)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_z_p_bi.html unchanged">LDNT1H (scalar plus immediate, single register)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_z_p_bi.html unchanged">LDNT1W (scalar plus immediate, single register)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_z_p_bi.html unchanged">LDNT1D (scalar plus immediate, single register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_si_q"><a id="sve_mem_cld_si_q"/><h3 class="iclass">SVE contiguous load (quadwords, scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtype</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_si_q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">LD1W (scalar plus immediate, single register)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_bi.html unchanged">LD1D (scalar plus immediate, single register)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eldq_si"><a id="sve_mem_eldq_si"/><h3 class="iclass">SVE load multiple structures (quadwords, scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eldq_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2q_z_p_bi.html unchanged">LD2Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3q_z_p_bi.html unchanged">LD3Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4q_z_p_bi.html unchanged">LD4Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_ss_q"><a id="sve_mem_cld_ss_q"/><h3 class="iclass">SVE contiguous load (quadwords, scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">dtype</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_ss_q"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_br.html unchanged">LD1W (scalar plus scalar, single register)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_br.html unchanged">LD1D (scalar plus scalar, single register)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldnt_ss"><a id="sve_mem_cldnt_ss"/><h3 class="iclass">SVE contiguous non-temporal load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnt_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ldnt1b_z_p_br.html unchanged">LDNT1B (scalar plus scalar, single register)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldnt1h_z_p_br.html unchanged">LDNT1H (scalar plus scalar, single register)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldnt1w_z_p_br.html unchanged">LDNT1W (scalar plus scalar, single register)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldnt1d_z_p_br.html unchanged">LDNT1D (scalar plus scalar, single register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eldq_ss"><a id="sve_mem_eldq_ss"/><h3 class="iclass">SVE load multiple structures (quadwords, scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eldq_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2q_z_p_br.html unchanged">LD2Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3q_z_p_br.html unchanged">LD3Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4q_z_p_br.html unchanged">LD4Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eld_si"><a id="sve_mem_eld_si"/><h3 class="iclass">SVE load multiple structures (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td/><td colspan="4"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eld_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2b_z_p_bi.html unchanged">LD2B (scalar plus immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3b_z_p_bi.html unchanged">LD3B (scalar plus immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4b_z_p_bi.html unchanged">LD4B (scalar plus immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2h_z_p_bi.html unchanged">LD2H (scalar plus immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3h_z_p_bi.html unchanged">LD3H (scalar plus immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4h_z_p_bi.html unchanged">LD4H (scalar plus immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2w_z_p_bi.html unchanged">LD2W (scalar plus immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3w_z_p_bi.html unchanged">LD3W (scalar plus immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4w_z_p_bi.html unchanged">LD4W (scalar plus immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2d_z_p_bi.html unchanged">LD2D (scalar plus immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3d_z_p_bi.html unchanged">LD3D (scalar plus immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4d_z_p_bi.html unchanged">LD4D (scalar plus immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_eld_ss"><a id="sve_mem_eld_ss"/><h3 class="iclass">SVE load multiple structures (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td colspan="5"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_eld_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2b_z_p_br.html unchanged">LD2B (scalar plus scalar)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3b_z_p_br.html unchanged">LD3B (scalar plus scalar)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4b_z_p_br.html unchanged">LD4B (scalar plus scalar)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2h_z_p_br.html unchanged">LD2H (scalar plus scalar)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3h_z_p_br.html unchanged">LD3H (scalar plus scalar)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4h_z_p_br.html unchanged">LD4H (scalar plus scalar)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2w_z_p_br.html unchanged">LD2W (scalar plus scalar)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3w_z_p_br.html unchanged">LD3W (scalar plus scalar)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4w_z_p_br.html unchanged">LD4W (scalar plus scalar)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2d_z_p_br.html unchanged">LD2D (scalar plus scalar)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ld3d_z_p_br.html unchanged">LD3D (scalar plus scalar)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ld4d_z_p_br.html unchanged">LD4D (scalar plus scalar)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ldqr_si"><a id="sve_mem_ldqr_si"/><h3 class="iclass">SVE load and broadcast quadword (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">ssz</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ldqr_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">ssz</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqb_z_p_bi.html unchanged">LD1RQB (scalar plus immediate)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="ld1rob_z_p_bi.html">LD1ROB (scalar plus immediate)</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqh_z_p_bi.html unchanged">LD1RQH (scalar plus immediate)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="ld1roh_z_p_bi.html">LD1ROH (scalar plus immediate)</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqw_z_p_bi.html unchanged">LD1RQW (scalar plus immediate)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="ld1row_z_p_bi.html">LD1ROW (scalar plus immediate)</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqd_z_p_bi.html unchanged">LD1RQD (scalar plus immediate)</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="ld1rod_z_p_bi.html">LD1ROD (scalar plus immediate)</a></span></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_si"><a id="sve_mem_cld_si"/><h3 class="iclass">SVE contiguous load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">LD1B (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">8-bit element</span></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">LD1B (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">LD1B (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">LD1B (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_bi.html unchanged">LD1SW (scalar plus immediate)</span></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">LD1H (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">LD1H (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">LD1H (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bi.html unchanged">LD1SH (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sh_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_bi.html unchanged">LD1SH (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sh_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">LD1W (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">LD1W (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file ld1w_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">LD1SB (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">LD1SB (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">LD1SB (scalar plus immediate)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_bi.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_bi.html unchanged">LD1D (scalar plus immediate, single register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldnf_si"><a id="sve_mem_cldnf_si"/><h3 class="iclass">SVE contiguous non-fault load (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldnf_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="ldnf1b_z_p_bi.html">LDNF1B</a></span>
            —
            <span class="goodlink"><a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u8">8-bit element</a></span></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="goodlink"><a href="ldnf1b_z_p_bi.html">LDNF1B</a></span>
            —
            <span class="goodlink"><a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u16">16-bit element</a></span></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="ldnf1b_z_p_bi.html">LDNF1B</a></span>
            —
            <span class="goodlink"><a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u32">32-bit element</a></span></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="ldnf1b_z_p_bi.html">LDNF1B</a></span>
            —
            <span class="goodlink"><a href="ldnf1b_z_p_bi.html#ldnf1b_z_p_bi_u64">64-bit element</a></span></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="goodlink"><a href="ldnf1sw_z_p_bi.html">LDNF1SW</a></span></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="goodlink"><a href="ldnf1h_z_p_bi.html">LDNF1H</a></span>
            —
            <span class="goodlink"><a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u16">16-bit element</a></span></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><span class="goodlink"><a href="ldnf1h_z_p_bi.html">LDNF1H</a></span>
            —
            <span class="goodlink"><a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u32">32-bit element</a></span></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><span class="goodlink"><a href="ldnf1h_z_p_bi.html">LDNF1H</a></span>
            —
            <span class="goodlink"><a href="ldnf1h_z_p_bi.html#ldnf1h_z_p_bi_u64">64-bit element</a></span></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><span class="goodlink"><a href="ldnf1sh_z_p_bi.html">LDNF1SH</a></span>
            —
            <span class="goodlink"><a href="ldnf1sh_z_p_bi.html#ldnf1sh_z_p_bi_s64">64-bit element</a></span></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><span class="goodlink"><a href="ldnf1sh_z_p_bi.html">LDNF1SH</a></span>
            —
            <span class="goodlink"><a href="ldnf1sh_z_p_bi.html#ldnf1sh_z_p_bi_s32">32-bit element</a></span></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><span class="goodlink"><a href="ldnf1w_z_p_bi.html">LDNF1W</a></span>
            —
            <span class="goodlink"><a href="ldnf1w_z_p_bi.html#ldnf1w_z_p_bi_u32">32-bit element</a></span></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><span class="goodlink"><a href="ldnf1w_z_p_bi.html">LDNF1W</a></span>
            —
            <span class="goodlink"><a href="ldnf1w_z_p_bi.html#ldnf1w_z_p_bi_u64">64-bit element</a></span></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><span class="goodlink"><a href="ldnf1sb_z_p_bi.html">LDNF1SB</a></span>
            —
            <span class="goodlink"><a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s64">64-bit element</a></span></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="ldnf1sb_z_p_bi.html">LDNF1SB</a></span>
            —
            <span class="goodlink"><a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s32">32-bit element</a></span></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="goodlink"><a href="ldnf1sb_z_p_bi.html">LDNF1SB</a></span>
            —
            <span class="goodlink"><a href="ldnf1sb_z_p_bi.html#ldnf1sb_z_p_bi_s16">16-bit element</a></span></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="goodlink"><a href="ldnf1d_z_p_bi.html">LDNF1D</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_ldqr_ss"><a id="sve_mem_ldqr_ss"/><h3 class="iclass">SVE load and broadcast quadword (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">ssz</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_ldqr_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">ssz</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqb_z_p_br.html unchanged">LD1RQB (scalar plus scalar)</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="ld1rob_z_p_br.html">LD1ROB (scalar plus scalar)</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqh_z_p_br.html unchanged">LD1RQH (scalar plus scalar)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="ld1roh_z_p_br.html">LD1ROH (scalar plus scalar)</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqw_z_p_br.html unchanged">LD1RQW (scalar plus scalar)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="ld1row_z_p_br.html">LD1ROW (scalar plus scalar)</a></span></td><td>FEAT_F64MM</td></tr><tr><td class="bitfield">11</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1rqd_z_p_br.html unchanged">LD1RQD (scalar plus scalar)</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="ld1rod_z_p_br.html">LD1ROD (scalar plus scalar)</a></span></td><td>FEAT_F64MM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cld_ss"><a id="sve_mem_cld_ss"/><h3 class="iclass">SVE contiguous load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cld_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_br.html unchanged">LD1B (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_br.html unchanged">8-bit element</span></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_br.html unchanged">LD1B (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_br.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_br.html unchanged">LD1B (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_br.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ld1b_z_p_br.html unchanged">LD1B (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1b_z_p_br.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld1sw_z_p_br.html unchanged">LD1SW (scalar plus scalar)</span></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_br.html unchanged">LD1H (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_br.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_br.html unchanged">LD1H (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_br.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1h_z_p_br.html unchanged">LD1H (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1h_z_p_br.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_br.html unchanged">LD1SH (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sh_z_p_br.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file ld1sh_z_p_br.html unchanged">LD1SH (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sh_z_p_br.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_br.html unchanged">LD1W (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1w_z_p_br.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file ld1w_z_p_br.html unchanged">LD1W (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file ld1w_z_p_br.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">LD1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">64-bit element</span></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">LD1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">32-bit element</span></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">LD1SB (scalar plus scalar)</span>
            —
            <span class="brokenlink" title="file ld1sb_z_p_br.html unchanged">16-bit element</span></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file ld1d_z_p_br.html unchanged">LD1D (scalar plus scalar, single register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cldff_ss"><a id="sve_mem_cldff_ss"/><h3 class="iclass">SVE contiguous first-fault load (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcld">SVE Memory - Contiguous Load</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">dtype</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cldff_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">dtype</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_br.html">LDFF1B (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u8">8-bit element</a></span></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_br.html">LDFF1B (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u16">16-bit element</a></span></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_br.html">LDFF1B (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u32">32-bit element</a></span></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_br.html">LDFF1B (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1b_z_p_br.html#ldff1b_z_p_br_u64">64-bit element</a></span></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><span class="goodlink"><a href="ldff1sw_z_p_br.html">LDFF1SW (scalar plus scalar)</a></span></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_br.html">LDFF1H (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u16">16-bit element</a></span></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_br.html">LDFF1H (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u32">32-bit element</a></span></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_br.html">LDFF1H (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1h_z_p_br.html#ldff1h_z_p_br_u64">64-bit element</a></span></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_br.html">LDFF1SH (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1sh_z_p_br.html#ldff1sh_z_p_br_s64">64-bit element</a></span></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_br.html">LDFF1SH (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1sh_z_p_br.html#ldff1sh_z_p_br_s32">32-bit element</a></span></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_br.html">LDFF1W (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1w_z_p_br.html#ldff1w_z_p_br_u32">32-bit element</a></span></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_br.html">LDFF1W (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1w_z_p_br.html#ldff1w_z_p_br_u64">64-bit element</a></span></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><span class="goodlink"><a href="ldff1sb_z_p_br.html">LDFF1SB (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s64">64-bit element</a></span></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="ldff1sb_z_p_br.html">LDFF1SB (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s32">32-bit element</a></span></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><span class="goodlink"><a href="ldff1sb_z_p_br.html">LDFF1SB (scalar plus scalar)</a></span>
            —
            <span class="goodlink"><a href="ldff1sb_z_p_br.html#ldff1sb_z_p_br_s16">16-bit element</a></span></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><span class="goodlink"><a href="ldff1d_z_p_br.html">LDFF1D (scalar plus scalar)</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_mem64"/>SVE Memory - 64-bit Gather</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1100010</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">op2</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname"><span class="goodlink"><a href="ld1q_z_p_ar.html">LD1Q</a></span></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_sv2">SVE 64-bit gather prefetch (scalar plus 64-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_sv">SVE 64-bit gather prefetch (scalar plus unpacked 32-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              101
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_sv2">SVE 64-bit gather load (scalar plus 64-bit scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              x1
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_sv">SVE 64-bit gather load (scalar plus 32-bit unpacked scaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_64b_prfm_vi">SVE 64-bit gather prefetch (vector plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              00
            </td><td class="bitfield">
              1x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gldnt_vs">SVE2 64-bit gather non-temporal load (vector plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              01
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vi">SVE 64-bit gather load (vector plus immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              1xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vs2">SVE 64-bit gather load (scalar plus 64-bit unscaled offsets)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              x0
            </td><td class="bitfield">
              0xx
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_64b_gld_vs">SVE 64-bit gather load (scalar plus unpacked 32-bit unscaled offsets)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_sv2"><a id="sve_mem_64b_prfm_sv2"/><h3 class="iclass">SVE 64-bit gather prefetch (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="prfb_i_p_bz.html">PRFB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="prfh_i_p_bz.html">PRFH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="prfw_i_p_bz.html">PRFW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="prfd_i_p_bz.html">PRFD (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_sv"><a id="sve_mem_64b_prfm_sv"/><h3 class="iclass">SVE 64-bit gather prefetch (scalar plus unpacked 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="prfb_i_p_bz.html">PRFB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="prfh_i_p_bz.html">PRFH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="prfw_i_p_bz.html">PRFW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="prfd_i_p_bz.html">PRFD (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_sv2"><a id="sve_mem_64b_gld_sv2"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td colspan="2"/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sw_z_p_bz.html">LD1SW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sw_z_p_bz.html">LDFF1SW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_z_p_bz.html">LD1D (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1d_z_p_bz.html">LDFF1D (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_sv"><a id="sve_mem_64b_gld_sv"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 32-bit unpacked scaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">xs</td><td class="lr">1</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="2">opc</td><td/><td/><td colspan="5"/><td/><td/><td/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_sv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sw_z_p_bz.html">LD1SW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sw_z_p_bz.html">LDFF1SW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_z_p_bz.html">LD1D (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1d_z_p_bz.html">LDFF1D (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_prfm_vi"><a id="sve_mem_64b_prfm_vi"/><h3 class="iclass">SVE 64-bit gather prefetch (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr">0</td><td class="lr" colspan="4">prfop</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_prfm_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="prfb_i_p_ai.html">PRFB (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="prfh_i_p_ai.html">PRFH (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="prfw_i_p_ai.html">PRFW (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="prfd_i_p_ai.html">PRFD (vector plus immediate)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gldnt_vs"><a id="sve_mem_64b_gldnt_vs"/><h3 class="iclass">SVE2 64-bit gather non-temporal load (vector plus scalar)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gldnt_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldnt1sb_z_p_ar.html">LDNT1SB</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1b_z_p_ar.html">LDNT1B (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldnt1sh_z_p_ar.html">LDNT1SH</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1h_z_p_ar.html">LDNT1H (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldnt1sw_z_p_ar.html">LDNT1SW</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1w_z_p_ar.html">LDNT1W (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldnt1d_z_p_ar.html">LDNT1D (vector plus scalar)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vi"><a id="sve_mem_64b_gld_vi"/><h3 class="iclass">SVE 64-bit gather load (vector plus immediate)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sb_z_p_ai.html">LD1SB (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sb_z_p_ai.html">LDFF1SB (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_z_p_ai.html">LD1B (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_ai.html">LDFF1B (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sh_z_p_ai.html">LD1SH (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_ai.html">LDFF1SH (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_z_p_ai.html">LD1H (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_ai.html">LDFF1H (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sw_z_p_ai.html">LD1SW (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sw_z_p_ai.html">LDFF1SW (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_z_p_ai.html">LD1W (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_ai.html">LDFF1W (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_z_p_ai.html">LD1D (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1d_z_p_ai.html">LDFF1D (vector plus immediate)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vs2"><a id="sve_mem_64b_gld_vs2"/><h3 class="iclass">SVE 64-bit gather load (scalar plus 64-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sb_z_p_bz.html">LD1SB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sb_z_p_bz.html">LDFF1SB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_z_p_bz.html">LD1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_bz.html">LDFF1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sw_z_p_bz.html">LD1SW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sw_z_p_bz.html">LDFF1SW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_z_p_bz.html">LD1D (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1d_z_p_bz.html">LDFF1D (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_64b_gld_vs"><a id="sve_mem_64b_gld_vs"/><h3 class="iclass">SVE 64-bit gather load (scalar plus unpacked 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_mem64">SVE Memory - 64-bit Gather</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="5">Zm</td><td class="lr">0</td><td class="lr">U</td><td class="lr">ff</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_64b_gld_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">ff</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sb_z_p_bz.html">LD1SB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sb_z_p_bz.html">LDFF1SB (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1b_z_p_bz.html">LD1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1b_z_p_bz.html">LDFF1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sh_z_p_bz.html">LD1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sh_z_p_bz.html">LDFF1SH (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1h_z_p_bz.html">LD1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1h_z_p_bz.html">LDFF1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1sw_z_p_bz.html">LD1SW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1sw_z_p_bz.html">LDFF1SW (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1w_z_p_bz.html">LD1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1w_z_p_bz.html">LDFF1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ld1d_z_p_bz.html">LD1D (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldff1d_z_p_bz.html">LDFF1D (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_cs"/>SVE Memory - Contiguous Store and Unsized Contiguous</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="1">0</td><td class="lr">op2</td><td class="lr" colspan="1">0</td><td class="lr" colspan="8"/><td class="lr">op3</td><td class="lr" colspan="4"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_estq_si">SVE store multiple structures (quadwords, scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0xx
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_estq_ss">SVE store multiple structures (quadwords, scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><span class="brokenlink" title="file str_p_bi.html unchanged">STR (predicate)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              110
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file str_z_bi.html unchanged">STR (vector)</span></td></tr><tr class="instructiontable"><td class="bitfield">
              111
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              != 110
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sve_mem_cst_ss">SVE contiguous store (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_estq_si"><a id="sve_mem_estq_si"/><h3 class="iclass">SVE store multiple structures (quadwords, scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_estq_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2q_z_p_bi.html unchanged">ST2Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3q_z_p_bi.html unchanged">ST3Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4q_z_p_bi.html unchanged">ST4Q (scalar plus immediate)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_estq_ss"><a id="sve_mem_estq_ss"/><h3 class="iclass">SVE store multiple structures (quadwords, scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">num</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_estq_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">num</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2q_z_p_br.html unchanged">ST2Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3q_z_p_br.html unchanged">ST3Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4q_z_p_br.html unchanged">ST4Q (scalar plus scalar)</span></td><td>FEAT_SVE2p1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cst_ss"><a id="sve_mem_cst_ss"/><h3 class="iclass">SVE contiguous store (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memst_cs">SVE Memory - Contiguous Store and Unsized Contiguous</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">!= 110</td><td class="lr">o2</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname" colspan="3">opc</td><td/><td colspan="5"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 110 &amp;&amp; opc != 110 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cst_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1b_z_p_br.html unchanged">ST1B (scalar plus scalar, single register)</span></td><td>-</td></tr><tr><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1h_z_p_br.html unchanged">ST1H (scalar plus scalar, single register)</span></td><td>-</td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_br.html unchanged">ST1W (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file st1w_z_p_br.html unchanged">SVE2</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1w_z_p_br.html unchanged">ST1W (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file st1w_z_p_br.html unchanged">SVE</span></td><td>-</td></tr><tr><td class="bitfield">111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_br.html unchanged">ST1D (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file st1d_z_p_br.html unchanged">SVE2</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_br.html unchanged">ST1D (scalar plus scalar, single register)</span>
            —
            <span class="brokenlink" title="file st1d_z_p_br.html unchanged">SVE</span></td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memsst_nt"/>SVE Memory - Non-temporal and Quadword Scatter Store</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="3">op0</td><td class="lr">op1</td><td class="lr" colspan="5"/><td class="lr" colspan="3">001</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              000
            </td><td class="bitfield">
              1
            </td><td class="iformname"><span class="goodlink"><a href="st1q_z_p_ar.html">ST1Q</a></span></td><td>FEAT_SVE2p1</td></tr><tr class="instructiontable"><td class="bitfield">
              != 000
            </td><td class="bitfield">
              1
            </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              xx0
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_sstnt_64b_vs">SVE2 64-bit scatter non-temporal store (vector plus scalar)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              xx1
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_sstnt_32b_vs">SVE2 32-bit scatter non-temporal store (vector plus scalar)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sstnt_64b_vs"><a id="sve_mem_sstnt_64b_vs"/><h3 class="iclass">SVE2 64-bit scatter non-temporal store (vector plus scalar)</h3><p>These instructions are under <a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sstnt_64b_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="stnt1b_z_p_ar.html">STNT1B (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="stnt1h_z_p_ar.html">STNT1H (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="stnt1w_z_p_ar.html">STNT1W (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="stnt1d_z_p_ar.html">STNT1D (vector plus scalar)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sstnt_32b_vs"><a id="sve_mem_sstnt_32b_vs"/><h3 class="iclass">SVE2 32-bit scatter non-temporal store (vector plus scalar)</h3><p>These instructions are under <a href="#sve_memsst_nt">SVE Memory - Non-temporal and Quadword Scatter Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sstnt_32b_vs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="stnt1b_z_p_ar.html">STNT1B (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="stnt1h_z_p_ar.html">STNT1H (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="stnt1w_z_p_ar.html">STNT1W (vector plus scalar)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memcst_nt"/>SVE Memory - Non-temporal and Multi-register Contiguous Store</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="lr" colspan="3">011</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_cstnt_ss">SVE contiguous non-temporal store (scalar plus scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="iformname"><a href="#sve_mem_est_ss">SVE store multiple structures (scalar plus scalar)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cstnt_ss"><a id="sve_mem_cstnt_ss"/><h3 class="iclass">SVE contiguous non-temporal store (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cstnt_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stnt1b_z_p_br.html unchanged">STNT1B (scalar plus scalar, single register)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stnt1h_z_p_br.html unchanged">STNT1H (scalar plus scalar, single register)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stnt1w_z_p_br.html unchanged">STNT1W (scalar plus scalar, single register)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file stnt1d_z_p_br.html unchanged">STNT1D (scalar plus scalar, single register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_est_ss"><a id="sve_mem_est_ss"/><h3 class="iclass">SVE store multiple structures (scalar plus scalar)</h3><p>These instructions are under <a href="#sve_memcst_nt">SVE Memory - Non-temporal and Multi-register Contiguous Store</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td colspan="5"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_est_ss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2b_z_p_br.html unchanged">ST2B (scalar plus scalar)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3b_z_p_br.html unchanged">ST3B (scalar plus scalar)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4b_z_p_br.html unchanged">ST4B (scalar plus scalar)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2h_z_p_br.html unchanged">ST2H (scalar plus scalar)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3h_z_p_br.html unchanged">ST3H (scalar plus scalar)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4h_z_p_br.html unchanged">ST4H (scalar plus scalar)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2w_z_p_br.html unchanged">ST2W (scalar plus scalar)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3w_z_p_br.html unchanged">ST3W (scalar plus scalar)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4w_z_p_br.html unchanged">ST4W (scalar plus scalar)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2d_z_p_br.html unchanged">ST2D (scalar plus scalar)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3d_z_p_br.html unchanged">ST3D (scalar plus scalar)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4d_z_p_br.html unchanged">ST4D (scalar plus scalar)</span></td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_ss"/>SVE Memory - Scatter with Optional Sign Extend</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="lr" colspan="1">1</td><td class="lr" colspan="1"/><td class="lr" colspan="1">0</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_sst_vs_a">SVE 64-bit scatter store (scalar plus unpacked 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_mem_sst_sv_a">SVE 64-bit scatter store (scalar plus unpacked 32-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_mem_sst_vs_b">SVE 32-bit scatter store (scalar plus 32-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_mem_sst_sv_b">SVE 32-bit scatter store (scalar plus 32-bit scaled offsets)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs_a"><a id="sve_mem_sst_vs_a"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus unpacked 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="st1b_z_p_bz.html">ST1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="st1d_z_p_bz.html">ST1D (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv_a"><a id="sve_mem_sst_sv_a"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus unpacked 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="st1d_z_p_bz.html">ST1D (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs_b"><a id="sve_mem_sst_vs_b"/><h3 class="iclass">SVE 32-bit scatter store (scalar plus 32-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="st1b_z_p_bz.html">ST1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv_b"><a id="sve_mem_sst_sv_b"/><h3 class="iclass">SVE 32-bit scatter store (scalar plus 32-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss">SVE Memory - Scatter with Optional Sign Extend</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="lr">1</td><td class="lr">xs</td><td class="lr">0</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_ss2"/>SVE Memory - Scatter</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr" colspan="5"/><td class="lr" colspan="3">101</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#sve_mem_sst_vs2">SVE 64-bit scatter store (scalar plus 64-bit unscaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname"><a href="#sve_mem_sst_sv2">SVE 64-bit scatter store (scalar plus 64-bit scaled offsets)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="iformname"><a href="#sve_mem_sst_vi_a">SVE 64-bit scatter store (vector plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#sve_mem_sst_vi_b">SVE 32-bit scatter store (vector plus immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vs2"><a id="sve_mem_sst_vs2"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus 64-bit unscaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vs2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="st1b_z_p_bz.html">ST1B (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="st1d_z_p_bz.html">ST1D (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_sv2"><a id="sve_mem_sst_sv2"/><h3 class="iclass">SVE 64-bit scatter store (scalar plus 64-bit scaled offsets)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Zm</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_sv2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="st1h_z_p_bz.html">ST1H (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="st1w_z_p_bz.html">ST1W (scalar plus vector)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="st1d_z_p_bz.html">ST1D (scalar plus vector)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vi_a"><a id="sve_mem_sst_vi_a"/><h3 class="iclass">SVE 64-bit scatter store (vector plus immediate)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vi_a"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="st1b_z_p_ai.html">ST1B (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="st1h_z_p_ai.html">ST1H (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="st1w_z_p_ai.html">ST1W (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="goodlink"><a href="st1d_z_p_ai.html">ST1D (vector plus immediate)</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_sst_vi_b"><a id="sve_mem_sst_vi_b"/><h3 class="iclass">SVE 32-bit scatter store (vector plus immediate)</h3><p>These instructions are under <a href="#sve_memst_ss2">SVE Memory - Scatter</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">imm5</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Zn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_sst_vi_b"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="st1b_z_p_ai.html">ST1B (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="st1h_z_p_ai.html">ST1H (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="goodlink"><a href="st1w_z_p_ai.html">ST1W (vector plus immediate)</a></span></td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="sve_memst_si"/>SVE Memory - Contiguous Store with Immediate Offset</h2><div class="decode_navigation"><p>These instructions are under <a href="#sve">SVE encodings</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110010</td><td class="lr" colspan="2"/><td class="lr" colspan="2">op0</td><td class="lr">op1</td><td class="lr" colspan="4"/><td class="lr" colspan="3">111</td><td class="lr" colspan="13"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_cstnt_si">SVE contiguous non-temporal store (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 00
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#sve_mem_est_si">SVE store multiple structures (scalar plus immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#sve_mem_cst_si">SVE contiguous store (scalar plus immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-sve_mem_cstnt_si"><a id="sve_mem_cstnt_si"/><h3 class="iclass">SVE contiguous non-temporal store (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cstnt_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stnt1b_z_p_bi.html unchanged">STNT1B (scalar plus immediate, single register)</span></td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stnt1h_z_p_bi.html unchanged">STNT1H (scalar plus immediate, single register)</span></td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stnt1w_z_p_bi.html unchanged">STNT1W (scalar plus immediate, single register)</span></td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file stnt1d_z_p_bi.html unchanged">STNT1D (scalar plus immediate, single register)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_est_si"><a id="sve_mem_est_si"/><h3 class="iclass">SVE store multiple structures (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">!= 00</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr><tr class="secondrow"><td colspan="7"/><td colspan="2"/><td class="droppedname" colspan="2">opc</td><td/><td colspan="4"/><td colspan="3"/><td colspan="3"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        opc != 00 &amp;&amp; opc != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_est_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2b_z_p_bi.html unchanged">ST2B (scalar plus immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3b_z_p_bi.html unchanged">ST3B (scalar plus immediate)</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4b_z_p_bi.html unchanged">ST4B (scalar plus immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2h_z_p_bi.html unchanged">ST2H (scalar plus immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3h_z_p_bi.html unchanged">ST3H (scalar plus immediate)</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4h_z_p_bi.html unchanged">ST4H (scalar plus immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2w_z_p_bi.html unchanged">ST2W (scalar plus immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3w_z_p_bi.html unchanged">ST3W (scalar plus immediate)</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4w_z_p_bi.html unchanged">ST4W (scalar plus immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2d_z_p_bi.html unchanged">ST2D (scalar plus immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st3d_z_p_bi.html unchanged">ST3D (scalar plus immediate)</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st4d_z_p_bi.html unchanged">ST4D (scalar plus immediate)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sve_mem_cst_si"><a id="sve_mem_cst_si"/><h3 class="iclass">SVE contiguous store (scalar plus immediate)</h3><p>These instructions are under <a href="#sve_memst_si">SVE Memory - Contiguous Store with Immediate Offset</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">msz</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">Pg</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Zt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sve_mem_cst_si"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">msz</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1b_z_p_bi.html unchanged">ST1B (scalar plus immediate, single register)</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1h_z_p_bi.html unchanged">ST1H (scalar plus immediate, single register)</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bi.html unchanged">ST1W (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file st1w_z_p_bi.html unchanged">SVE2</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1x</td><td class="iformname"><span class="brokenlink" title="file st1w_z_p_bi.html unchanged">ST1W (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file st1w_z_p_bi.html unchanged">SVE</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_bi.html unchanged">ST1D (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file st1d_z_p_bi.html unchanged">SVE2</span></td><td>FEAT_SVE2p1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file st1d_z_p_bi.html unchanged">ST1D (scalar plus immediate, single register)</span>
            —
            <span class="brokenlink" title="file st1d_z_p_bi.html unchanged">SVE</span></td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="dpimm"/>Data Processing -- Immediate</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"/><td class="lr" colspan="3">100</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="22"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            00xx
          </td><td class="iformname"><a href="#pcreladdr">PC-rel. addressing</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010x
          </td><td class="iformname"><a href="#addsub_imm">Add/subtract (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0110
          </td><td class="iformname"><a href="#addsub_immtags">Add/subtract (immediate, with tags)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="iformname"><a href="#minmax_imm">Min/max (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            100x
          </td><td class="iformname"><a href="#log_imm">Logical (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            101x
          </td><td class="iformname"><a href="#movewide">Move wide (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110x
          </td><td class="iformname"><a href="#bitfield">Bitfield</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111x
          </td><td class="iformname"><a href="#extract">Extract</a></td></tr></table></div><hr/><div class="iclass" id="iclass-pcreladdr"><a id="pcreladdr"/><h3 class="iclass">PC-rel. addressing</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="lr" colspan="2">immlo</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="19">immhi</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-pcreladdr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file adr.html unchanged">ADR</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adrp.html unchanged">ADRP</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_imm"><a id="addsub_imm"/><h3 class="iclass">Add/subtract (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sh</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_addsub_imm.html unchanged">ADD (immediate)</span>
            —
            <span class="brokenlink" title="file add_addsub_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adds_addsub_imm.html unchanged">ADDS (immediate)</span>
            —
            <span class="brokenlink" title="file adds_addsub_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sub_addsub_imm.html unchanged">SUB (immediate)</span>
            —
            <span class="brokenlink" title="file sub_addsub_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file subs_addsub_imm.html unchanged">SUBS (immediate)</span>
            —
            <span class="brokenlink" title="file subs_addsub_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file add_addsub_imm.html unchanged">ADD (immediate)</span>
            —
            <span class="brokenlink" title="file add_addsub_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adds_addsub_imm.html unchanged">ADDS (immediate)</span>
            —
            <span class="brokenlink" title="file adds_addsub_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sub_addsub_imm.html unchanged">SUB (immediate)</span>
            —
            <span class="brokenlink" title="file sub_addsub_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file subs_addsub_imm.html unchanged">SUBS (immediate)</span>
            —
            <span class="brokenlink" title="file subs_addsub_imm.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_immtags"><a id="addsub_immtags"/><h3 class="iclass">Add/subtract (immediate, with tags)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="6">uimm6</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="4">uimm4</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_immtags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file addg.html unchanged">ADDG</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file subg.html unchanged">SUBG</span></td><td>FEAT_MTE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-minmax_imm"><a id="minmax_imm"/><h3 class="iclass">Min/max (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="8">imm8</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-minmax_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file smax_imm.html unchanged">SMAX (immediate)</span>
            —
            <span class="brokenlink" title="file smax_imm.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file umax_imm.html unchanged">UMAX (immediate)</span>
            —
            <span class="brokenlink" title="file umax_imm.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file smin_imm.html unchanged">SMIN (immediate)</span>
            —
            <span class="brokenlink" title="file smin_imm.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file umin_imm.html unchanged">UMIN (immediate)</span>
            —
            <span class="brokenlink" title="file umin_imm.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file smax_imm.html unchanged">SMAX (immediate)</span>
            —
            <span class="brokenlink" title="file smax_imm.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file umax_imm.html unchanged">UMAX (immediate)</span>
            —
            <span class="brokenlink" title="file umax_imm.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file smin_imm.html unchanged">SMIN (immediate)</span>
            —
            <span class="brokenlink" title="file smin_imm.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file umin_imm.html unchanged">UMIN (immediate)</span>
            —
            <span class="brokenlink" title="file umin_imm.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-log_imm"><a id="log_imm"/><h3 class="iclass">Logical (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file and_log_imm.html unchanged">AND (immediate)</span>
            —
            <span class="brokenlink" title="file and_log_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_log_imm.html unchanged">ORR (immediate)</span>
            —
            <span class="brokenlink" title="file orr_log_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file eor_log_imm.html unchanged">EOR (immediate)</span>
            —
            <span class="brokenlink" title="file eor_log_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ands_log_imm.html unchanged">ANDS (immediate)</span>
            —
            <span class="brokenlink" title="file ands_log_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file and_log_imm.html unchanged">AND (immediate)</span>
            —
            <span class="brokenlink" title="file and_log_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file orr_log_imm.html unchanged">ORR (immediate)</span>
            —
            <span class="brokenlink" title="file orr_log_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file eor_log_imm.html unchanged">EOR (immediate)</span>
            —
            <span class="brokenlink" title="file eor_log_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ands_log_imm.html unchanged">ANDS (immediate)</span>
            —
            <span class="brokenlink" title="file ands_log_imm.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movewide"><a id="movewide"/><h3 class="iclass">Move wide (immediate)</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">hw</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movewide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">hw</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0x</td><td class="iformname"><span class="brokenlink" title="file movn.html unchanged">MOVN</span>
            —
            <span class="brokenlink" title="file movn.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0x</td><td class="iformname"><span class="brokenlink" title="file movz.html unchanged">MOVZ</span>
            —
            <span class="brokenlink" title="file movz.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0x</td><td class="iformname"><span class="brokenlink" title="file movk.html unchanged">MOVK</span>
            —
            <span class="brokenlink" title="file movk.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file movn.html unchanged">MOVN</span>
            —
            <span class="brokenlink" title="file movn.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file movz.html unchanged">MOVZ</span>
            —
            <span class="brokenlink" title="file movz.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file movk.html unchanged">MOVK</span>
            —
            <span class="brokenlink" title="file movk.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-bitfield"><a id="bitfield"/><h3 class="iclass">Bitfield</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-bitfield"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sbfm.html unchanged">SBFM</span>
            —
            <span class="brokenlink" title="file sbfm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bfm.html unchanged">BFM</span>
            —
            <span class="brokenlink" title="file bfm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ubfm.html unchanged">UBFM</span>
            —
            <span class="brokenlink" title="file ubfm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sbfm.html unchanged">SBFM</span>
            —
            <span class="brokenlink" title="file sbfm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file bfm.html unchanged">BFM</span>
            —
            <span class="brokenlink" title="file bfm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ubfm.html unchanged">UBFM</span>
            —
            <span class="brokenlink" title="file ubfm.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-extract"><a id="extract"/><h3 class="iclass">Extract</h3><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op21</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr">o0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-extract"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op21</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">imms</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xxxxx</td><td class="iformname"><span class="goodlink"><a href="extr.html">EXTR</a></span>
            —
            <span class="goodlink"><a href="extr.html#EXTR_32_extract">32-bit</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="extr.html">EXTR</a></span>
            —
            <span class="goodlink"><a href="extr.html#EXTR_64_extract">64-bit</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="control"/>Branches, Exception Generating and System instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="3">101</td><td class="lr" colspan="14">op1</td><td class="lr" colspan="7"/><td class="lr" colspan="5">op2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#condbranch">Conditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            00xxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#exception">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110001
          </td><td class="bitfield"></td><td class="iformname"><a href="#systeminstrswithreg">System instructions with register argument</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110010
          </td><td class="bitfield">
            11111
          </td><td class="iformname"><a href="#hints">Hints</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            01000000110011
          </td><td class="bitfield"></td><td class="iformname"><a href="#barriers">Barriers</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100000xxx0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#pstate">PSTATE</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100100xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemresult">System with result</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100x01xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systeminstrs">System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100x1xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemmove">System register move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0101x01xxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#syspairinstrs">System pair instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0101x1xxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#systemmovepr">System register pair move</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#branch_reg">Unconditional branch (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x00
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#branch_imm">Unconditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            0xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#compbranch">Compare and branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            1xxxxxxxxxxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#testbranch">Test and branch (immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-condbranch"><a id="condbranch"/><h3 class="iclass">Conditional branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">o1</td><td class="lr" colspan="19">imm19</td><td class="lr">o0</td><td class="lr" colspan="4">cond</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="b_cond.html">B.cond</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bc_cond.html">BC.cond</a></span></td><td>FEAT_HBC</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-exception"><a id="exception"/><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="2">LL</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-exception"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">LL</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file svc.html unchanged">SVC</span></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file hvc.html unchanged">HVC</span></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file smc.html unchanged">SMC</span></td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file brk.html unchanged">BRK</span></td><td>-</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file hlt.html unchanged">HLT</span></td><td>-</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="tcancel.html">TCANCEL</a></span></td><td>FEAT_TME</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">100</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file dcps1.html unchanged">DCPS1</span></td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file dcps2.html unchanged">DCPS2</span></td><td>-</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file dcps3.html unchanged">DCPS3</span></td><td>-</td></tr><tr><td class="bitfield">110</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">111</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systeminstrswithreg"><a id="systeminstrswithreg"/><h3 class="iclass">System instructions with register argument</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systeminstrswithreg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">!= 0000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file wfet.html unchanged">WFET</span></td><td>FEAT_WFxT</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file wfit.html unchanged">WFIT</span></td><td>FEAT_WFxT</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-hints"><a id="hints"/><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-hints"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="hint.html">HINT</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="nop.html">NOP</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="yield.html">YIELD</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="wfe.html">WFE</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="wfi.html">WFI</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="sev.html">SEV</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">101</td><td class="iformname"><span class="goodlink"><a href="sevl.html">SEVL</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="dgh.html">DGH</a></span></td><td>FEAT_DGH</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file xpac.html unchanged">XPACD, XPACI, XPACLRI</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file pacia.html unchanged">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</span>
            —
            <span class="brokenlink" title="file pacia.html unchanged">PACIA1716</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file pacib.html unchanged">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</span>
            —
            <span class="brokenlink" title="file pacib.html unchanged">PACIB1716</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">100</td><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIA1716_HI_hints">AUTIA1716</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">110</td><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIB1716_HI_hints">AUTIB1716</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">000</td><td class="iformname"><span class="goodlink"><a href="esb.html">ESB</a></span></td><td>FEAT_RAS</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">001</td><td class="iformname"><span class="goodlink"><a href="psb.html">PSB CSYNC</a></span></td><td>FEAT_SPE</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">010</td><td class="iformname"><span class="goodlink"><a href="tsb.html">TSB CSYNC</a></span></td><td>FEAT_TRF</td></tr><tr><td class="bitfield">0010</td><td class="bitfield"><ins>011</ins><del>100</del></td><td class="iformname"><span class="goodlink"><a href="gcsb.html"><ins>GCSB DSYNC</ins></a></span><span class="goodlink"><a href="csdb.html"><del>CSDB</del></a></span></td><td><ins>FEAT_GCS</ins><del>-</del></td></tr><tr><td class="bitfield">0010</td><td class="bitfield"><ins>100</ins><del>110</del></td><td class="iformname"><span class="goodlink"><a href="csdb.html"><ins>CSDB</ins></a></span><span class="goodlink"><a href="clrbhb.html"><del>CLRBHB</del></a></span></td><td><ins>-</ins><del>FEAT_CLRBHB</del></td></tr><tr><td class="bitfield"><ins>0010</ins><del>0011</del></td><td class="bitfield"><ins>110</ins><del>000</del></td><td class="iformname"><del>
            —
            </del><span class="brokenlink" title="file pacia.html unchanged"><del>PACIAZ</del></span><span class="goodlink"><a href="clrbhb.html"><ins>CLRBHB</ins></a></span><span class="brokenlink" title="file pacia.html unchanged"><del>PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</del></span></td><td><ins>FEAT_CLRBHB</ins><del>FEAT_PAuth</del></td></tr><tr><td class="bitfield">0011</td><td class="bitfield"><ins>000</ins><del>001</del></td><td class="iformname"><span class="brokenlink" title="file pacia.html unchanged">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</span>
            —
            <span class="brokenlink" title="file pacia.html unchanged"><ins>PACIAZ</ins></span><span class="brokenlink" title="file pacia.html unchanged"><del>PACIASP</del></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield"><ins>001</ins><del>010</del></td><td class="iformname"><span class="brokenlink" title="file pacia.html unchanged"><ins>PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</ins></span><span class="brokenlink" title="file pacib.html unchanged"><del>PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</del></span>
            —
            <span class="brokenlink" title="file pacia.html unchanged"><ins>PACIASP</ins></span><span class="brokenlink" title="file pacib.html unchanged"><del>PACIBZ</del></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield"><ins>010</ins><del>011</del></td><td class="iformname"><span class="brokenlink" title="file pacib.html unchanged">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</span>
            —
            <span class="brokenlink" title="file pacib.html unchanged"><ins>PACIBZ</ins></span><span class="brokenlink" title="file pacib.html unchanged"><del>PACIBSP</del></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield"><ins>011</ins><del>100</del></td><td class="iformname"><span class="brokenlink" title="file pacib.html unchanged"><ins>PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</ins></span><span class="goodlink"><a href="autia.html"><del>AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</del></a></span>
            —
            <span class="brokenlink" title="file pacib.html unchanged"><ins>PACIBSP</ins></span><span class="goodlink"><a href="autia.html#AUTIAZ_HI_hints"><del>AUTIAZ</del></a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield"><ins>100</ins><del>101</del></td><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIAZ_HI_hints"><ins>AUTIAZ</ins></a></span><span class="goodlink"><a href="autia.html#AUTIASP_HI_hints"><del>AUTIASP</del></a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield"><ins>101</ins><del>110</del></td><td class="iformname"><span class="goodlink"><a href="autia.html"><ins>AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</ins></a></span><span class="goodlink"><a href="autib.html"><del>AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</del></a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIASP_HI_hints"><ins>AUTIASP</ins></a></span><span class="goodlink"><a href="autib.html#AUTIBZ_HI_hints"><del>AUTIBZ</del></a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0011</td><td class="bitfield"><ins>110</ins><del>111</del></td><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIBZ_HI_hints"><ins>AUTIBZ</ins></a></span><span class="goodlink"><a href="autib.html#AUTIBSP_HI_hints"><del>AUTIBSP</del></a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield"><ins>0011</ins><del>0100</del></td><td class="bitfield"><ins>111</ins><del>xx0</del></td><td class="iformname"><span class="goodlink"><a href="autib.html"><ins>AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</ins></a></span><span class="goodlink"><a href="bti.html"><del>BTI</del></a></span><ins>
            —
            </ins><span class="goodlink"><a href="autib.html#AUTIBSP_HI_hints"><ins>AUTIBSP</ins></a></span></td><td><ins>FEAT_PAuth</ins><del>FEAT_BTI</del></td></tr><tr><td class="bitfield"><ins>0100</ins></td><td class="bitfield"><ins>xx0</ins></td><td class="iformname"><span class="goodlink"><a href="bti.html"><ins>BTI</ins></a></span></td><td><ins>FEAT_BTI</ins></td></tr><tr><td class="bitfield"><ins>0101</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="goodlink"><a href="chkfeat.html"><ins>CHKFEAT</ins></a></span></td><td><ins>FEAT_CHK</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-barriers"><a id="barriers"/><h3 class="iclass">Barriers</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-barriers"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file clrex.html unchanged">CLREX</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file dsb.html unchanged">DSB</span>
            —
            <span class="brokenlink" title="file dsb.html unchanged">memory barrier</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file dmb.html unchanged">DMB</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file isb.html unchanged">ISB</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file sb.html unchanged">SB</span></td><td>FEAT_SB</td></tr><tr><td class="bitfield">xx0x</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">xx10</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file dsb.html unchanged">DSB</span>
            —
            <span class="brokenlink" title="file dsb.html unchanged">Memory nXS barrier</span></td><td>FEAT_XS</td></tr><tr><td class="bitfield">xx11</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="tcommit.html">TCOMMIT</a></span></td><td>FEAT_TME</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">001x</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-pstate"><a id="pstate"/><h3 class="iclass">PSTATE</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-pstate"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="msr_imm.html">MSR (immediate)</a></span></td><td>-</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file cfinv.html unchanged">CFINV</span></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">000</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file xaflag.html unchanged">XAFLAG</span></td><td>FEAT_FlagM2</td></tr><tr><td class="bitfield">000</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file axflag.html unchanged">AXFLAG</span></td><td>FEAT_FlagM2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemresult"><a id="systemresult"/><h3 class="iclass">System with result</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemresult"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">CRn</th><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">!= 011</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 0011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"/><td class="bitfield">!= 011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">!= 000x</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">0000</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="tstart.html">TSTART</a></span></td><td>FEAT_TME</td></tr><tr><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield">0001</td><td class="bitfield">011</td><td class="iformname"><span class="goodlink"><a href="ttest.html">TTEST</a></span></td><td>FEAT_TME</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systeminstrs"><a id="systeminstrs"/><h3 class="iclass">System instructions</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systeminstrs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="sys.html">SYS</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="sysl.html">SYSL</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemmove"><a id="systemmove"/><h3 class="iclass">System register move</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr">o0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemmove"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file msr_reg.html unchanged">MSR (register)</span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file mrs.html unchanged">MRS</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-syspairinstrs"><a id="syspairinstrs"/><h3 class="iclass">System pair instructions</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-syspairinstrs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sysp.html unchanged">SYSP</span></td><td>FEAT_SYSINSTR128</td></tr><tr><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-systemmovepr"><a id="systemmovepr"/><h3 class="iclass">System register pair move</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">1</td><td class="lr">o0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-systemmovepr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file msrr.html unchanged">MSRR</span></td><td>FEAT_SYSREG128</td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file mrrs.html unchanged">MRRS</span></td><td>FEAT_SYSREG128</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-branch_reg"><a id="branch_reg"/><h3 class="iclass">Unconditional branch (register)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">op2</td><td class="lr" colspan="6">op3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-branch_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">op4</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="br.html">BR</a></span></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="bra.html">BRAA, BRAAZ, BRAB, BRABZ</a></span>
            —
            <span class="goodlink"><a href="bra.html#BRAAZ_64_branch_reg">key A, zero modifier</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="bra.html">BRAA, BRAAZ, BRAB, BRABZ</a></span>
            —
            <span class="goodlink"><a href="bra.html#BRABZ_64_branch_reg">key B, zero modifier</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="blr.html">BLR</a></span></td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="blra.html">BLRAA, BLRAAZ, BLRAB, BLRABZ</a></span>
            —
            <span class="goodlink"><a href="blra.html#BLRAAZ_64_branch_reg">key A, zero modifier</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="blra.html">BLRAA, BLRAAZ, BLRAB, BLRABZ</a></span>
            —
            <span class="goodlink"><a href="blra.html#BLRABZ_64_branch_reg">key B, zero modifier</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="ret.html">RET</a></span></td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="reta.html">RETAA, RETAB</a></span>
            —
            <span class="goodlink"><a href="reta.html#RETAA_64E_branch_reg">RETAA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="reta.html">RETAA, RETAB</a></span>
            —
            <span class="goodlink"><a href="reta.html#RETAB_64E_branch_reg">RETAB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0011</td><td class="bitfield">11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file eret.html unchanged">ERET</span></td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="ereta.html">ERETAA, ERETAB</a></span>
            —
            <span class="goodlink"><a href="ereta.html#ERETAA_64E_branch_reg">ERETAA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">!= 11111</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield">11111</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="ereta.html">ERETAA, ERETAB</a></span>
            —
            <span class="goodlink"><a href="ereta.html#ERETAB_64E_branch_reg">ERETAB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">!= 000000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">!= 11111</td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file drps.html unchanged">DRPS</span></td><td>-</td></tr><tr><td class="bitfield">011x</td><td class="bitfield">11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">00000x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="bra.html">BRAA, BRAAZ, BRAB, BRABZ</a></span>
            —
            <span class="goodlink"><a href="bra.html#BRAA_64P_branch_reg">key A, register modifier</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="bra.html">BRAA, BRAAZ, BRAB, BRABZ</a></span>
            —
            <span class="goodlink"><a href="bra.html#BRAB_64P_branch_reg">key B, register modifier</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">00000x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">000010</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="blra.html">BLRAA, BLRAAZ, BLRAB, BLRABZ</a></span>
            —
            <span class="goodlink"><a href="blra.html#BLRAA_64P_branch_reg">key A, register modifier</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">000011</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="blra.html">BLRAA, BLRAAZ, BLRAB, BLRABZ</a></span>
            —
            <span class="goodlink"><a href="blra.html#BLRAB_64P_branch_reg">key B, register modifier</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">0001xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">001xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1001</td><td class="bitfield">11111</td><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">101x</td><td class="bitfield">11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">11111</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-branch_imm"><a id="branch_imm"/><h3 class="iclass">Unconditional branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="26">imm26</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-branch_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="b_uncond.html">B</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="bl.html">BL</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-compbranch"><a id="compbranch"/><h3 class="iclass">Compare and branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-compbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cbz.html">CBZ</a></span>
            —
            <span class="goodlink"><a href="cbz.html#CBZ_32_compbranch">32-bit</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cbnz.html">CBNZ</a></span>
            —
            <span class="goodlink"><a href="cbnz.html#CBNZ_32_compbranch">32-bit</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="cbz.html">CBZ</a></span>
            —
            <span class="goodlink"><a href="cbz.html#CBZ_64_compbranch">64-bit</a></span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="cbnz.html">CBNZ</a></span>
            —
            <span class="goodlink"><a href="cbnz.html#CBNZ_64_compbranch">64-bit</a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-testbranch"><a id="testbranch"/><h3 class="iclass">Test and branch (immediate)</h3><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">b5</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">b40</td><td class="lr" colspan="14">imm14</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-testbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="tbz.html">TBZ</a></span></td></tr><tr><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="tbnz.html">TBNZ</a></span></td></tr></tbody></table></div></div><hr/><h2><a id="ldst"/>Loads and Stores</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><ins>op0</ins></td><td class="lr" colspan="1"><ins>1</ins></td><td class="lr"><ins>op1</ins></td><td class="lr" colspan="1"><ins>0</ins></td><td class="lr" colspan="15"><ins>op2</ins></td><td class="lr" colspan="10"/></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><del>op0</del></td><td class="lr" colspan="1"><del>1</del></td><td class="lr"><del>op1</del></td><td class="lr" colspan="1"><del>0</del></td><td class="lr" colspan="2"><del>op2</del></td><td class="lr" colspan="1"/><td class="lr" colspan="12"><del>op3</del></td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3"><ins>Decode fields</ins></th><th rowspan="2"><ins>Instruction details</ins></th></tr><tr><th class="bitfields"><ins>op0</ins></th><th class="bitfields"><ins>op1</ins></th><th class="bitfields"><ins>op2</ins></th></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            00x1xxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#comswappr"><ins>Compare and swap pair</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            00x000000xxxxxx
          </ins></td><td class="iformname"><a href="#asisdlse"><ins>Advanced SIMD load/store multiple structures</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            00xxxxxx1xxxxxx
          </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            01x0xxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#asisdlsep"><ins>Advanced SIMD load/store multiple structures (post-indexed)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            0xx1xxxxxxxxxxx
          </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            10xx0000xxxxxxx
          </ins></td><td class="iformname"><a href="#asisdlso"><ins>Advanced SIMD load/store single structure</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            11xxxxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#asisdlsop"><ins>Advanced SIMD load/store single structure (post-indexed)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            x0xx1xxxxxxxxxx
          </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            x0xxx1xxxxxxxxx
          </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            x0xxxx1xxxxxxxx
          </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            x0xxxxx1xxxxxxx
          </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x01
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            1xx1xxxxx000010
          </ins></td><td class="iformname"><a href="#rcwcomswap"><ins>RCW compare and swap</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x01
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            1xx1xxxxx000011
          </ins></td><td class="iformname"><a href="#rcwcomswappr"><ins>RCW compare and swap pair</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            0x01
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            1xx1xxxxxxxxx00
          </ins></td><td class="iformname"><a href="#memop_128"><ins>128-bit atomic memory operations</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            1101
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            1000111110xxx11
          </ins></td><td class="iformname"><a href="#ldst_gcs"><ins>GCS load/store</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            1101
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            1xx1xxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldsttags"><ins>Load/store memory tags</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            1x00
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            00x1xxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldstexclp"><ins>Load/store exclusive pair</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            1x00
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx00
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            00x0xxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldstexclr"><ins>Load/store exclusive register</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx00
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            01x0xxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldstord"><ins>Load/store ordered</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx00
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            01x1xxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#comswap"><ins>Compare and swap</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx01
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            10x0xxxxxxxxx10
          </ins></td><td class="iformname"><a href="#ldiappstilp"><ins>LDIAPP/STILP</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx01
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            11x000000000010
          </ins></td><td class="iformname"><a href="#ldapstl_writeback"><ins>LDAPR/STLR (writeback)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx01
          </ins></td><td class="bitfield"><ins>
            0
          </ins></td><td class="bitfield"><ins>
            1xx0xxxxxxxxx00
          </ins></td><td class="iformname"><a href="#ldapstl_unscaled"><ins>LDAPR/STLR (unscaled immediate)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx01
          </ins></td><td class="bitfield"><ins>
            1
          </ins></td><td class="bitfield"><ins>
            1xx0xxxxxxxxx10
          </ins></td><td class="iformname"><a href="#ldapstl_simd"><ins>LDAPR/STLR (SIMD&amp;FP)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx01
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            0xxxxxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#loadlit"><ins>Load register (literal)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx01
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            1xx0xxxxxxxxx01
          </ins></td><td class="iformname"><a href="#memcms"><ins>Memory Copy and Memory Set</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx10
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            00xxxxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldstnapair_offs"><ins>Load/store no-allocate pair (offset)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx10
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            01xxxxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldstpair_post"><ins>Load/store register pair (post-indexed)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx10
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            10xxxxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldstpair_off"><ins>Load/store register pair (offset)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx10
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            11xxxxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldstpair_pre"><ins>Load/store register pair (pre-indexed)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx11
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            0xx0xxxxxxxxx00
          </ins></td><td class="iformname"><a href="#ldst_unscaled"><ins>Load/store register (unscaled immediate)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx11
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            0xx0xxxxxxxxx01
          </ins></td><td class="iformname"><a href="#ldst_immpost"><ins>Load/store register (immediate post-indexed)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx11
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            0xx0xxxxxxxxx10
          </ins></td><td class="iformname"><a href="#ldst_unpriv"><ins>Load/store register (unprivileged)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx11
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            0xx0xxxxxxxxx11
          </ins></td><td class="iformname"><a href="#ldst_immpre"><ins>Load/store register (immediate pre-indexed)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx11
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            0xx1xxxxxxxxx00
          </ins></td><td class="iformname"><a href="#memop"><ins>Atomic memory operations</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx11
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            0xx1xxxxxxxxx10
          </ins></td><td class="iformname"><a href="#ldst_regoff"><ins>Load/store register (register offset)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx11
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            0xx1xxxxxxxxxx1
          </ins></td><td class="iformname"><a href="#ldst_pac"><ins>Load/store register (pac)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
            xx11
          </ins></td><td class="bitfield"></td><td class="bitfield"><ins>
            1xxxxxxxxxxxxxx
          </ins></td><td class="iformname"><a href="#ldst_pos"><ins>Load/store register (unsigned immediate)</ins></a></td></tr></table><table class="instructiontable"><tr><th colspan="4"><del>Decode fields</del></th><th rowspan="2"><del>
            Instruction details
          </del></th></tr><tr><th class="bitfields"><del>op0</del></th><th class="bitfields"><del>op1</del></th><th class="bitfields"><del>op2</del></th><th class="bitfields"><del>op3</del></th></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            00
          </del></td><td class="bitfield"><del>
            1xxxxxxxxxxx
          </del></td><td class="iformname"><a href="#comswappr"><del>Compare and swap pair</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            00
          </del></td><td class="bitfield"><del>
            000000xxxxxx
          </del></td><td class="iformname"><a href="#asisdlse"><del>Advanced SIMD load/store multiple structures</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            00
          </del></td><td class="bitfield"><del>
            xxxxx1xxxxxx
          </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            01
          </del></td><td class="bitfield"><del>
            0xxxxxxxxxxx
          </del></td><td class="iformname"><a href="#asisdlsep"><del>Advanced SIMD load/store multiple structures (post-indexed)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"><del>
            1xxxxxxxxxxx
          </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            10
          </del></td><td class="bitfield"><del>
            x0000xxxxxxx
          </del></td><td class="iformname"><a href="#asisdlso"><del>Advanced SIMD load/store single structure</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            11
          </del></td><td class="bitfield"></td><td class="iformname"><a href="#asisdlsop"><del>Advanced SIMD load/store single structure (post-indexed)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            x0
          </del></td><td class="bitfield"><del>
            x1xxxxxxxxxx
          </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            x0
          </del></td><td class="bitfield"><del>
            xx1xxxxxxxxx
          </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            x0
          </del></td><td class="bitfield"><del>
            xxx1xxxxxxxx
          </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            x0
          </del></td><td class="bitfield"><del>
            xxxx1xxxxxxx
          </del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x01
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            1x
          </del></td><td class="bitfield"><del>
            1xxxxx000010
          </del></td><td class="iformname"><a href="#rcwcomswap"><del>RCW compare and swap</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x01
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            1x
          </del></td><td class="bitfield"><del>
            1xxxxx000011
          </del></td><td class="iformname"><a href="#rcwcomswappr"><del>RCW compare and swap pair</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            0x01
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            1x
          </del></td><td class="bitfield"><del>
            1xxxxxxxxx00
          </del></td><td class="iformname"><a href="#memop_128"><del>128-bit atomic memory operations</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            1101
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            1x
          </del></td><td class="bitfield"><del>
            1xxxxxxxxxxx
          </del></td><td class="iformname"><a href="#ldsttags"><del>Load/store memory tags</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            1x00
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            00
          </del></td><td class="bitfield"><del>
            1xxxxxxxxxxx
          </del></td><td class="iformname"><a href="#ldstexclp"><del>Load/store exclusive pair</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            1x00
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx00
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            00
          </del></td><td class="bitfield"><del>
            0xxxxxxxxxxx
          </del></td><td class="iformname"><a href="#ldstexclr"><del>Load/store exclusive register</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx00
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            01
          </del></td><td class="bitfield"><del>
            0xxxxxxxxxxx
          </del></td><td class="iformname"><a href="#ldstord"><del>Load/store ordered</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx00
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            01
          </del></td><td class="bitfield"><del>
            1xxxxxxxxxxx
          </del></td><td class="iformname"><a href="#comswap"><del>Compare and swap</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx01
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            10
          </del></td><td class="bitfield"><del>
            0xxxxxxxxx10
          </del></td><td class="iformname"><a href="#ldiappstilp"><del>LDIAPP/STILP</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx01
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            11
          </del></td><td class="bitfield"><del>
            000000000010
          </del></td><td class="iformname"><a href="#ldapstl_writeback"><del>LDAPR/STLR (writeback)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx01
          </del></td><td class="bitfield"><del>
            0
          </del></td><td class="bitfield"><del>
            1x
          </del></td><td class="bitfield"><del>
            0xxxxxxxxx00
          </del></td><td class="iformname"><a href="#ldapstl_unscaled"><del>LDAPR/STLR (unscaled immediate)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx01
          </del></td><td class="bitfield"><del>
            1
          </del></td><td class="bitfield"><del>
            1x
          </del></td><td class="bitfield"><del>
            0xxxxxxxxx10
          </del></td><td class="iformname"><a href="#ldapstl_simd"><del>LDAPR/STLR (SIMD&amp;FP)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx01
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"></td><td class="iformname"><a href="#loadlit"><del>Load register (literal)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx01
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            1x
          </del></td><td class="bitfield"><del>
            0xxxxxxxxx01
          </del></td><td class="iformname"><a href="#memcms"><del>Memory Copy and Memory Set</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx10
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            00
          </del></td><td class="bitfield"></td><td class="iformname"><a href="#ldstnapair_offs"><del>Load/store no-allocate pair (offset)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx10
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            01
          </del></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_post"><del>Load/store register pair (post-indexed)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx10
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            10
          </del></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_off"><del>Load/store register pair (offset)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx10
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            11
          </del></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_pre"><del>Load/store register pair (pre-indexed)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx11
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"><del>
            0xxxxxxxxx00
          </del></td><td class="iformname"><a href="#ldst_unscaled"><del>Load/store register (unscaled immediate)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx11
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"><del>
            0xxxxxxxxx01
          </del></td><td class="iformname"><a href="#ldst_immpost"><del>Load/store register (immediate post-indexed)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx11
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"><del>
            0xxxxxxxxx10
          </del></td><td class="iformname"><a href="#ldst_unpriv"><del>Load/store register (unprivileged)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx11
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"><del>
            0xxxxxxxxx11
          </del></td><td class="iformname"><a href="#ldst_immpre"><del>Load/store register (immediate pre-indexed)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx11
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"><del>
            1xxxxxxxxx00
          </del></td><td class="iformname"><a href="#memop"><del>Atomic memory operations</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx11
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"><del>
            1xxxxxxxxx10
          </del></td><td class="iformname"><a href="#ldst_regoff"><del>Load/store register (register offset)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx11
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            0x
          </del></td><td class="bitfield"><del>
            1xxxxxxxxxx1
          </del></td><td class="iformname"><a href="#ldst_pac"><del>Load/store register (pac)</del></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
            xx11
          </del></td><td class="bitfield"></td><td class="bitfield"><del>
            1x
          </del></td><td class="bitfield"></td><td class="iformname"><a href="#ldst_pos"><del>Load/store register (unsigned immediate)</del></a></td></tr></table></div><hr/><div class="iclass" id="iclass-comswappr"><a id="comswappr"/><h3 class="iclass">Compare and swap pair</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-comswappr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a></span>
            —
            <span class="goodlink"><a href="casp.html#CASP_CP32_comswappr">32-bit CASP</a></span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a></span>
            —
            <span class="goodlink"><a href="casp.html#CASPL_CP32_comswappr">32-bit CASPL</a></span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a></span>
            —
            <span class="goodlink"><a href="casp.html#CASPA_CP32_comswappr">32-bit CASPA</a></span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a></span>
            —
            <span class="goodlink"><a href="casp.html#CASPAL_CP32_comswappr">32-bit CASPAL</a></span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a></span>
            —
            <span class="goodlink"><a href="casp.html#CASP_CP64_comswappr">64-bit CASP</a></span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a></span>
            —
            <span class="goodlink"><a href="casp.html#CASPL_CP64_comswappr">64-bit CASPL</a></span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a></span>
            —
            <span class="goodlink"><a href="casp.html#CASPA_CP64_comswappr">64-bit CASPA</a></span></td><td>FEAT_LSE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a></span>
            —
            <span class="goodlink"><a href="casp.html#CASPAL_CP64_comswappr">64-bit CASPAL</a></span></td><td>FEAT_LSE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlse"><a id="asisdlse"/><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_mult.html unchanged">ST4 (multiple structures)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">four registers</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_mult.html unchanged">ST3 (multiple structures)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">three registers</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">one register</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_mult.html unchanged">ST2 (multiple structures)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">two registers</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">LD4 (multiple structures)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">four registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">LD3 (multiple structures)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">three registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">one register</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">LD2 (multiple structures)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">two registers</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlsep"><a id="asisdlsep"/><h3 class="iclass">Advanced SIMD load/store multiple structures (post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlsep"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_mult.html unchanged">ST4 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_mult.html unchanged">register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">four registers, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_mult.html unchanged">ST3 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_mult.html unchanged">register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">three registers, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">one register, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_mult.html unchanged">ST2 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_mult.html unchanged">register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">two registers, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_mult.html unchanged">ST4 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_mult.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">four registers, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_mult.html unchanged">ST3 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_mult.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">three registers, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">one register, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_mult.html unchanged">ST2 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_mult.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_mult.html unchanged">ST1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_mult.html unchanged">two registers, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">LD4 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">four registers, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">LD3 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">three registers, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">one register, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">LD2 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">two registers, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">LD4 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_mult.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">four registers, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">LD3 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_mult.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">three registers, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">one register, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">LD2 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_mult.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">LD1 (multiple structures)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_mult.html unchanged">two registers, immediate offset</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlso"><a id="asisdlso"/><h3 class="iclass">Advanced SIMD load/store single structure</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr">R</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlso"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x00</td><td class="bitfield">0</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x00</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">x1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file stl1_advsimd_sngl.html unchanged">STL1 (SIMD&amp;FP)</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1r_advsimd.html unchanged">LD1R</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3r_advsimd.html unchanged">LD3R</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldap1_advsimd_sngl.html unchanged">LDAP1 (SIMD&amp;FP)</span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2r_advsimd.html unchanged">LD2R</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4r_advsimd.html unchanged">LD4R</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdlsop"><a id="asisdlsop"/><h3 class="iclass">Advanced SIMD load/store single structure (post-indexed)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">R</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdlsop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">8-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">8-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">16-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">16-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">32-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">64-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">32-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">64-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">ST1 (single structure)</span>
            —
            <span class="brokenlink" title="file st1_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">ST3 (single structure)</span>
            —
            <span class="brokenlink" title="file st3_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">8-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">8-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">16-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">16-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">32-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">64-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">32-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">64-bit, register offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">ST2 (single structure)</span>
            —
            <span class="brokenlink" title="file st2_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">ST4 (single structure)</span>
            —
            <span class="brokenlink" title="file st4_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">8-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">8-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">16-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">16-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">32-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">64-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">32-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">64-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1r_advsimd.html unchanged">LD1R</span>
            —
            <span class="brokenlink" title="file ld1r_advsimd.html unchanged">register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3r_advsimd.html unchanged">LD3R</span>
            —
            <span class="brokenlink" title="file ld3r_advsimd.html unchanged">register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">LD1 (single structure)</span>
            —
            <span class="brokenlink" title="file ld1_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">LD3 (single structure)</span>
            —
            <span class="brokenlink" title="file ld3_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld1r_advsimd.html unchanged">LD1R</span>
            —
            <span class="brokenlink" title="file ld1r_advsimd.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld3r_advsimd.html unchanged">LD3R</span>
            —
            <span class="brokenlink" title="file ld3r_advsimd.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">8-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">8-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">16-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">16-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">32-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">64-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">32-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">64-bit, register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2r_advsimd.html unchanged">LD2R</span>
            —
            <span class="brokenlink" title="file ld2r_advsimd.html unchanged">register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4r_advsimd.html unchanged">LD4R</span>
            —
            <span class="brokenlink" title="file ld4r_advsimd.html unchanged">register offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">8-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"/><td class="bitfield">x0</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">16-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">LD2 (single structure)</span>
            —
            <span class="brokenlink" title="file ld2_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"/><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">32-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">LD4 (single structure)</span>
            —
            <span class="brokenlink" title="file ld4_advsimd_sngl.html unchanged">64-bit, immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld2r_advsimd.html unchanged">LD2R</span>
            —
            <span class="brokenlink" title="file ld2r_advsimd.html unchanged">immediate offset</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ld4r_advsimd.html unchanged">LD4R</span>
            —
            <span class="brokenlink" title="file ld4r_advsimd.html unchanged">immediate offset</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rcwcomswap"><a id="rcwcomswap"/><h3 class="iclass">RCW compare and swap</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rcwcomswap"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS, RCWCASA, RCWCASL, RCWCASAL</span>
            —
            <span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS, RCWCASA, RCWCASL, RCWCASAL</span>
            —
            <span class="brokenlink" title="file rcwcas.html unchanged">RCWCASL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS, RCWCASA, RCWCASL, RCWCASAL</span>
            —
            <span class="brokenlink" title="file rcwcas.html unchanged">RCWCASA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwcas.html unchanged">RCWCAS, RCWCASA, RCWCASL, RCWCASAL</span>
            —
            <span class="brokenlink" title="file rcwcas.html unchanged">RCWCASAL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS, RCWSCASA, RCWSCASL, RCWSCASAL</span>
            —
            <span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS, RCWSCASA, RCWSCASL, RCWSCASAL</span>
            —
            <span class="brokenlink" title="file rcwscas.html unchanged">RCWSCASL</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS, RCWSCASA, RCWSCASL, RCWSCASAL</span>
            —
            <span class="brokenlink" title="file rcwscas.html unchanged">RCWSCASA</span></td><td>FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwscas.html unchanged">RCWSCAS, RCWSCASA, RCWSCASL, RCWSCASAL</span>
            —
            <span class="brokenlink" title="file rcwscas.html unchanged">RCWSCASAL</span></td><td>FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rcwcomswappr"><a id="rcwcomswappr"/><h3 class="iclass">RCW compare and swap pair</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rcwcomswappr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP, RCWCASPA, RCWCASPL, RCWCASPAL</span>
            —
            <span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP, RCWCASPA, RCWCASPL, RCWCASPAL</span>
            —
            <span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP, RCWCASPA, RCWCASPL, RCWCASPAL</span>
            —
            <span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASP, RCWCASPA, RCWCASPL, RCWCASPAL</span>
            —
            <span class="brokenlink" title="file rcwcasp.html unchanged">RCWCASPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP, RCWSCASPA, RCWSCASPL, RCWSCASPAL</span>
            —
            <span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP, RCWSCASPA, RCWSCASPL, RCWSCASPAL</span>
            —
            <span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP, RCWSCASPA, RCWSCASPL, RCWSCASPAL</span>
            —
            <span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASP, RCWSCASPA, RCWSCASPL, RCWSCASPAL</span>
            —
            <span class="brokenlink" title="file rcwscasp.html unchanged">RCWSCASPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memop_128"><a id="memop_128"/><h3 class="iclass">128-bit atomic memory operations</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rt2</td><td class="lr">o3</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memop_128"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0x0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</span>
            —
            <span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldsetp.html unchanged">LDSETP, LDSETPA, LDSETPAL, LDSETPL</span>
            —
            <span class="brokenlink" title="file ldsetp.html unchanged">LDSETP</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpp.html unchanged">SWPP, SWPPA, SWPPAL, SWPPL</span>
            —
            <span class="brokenlink" title="file swpp.html unchanged">SWPP</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP, RCWCLRPA, RCWCLRPL, RCWCLRPAL</span>
            —
            <span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP, RCWSWPPA, RCWSWPPL, RCWSWPPAL</span>
            —
            <span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP, RCWSETPA, RCWSETPL, RCWSETPAL</span>
            —
            <span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</span>
            —
            <span class="brokenlink" title="file ldclrp.html unchanged">LDCLRPL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldsetp.html unchanged">LDSETP, LDSETPA, LDSETPAL, LDSETPL</span>
            —
            <span class="brokenlink" title="file ldsetp.html unchanged">LDSETPL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpp.html unchanged">SWPP, SWPPA, SWPPAL, SWPPL</span>
            —
            <span class="brokenlink" title="file swpp.html unchanged">SWPPL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP, RCWCLRPA, RCWCLRPL, RCWCLRPAL</span>
            —
            <span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP, RCWSWPPA, RCWSWPPL, RCWSWPPAL</span>
            —
            <span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP, RCWSETPA, RCWSETPL, RCWSETPAL</span>
            —
            <span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</span>
            —
            <span class="brokenlink" title="file ldclrp.html unchanged">LDCLRPA</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldsetp.html unchanged">LDSETP, LDSETPA, LDSETPAL, LDSETPL</span>
            —
            <span class="brokenlink" title="file ldsetp.html unchanged">LDSETPA</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpp.html unchanged">SWPP, SWPPA, SWPPAL, SWPPL</span>
            —
            <span class="brokenlink" title="file swpp.html unchanged">SWPPA</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP, RCWCLRPA, RCWCLRPL, RCWCLRPAL</span>
            —
            <span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP, RCWSWPPA, RCWSWPPL, RCWSWPPAL</span>
            —
            <span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP, RCWSETPA, RCWSETPL, RCWSETPAL</span>
            —
            <span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file ldclrp.html unchanged">LDCLRP, LDCLRPA, LDCLRPAL, LDCLRPL</span>
            —
            <span class="brokenlink" title="file ldclrp.html unchanged">LDCLRPAL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ldsetp.html unchanged">LDSETP, LDSETPA, LDSETPAL, LDSETPL</span>
            —
            <span class="brokenlink" title="file ldsetp.html unchanged">LDSETPAL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file swpp.html unchanged">SWPP, SWPPA, SWPPAL, SWPPL</span>
            —
            <span class="brokenlink" title="file swpp.html unchanged">SWPPAL</span></td><td>FEAT_LSE128</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRP, RCWCLRPA, RCWCLRPL, RCWCLRPAL</span>
            —
            <span class="brokenlink" title="file rcwclrp.html unchanged">RCWCLRPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPP, RCWSWPPA, RCWSWPPL, RCWSWPPAL</span>
            —
            <span class="brokenlink" title="file rcwswpp.html unchanged">RCWSWPPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETP, RCWSETPA, RCWSETPL, RCWSETPAL</span>
            —
            <span class="brokenlink" title="file rcwsetp.html unchanged">RCWSETPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</span>
            —
            <span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP, RCWSSWPPA, RCWSSWPPL, RCWSSWPPAL</span>
            —
            <span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL</span>
            —
            <span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</span>
            —
            <span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP, RCWSSWPPA, RCWSSWPPL, RCWSSWPPAL</span>
            —
            <span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL</span>
            —
            <span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETPL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</span>
            —
            <span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP, RCWSSWPPA, RCWSSWPPL, RCWSSWPPAL</span>
            —
            <span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL</span>
            —
            <span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETPA</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</span>
            —
            <span class="brokenlink" title="file rcwsclrp.html unchanged">RCWSCLRPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPP, RCWSSWPPA, RCWSSWPPL, RCWSSWPPAL</span>
            —
            <span class="brokenlink" title="file rcwsswpp.html unchanged">RCWSSWPPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL</span>
            —
            <span class="brokenlink" title="file rcwssetp.html unchanged">RCWSSETPAL</span></td><td>FEAT_D128 &amp;&amp; FEAT_THE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_gcs"><a id="ldst_gcs"/><h3 class="iclass"><ins>GCS load</ins><del>Load</del>/store<del> memory tags</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="3"><ins>opc</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="2"><del>opc</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="9"><del>imm9</del></td><td class="lr" colspan="2"><del>op2</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_gcs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="goodlink"><a href="gcsstr.html"><ins>GCSSTR</ins></a></span></td><td><ins>FEAT_GCS</ins></td></tr><tr><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="goodlink"><a href="gcssttr.html"><ins>GCSSTTR</ins></a></span></td><td><ins>FEAT_GCS</ins></td></tr><tr><td class="bitfield"><ins>01x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1xx</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldsttags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>opc</del></th><th class="bitfields" colspan="" rowspan=""><del>imm9</del></th><th class="bitfields" colspan="" rowspan=""><del>op2</del></th></tr></thead><tbody><tr><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged"><del>STG</del></span><del>
            —
            </del><span class="brokenlink" title="file stg.html unchanged"><del>post-index</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged"><del>STG</del></span><del>
            —
            </del><span class="brokenlink" title="file stg.html unchanged"><del>signed offset</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged"><del>STG</del></span><del>
            —
            </del><span class="brokenlink" title="file stg.html unchanged"><del>pre-index</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>000000000</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stzgm.html unchanged"><del>STZGM</del></span></td><td><del>FEAT_MTE2</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file ldg.html unchanged"><del>LDG</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged"><del>STZG</del></span><del>
            —
            </del><span class="brokenlink" title="file stzg.html unchanged"><del>post-index</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged"><del>STZG</del></span><del>
            —
            </del><span class="brokenlink" title="file stzg.html unchanged"><del>signed offset</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged"><del>STZG</del></span><del>
            —
            </del><span class="brokenlink" title="file stzg.html unchanged"><del>pre-index</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"/><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged"><del>ST2G</del></span><del>
            —
            </del><span class="brokenlink" title="file st2g.html unchanged"><del>post-index</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"/><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged"><del>ST2G</del></span><del>
            —
            </del><span class="brokenlink" title="file st2g.html unchanged"><del>signed offset</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"/><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged"><del>ST2G</del></span><del>
            —
            </del><span class="brokenlink" title="file st2g.html unchanged"><del>pre-index</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>!= 000000000</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>000000000</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stgm.html unchanged"><del>STGM</del></span></td><td><del>FEAT_MTE2</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"/><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged"><del>STZ2G</del></span><del>
            —
            </del><span class="brokenlink" title="file stz2g.html unchanged"><del>post-index</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"/><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged"><del>STZ2G</del></span><del>
            —
            </del><span class="brokenlink" title="file stz2g.html unchanged"><del>signed offset</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"/><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged"><del>STZ2G</del></span><del>
            —
            </del><span class="brokenlink" title="file stz2g.html unchanged"><del>pre-index</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>!= 000000000</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>000000000</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file ldgm.html unchanged"><del>LDGM</del></span></td><td><del>FEAT_MTE2</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldsttags"><a id="ldsttags"/><h3 class="iclass">Load/store <ins>memory</ins><del>exclusive</del> <ins>tags</ins><del>pair</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="2"><ins>opc</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="9"><ins>imm9</ins></td><td class="lr" colspan="2"><ins>op2</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr"><del>1</del></td><td class="lr"><del>sz</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>L</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="5"><del>Rs</del></td><td class="lr"><del>o0</del></td><td class="lr" colspan="5"><del>Rt2</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldsttags"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>opc</ins><del>sz</del></th><th class="bitfields" colspan="" rowspan=""><ins>imm9</ins><del>L</del></th><th class="bitfields" colspan="" rowspan=""><ins>op2</ins><del>o0</del></th></tr></thead><tbody><tr><td class="bitfield"><ins>00</ins><del>0</del></td><td class="bitfield"/><td class="bitfield"><ins>01</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged"><ins>STG</ins></span><span class="goodlink"><a href="stxp.html"><del>STXP</del></a></span>
            —
            <span class="brokenlink" title="file stg.html unchanged"><ins>post-index</ins></span><span class="goodlink"><a href="stxp.html#STXP_SP32_ldstexclp"><del>32-bit</del></a></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>00</ins><del>0</del></td><td class="bitfield"/><td class="bitfield"><ins>10</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged"><ins>STG</ins></span><span class="goodlink"><a href="stlxp.html"><del>STLXP</del></a></span>
            —
            <span class="brokenlink" title="file stg.html unchanged"><ins>signed offset</ins></span><span class="goodlink"><a href="stlxp.html#STLXP_SP32_ldstexclp"><del>32-bit</del></a></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>00</ins><del>0</del></td><td class="bitfield"/><td class="bitfield"><ins>11</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stg.html unchanged"><ins>STG</ins></span><span class="goodlink"><a href="ldxp.html"><del>LDXP</del></a></span>
            —
            <span class="brokenlink" title="file stg.html unchanged"><ins>pre-index</ins></span><span class="goodlink"><a href="ldxp.html#LDXP_LP32_ldstexclp"><del>32-bit</del></a></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>00</ins><del>0</del></td><td class="bitfield"><ins>000000000</ins><del>1</del></td><td class="bitfield"><ins>00</ins><del>1</del></td><td class="iformname"><del>
            —
            </del><span class="goodlink"><a href="ldaxp.html#LDAXP_LP32_ldstexclp"><del>32-bit</del></a></span><span class="brokenlink" title="file stzgm.html unchanged"><ins>STZGM</ins></span><span class="goodlink"><a href="ldaxp.html"><del>LDAXP</del></a></span></td><td><ins>FEAT_MTE2</ins></td></tr><tr><td class="bitfield"><ins>01</ins><del>1</del></td><td class="bitfield"/><td class="bitfield"><ins>00</ins><del>0</del></td><td class="iformname"><del>
            —
            </del><span class="goodlink"><a href="stxp.html#STXP_SP64_ldstexclp"><del>64-bit</del></a></span><span class="brokenlink" title="file ldg.html unchanged"><ins>LDG</ins></span><span class="goodlink"><a href="stxp.html"><del>STXP</del></a></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>01</ins><del>1</del></td><td class="bitfield"/><td class="bitfield"><ins>01</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged"><ins>STZG</ins></span><span class="goodlink"><a href="stlxp.html"><del>STLXP</del></a></span>
            —
            <span class="brokenlink" title="file stzg.html unchanged"><ins>post-index</ins></span><span class="goodlink"><a href="stlxp.html#STLXP_SP64_ldstexclp"><del>64-bit</del></a></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>01</ins><del>1</del></td><td class="bitfield"/><td class="bitfield"><ins>10</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged"><ins>STZG</ins></span><span class="goodlink"><a href="ldxp.html"><del>LDXP</del></a></span>
            —
            <span class="brokenlink" title="file stzg.html unchanged"><ins>signed offset</ins></span><span class="goodlink"><a href="ldxp.html#LDXP_LP64_ldstexclp"><del>64-bit</del></a></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>01</ins><del>1</del></td><td class="bitfield"/><td class="bitfield"><ins>11</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file stzg.html unchanged"><ins>STZG</ins></span><span class="goodlink"><a href="ldaxp.html"><del>LDAXP</del></a></span>
            —
            <span class="brokenlink" title="file stzg.html unchanged"><ins>pre-index</ins></span><span class="goodlink"><a href="ldaxp.html#LDAXP_LP64_ldstexclp"><del>64-bit</del></a></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"/><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged"><ins>ST2G</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file st2g.html unchanged"><ins>post-index</ins></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"/><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged"><ins>ST2G</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file st2g.html unchanged"><ins>signed offset</ins></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"/><td class="bitfield"><ins>11</ins></td><td class="iformname"><span class="brokenlink" title="file st2g.html unchanged"><ins>ST2G</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file st2g.html unchanged"><ins>pre-index</ins></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>!= 000000000</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>000000000</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file stgm.html unchanged"><ins>STGM</ins></span></td><td><ins>FEAT_MTE2</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"/><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged"><ins>STZ2G</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stz2g.html unchanged"><ins>post-index</ins></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"/><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged"><ins>STZ2G</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stz2g.html unchanged"><ins>signed offset</ins></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"/><td class="bitfield"><ins>11</ins></td><td class="iformname"><span class="brokenlink" title="file stz2g.html unchanged"><ins>STZ2G</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stz2g.html unchanged"><ins>pre-index</ins></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>!= 000000000</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>000000000</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file ldgm.html unchanged"><ins>LDGM</ins></span></td><td><ins>FEAT_MTE2</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstexclp"><a id="ldstexclp"/><h3 class="iclass">Load/store exclusive <ins>pair</ins><del>register</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr"><ins>1</ins><del>size</del></td><td class="lr"><ins>sz</ins></td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr"><ins>1</ins><del>0</del></td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstexclp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>sz</ins><del>size</del></th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="stxp.html"><ins>STXP</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="stxp.html#STXP_SP32_ldstexclp"><ins>32-bit</ins></a></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="goodlink"><a href="stxrb.html"><del>STXRB</del></a></span></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="stlxp.html"><ins>STLXP</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="stlxp.html#STLXP_SP32_ldstexclp"><ins>32-bit</ins></a></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="goodlink"><a href="stlxrb.html"><del>STLXRB</del></a></span></td></tr><tr><td class="bitfield"><ins>0</ins><del>00</del></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="ldxp.html"><ins>LDXP</ins></a></span><span class="goodlink"><a href="ldxrb.html"><del>LDXRB</del></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldxp.html#LDXP_LP32_ldstexclp"><ins>32-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>0</ins><del>00</del></td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="ldaxp.html"><ins>LDAXP</ins></a></span><span class="goodlink"><a href="ldaxrb.html"><del>LDAXRB</del></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldaxp.html#LDAXP_LP32_ldstexclp"><ins>32-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>1</ins><del>01</del></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="goodlink"><a href="stxp.html"><ins>STXP</ins></a></span><span class="goodlink"><a href="stxrh.html"><del>STXRH</del></a></span><ins>
            —
            </ins><span class="goodlink"><a href="stxp.html#STXP_SP64_ldstexclp"><ins>64-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>1</ins><del>01</del></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="goodlink"><a href="stlxp.html"><ins>STLXP</ins></a></span><span class="goodlink"><a href="stlxrh.html"><del>STLXRH</del></a></span><ins>
            —
            </ins><span class="goodlink"><a href="stlxp.html#STLXP_SP64_ldstexclp"><ins>64-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="ldxp.html"><ins>LDXP</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldxp.html#LDXP_LP64_ldstexclp"><ins>64-bit</ins></a></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="goodlink"><a href="ldxrh.html"><del>LDXRH</del></a></span></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="ldaxp.html"><ins>LDAXP</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldaxp.html#LDAXP_LP64_ldstexclp"><ins>64-bit</ins></a></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="goodlink"><a href="stxr.html"><del>STXR</del></a></span><del>
            —
            </del><span class="goodlink"><a href="stxr.html#STXR_SR32_ldstexclr"><del>32-bit</del></a></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="goodlink"><a href="stlxr.html"><del>STLXR</del></a></span><del>
            —
            </del><span class="goodlink"><a href="stlxr.html#STLXR_SR32_ldstexclr"><del>32-bit</del></a></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="goodlink"><a href="ldxr.html"><del>LDXR</del></a></span><del>
            —
            </del><span class="goodlink"><a href="ldxr.html#LDXR_LR32_ldstexclr"><del>32-bit</del></a></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="goodlink"><a href="ldaxr.html"><del>LDAXR</del></a></span><del>
            —
            </del><span class="goodlink"><a href="ldaxr.html#LDAXR_LR32_ldstexclr"><del>32-bit</del></a></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="goodlink"><a href="stxr.html"><del>STXR</del></a></span><del>
            —
            </del><span class="goodlink"><a href="stxr.html#STXR_SR64_ldstexclr"><del>64-bit</del></a></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="goodlink"><a href="stlxr.html"><del>STLXR</del></a></span><del>
            —
            </del><span class="goodlink"><a href="stlxr.html#STLXR_SR64_ldstexclr"><del>64-bit</del></a></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="goodlink"><a href="ldxr.html"><del>LDXR</del></a></span><del>
            —
            </del><span class="goodlink"><a href="ldxr.html#LDXR_LR64_ldstexclr"><del>64-bit</del></a></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="goodlink"><a href="ldaxr.html"><del>LDAXR</del></a></span><del>
            —
            </del><span class="goodlink"><a href="ldaxr.html#LDAXR_LR64_ldstexclr"><del>64-bit</del></a></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstexclr"><a id="ldstexclr"/><h3 class="iclass">Load/store <ins>exclusive register</ins><del>ordered</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r"><ins>0</ins><del>1</del></td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstexclr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>L</ins></th><th class="bitfields" colspan="" rowspan=""><ins>o0</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="stxrb.html"><ins>STXRB</ins></a></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="stlxrb.html"><ins>STLXRB</ins></a></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="ldxrb.html"><ins>LDXRB</ins></a></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="ldaxrb.html"><ins>LDAXRB</ins></a></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="stxrh.html"><ins>STXRH</ins></a></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="stlxrh.html"><ins>STLXRH</ins></a></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="ldxrh.html"><ins>LDXRH</ins></a></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="ldaxrh.html"><ins>LDAXRH</ins></a></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="stxr.html"><ins>STXR</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="stxr.html#STXR_SR32_ldstexclr"><ins>32-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="stlxr.html"><ins>STLXR</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="stlxr.html#STLXR_SR32_ldstexclr"><ins>32-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="ldxr.html"><ins>LDXR</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldxr.html#LDXR_LR32_ldstexclr"><ins>32-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="ldaxr.html"><ins>LDAXR</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldaxr.html#LDAXR_LR32_ldstexclr"><ins>32-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="stxr.html"><ins>STXR</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="stxr.html#STXR_SR64_ldstexclr"><ins>64-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="stlxr.html"><ins>STLXR</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="stlxr.html#STLXR_SR64_ldstexclr"><ins>64-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="ldxr.html"><ins>LDXR</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldxr.html#LDXR_LR64_ldstexclr"><ins>64-bit</ins></a></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="ldaxr.html"><ins>LDAXR</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldaxr.html#LDAXR_LR64_ldstexclr"><ins>64-bit</ins></a></span></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldstord"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>L</del></th><th class="bitfields" colspan="" rowspan=""><del>o0</del></th></tr></thead><tbody><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stllrb.html unchanged"><del>STLLRB</del></span></td><td><del>FEAT_LOR</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file stlrb.html unchanged"><del>STLRB</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file ldlarb.html unchanged"><del>LDLARB</del></span></td><td><del>FEAT_LOR</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldarb.html unchanged"><del>LDARB</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stllrh.html unchanged"><del>STLLRH</del></span></td><td><del>FEAT_LOR</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file stlrh.html unchanged"><del>STLRH</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file ldlarh.html unchanged"><del>LDLARH</del></span></td><td><del>FEAT_LOR</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldarh.html unchanged"><del>LDARH</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stllr.html unchanged"><del>STLLR</del></span><del>
            —
            </del><span class="brokenlink" title="file stllr.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LOR</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged"><del>STLR</del></span><del>
            —
            </del><span class="brokenlink" title="file stlr.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file ldlar.html unchanged"><del>LDLAR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldlar.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LOR</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldar.html unchanged"><del>LDAR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldar.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stllr.html unchanged"><del>STLLR</del></span><del>
            —
            </del><span class="brokenlink" title="file stllr.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LOR</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged"><del>STLR</del></span><del>
            —
            </del><span class="brokenlink" title="file stlr.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file ldlar.html unchanged"><del>LDLAR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldlar.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LOR</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldar.html unchanged"><del>LDAR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldar.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstord"><a id="ldstord"/><h3 class="iclass"><ins>Load/store</ins><del>Compare</del> <ins>ordered</ins><del>and swap</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr"><ins>0</ins><del>1</del></td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstord"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>L</ins></th><th class="bitfields" colspan="" rowspan=""><ins>o0</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stllrb.html unchanged"><ins>STLLRB</ins></span></td><td><ins>FEAT_LOR</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file stlrb.html unchanged"><ins>STLRB</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file ldlarb.html unchanged"><ins>LDLARB</ins></span></td><td><ins>FEAT_LOR</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldarb.html unchanged"><ins>LDARB</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stllrh.html unchanged"><ins>STLLRH</ins></span></td><td><ins>FEAT_LOR</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file stlrh.html unchanged"><ins>STLRH</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file ldlarh.html unchanged"><ins>LDLARH</ins></span></td><td><ins>FEAT_LOR</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldarh.html unchanged"><ins>LDARH</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stllr.html unchanged"><ins>STLLR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stllr.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LOR</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged"><ins>STLR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stlr.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file ldlar.html unchanged"><ins>LDLAR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldlar.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LOR</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldar.html unchanged"><ins>LDAR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldar.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stllr.html unchanged"><ins>STLLR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stllr.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LOR</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged"><ins>STLR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stlr.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file ldlar.html unchanged"><ins>LDLAR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldlar.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LOR</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldar.html unchanged"><ins>LDAR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldar.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-comswap"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>L</del></th><th class="bitfields" colspan="" rowspan=""><del>o0</del></th><th class="bitfields" colspan="" rowspan=""><del>Rt2</del></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><del>!= 11111</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged"><del>CASB, CASAB, CASALB, CASLB</del></span><del>
            —
            </del><span class="brokenlink" title="file casb.html unchanged"><del>CASB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged"><del>CASB, CASAB, CASALB, CASLB</del></span><del>
            —
            </del><span class="brokenlink" title="file casb.html unchanged"><del>CASLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged"><del>CASB, CASAB, CASALB, CASLB</del></span><del>
            —
            </del><span class="brokenlink" title="file casb.html unchanged"><del>CASAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged"><del>CASB, CASAB, CASALB, CASLB</del></span><del>
            —
            </del><span class="brokenlink" title="file casb.html unchanged"><del>CASALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="goodlink"><a href="cash.html"><del>CASH, CASAH, CASALH, CASLH</del></a></span><del>
            —
            </del><span class="goodlink"><a href="cash.html#CASH_C32_comswap"><del>CASH</del></a></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="goodlink"><a href="cash.html"><del>CASH, CASAH, CASALH, CASLH</del></a></span><del>
            —
            </del><span class="goodlink"><a href="cash.html#CASLH_C32_comswap"><del>CASLH</del></a></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="goodlink"><a href="cash.html"><del>CASH, CASAH, CASALH, CASLH</del></a></span><del>
            —
            </del><span class="goodlink"><a href="cash.html#CASAH_C32_comswap"><del>CASAH</del></a></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="goodlink"><a href="cash.html"><del>CASH, CASAH, CASALH, CASLH</del></a></span><del>
            —
            </del><span class="goodlink"><a href="cash.html#CASALH_C32_comswap"><del>CASALH</del></a></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><del>CAS, CASA, CASAL, CASL</del></span><del>
            —
            </del><span class="brokenlink" title="file cas.html unchanged"><del>32-bit CAS</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><del>CAS, CASA, CASAL, CASL</del></span><del>
            —
            </del><span class="brokenlink" title="file cas.html unchanged"><del>32-bit CASL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><del>CAS, CASA, CASAL, CASL</del></span><del>
            —
            </del><span class="brokenlink" title="file cas.html unchanged"><del>32-bit CASA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><del>CAS, CASA, CASAL, CASL</del></span><del>
            —
            </del><span class="brokenlink" title="file cas.html unchanged"><del>32-bit CASAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><del>CAS, CASA, CASAL, CASL</del></span><del>
            —
            </del><span class="brokenlink" title="file cas.html unchanged"><del>64-bit CAS</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><del>CAS, CASA, CASAL, CASL</del></span><del>
            —
            </del><span class="brokenlink" title="file cas.html unchanged"><del>64-bit CASL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><del>CAS, CASA, CASAL, CASL</del></span><del>
            —
            </del><span class="brokenlink" title="file cas.html unchanged"><del>64-bit CASA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11111</del></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><del>CAS, CASA, CASAL, CASL</del></span><del>
            —
            </del><span class="brokenlink" title="file cas.html unchanged"><del>64-bit CASAL</del></span></td><td><del>FEAT_LSE</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-comswap"><a id="comswap"/><h3 class="iclass"><ins>Compare and swap</ins><del>LDIAPP/STILP</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>L</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="5"><ins>Rs</ins></td><td class="lr"><ins>o0</ins></td><td class="lr" colspan="5"><ins>Rt2</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><del>size</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>L</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="5"><del>Rt2</del></td><td class="lr" colspan="4"><del>opc2</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-comswap"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>L</ins></th><th class="bitfields" colspan="" rowspan=""><ins>o0</ins></th><th class="bitfields" colspan="" rowspan=""><ins>Rt2</ins></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><ins>!= 11111</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged"><ins>CASB, CASAB, CASALB, CASLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file casb.html unchanged"><ins>CASB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged"><ins>CASB, CASAB, CASALB, CASLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file casb.html unchanged"><ins>CASLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged"><ins>CASB, CASAB, CASALB, CASLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file casb.html unchanged"><ins>CASAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file casb.html unchanged"><ins>CASB, CASAB, CASALB, CASLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file casb.html unchanged"><ins>CASALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="goodlink"><a href="cash.html"><ins>CASH, CASAH, CASALH, CASLH</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="cash.html#CASH_C32_comswap"><ins>CASH</ins></a></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="goodlink"><a href="cash.html"><ins>CASH, CASAH, CASALH, CASLH</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="cash.html#CASLH_C32_comswap"><ins>CASLH</ins></a></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="goodlink"><a href="cash.html"><ins>CASH, CASAH, CASALH, CASLH</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="cash.html#CASAH_C32_comswap"><ins>CASAH</ins></a></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="goodlink"><a href="cash.html"><ins>CASH, CASAH, CASALH, CASLH</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="cash.html#CASALH_C32_comswap"><ins>CASALH</ins></a></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><ins>CAS, CASA, CASAL, CASL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cas.html unchanged"><ins>32-bit CAS</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><ins>CAS, CASA, CASAL, CASL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cas.html unchanged"><ins>32-bit CASL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><ins>CAS, CASA, CASAL, CASL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cas.html unchanged"><ins>32-bit CASA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><ins>CAS, CASA, CASAL, CASL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cas.html unchanged"><ins>32-bit CASAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><ins>CAS, CASA, CASAL, CASL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cas.html unchanged"><ins>64-bit CAS</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><ins>CAS, CASA, CASAL, CASL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cas.html unchanged"><ins>64-bit CASL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><ins>CAS, CASA, CASAL, CASL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cas.html unchanged"><ins>64-bit CASA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11111</ins></td><td class="iformname"><span class="brokenlink" title="file cas.html unchanged"><ins>CAS, CASA, CASAL, CASL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cas.html unchanged"><ins>64-bit CASAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldiappstilp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>L</del></th><th class="bitfields" colspan="" rowspan=""><del>opc2</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0x</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"/><td class="bitfield"><del>001x</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"/><td class="bitfield"><del>01xx</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"/><td class="bitfield"><del>1xxx</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged"><del>STILP</del></span><del>
            —
            </del><span class="brokenlink" title="file stilp.html unchanged"><del>32-bit pre-index</del></span></td><td><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged"><del>STILP</del></span><del>
            —
            </del><span class="brokenlink" title="file stilp.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged"><del>LDIAPP</del></span><del>
            —
            </del><span class="brokenlink" title="file ldiapp.html unchanged"><del>32-bit post-index</del></span></td><td><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged"><del>LDIAPP</del></span><del>
            —
            </del><span class="brokenlink" title="file ldiapp.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged"><del>STILP</del></span><del>
            —
            </del><span class="brokenlink" title="file stilp.html unchanged"><del>64-bit pre-index</del></span></td><td><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged"><del>STILP</del></span><del>
            —
            </del><span class="brokenlink" title="file stilp.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged"><del>LDIAPP</del></span><del>
            —
            </del><span class="brokenlink" title="file ldiapp.html unchanged"><del>64-bit post-index</del></span></td><td><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged"><del>LDIAPP</del></span><del>
            —
            </del><span class="brokenlink" title="file ldiapp.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LRCPC3</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldiappstilp"><a id="ldiappstilp"/><h3 class="iclass"><ins>LDIAPP</ins><del>LDAPR</del>/<ins>STILP</ins><del>STLR (writeback)</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r"><ins>0</ins><del>1</del></td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5"><del>0 0 0 0 0</del> <ins>Rt2</ins></td><td class="lr" colspan="4"><del>0 0 0 0</del> <ins>opc2</ins></td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldiappstilp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan=""><ins>opc2</ins></th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"><ins>1x</ins><del>10</del></td><td class="bitfield"/><td class="bitfield"><span class="brokenlink" title="file stlr.html unchanged"><del>STLR</del></span><ins>001x</ins><del>—</del><span class="brokenlink" title="file stlr.html unchanged"><del>32-bit</del></span></td><td class="iformname"><ins>UNALLOCATED</ins><del>FEAT_LRCPC3</del></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins><del>10</del></td><td class="bitfield"/><td class="bitfield"><span class="brokenlink" title="file ldapr.html unchanged"><del>LDAPR</del></span><ins>01xx</ins><del>—</del><span class="brokenlink" title="file ldapr.html unchanged"><del>32-bit</del></span></td><td class="iformname"><ins>UNALLOCATED</ins><del>FEAT_LRCPC3</del></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins><del>11</del></td><td class="bitfield"/><td class="bitfield"><span class="brokenlink" title="file stlr.html unchanged"><del>STLR</del></span><ins>1xxx</ins><del>—</del><span class="brokenlink" title="file stlr.html unchanged"><del>64-bit</del></span></td><td class="iformname"><ins>UNALLOCATED</ins><del>FEAT_LRCPC3</del></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins><del>11</del></td><td class="bitfield"><ins>0</ins><del>1</del></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged"><ins>STILP</ins></span><span class="brokenlink" title="file ldapr.html unchanged"><del>LDAPR</del></span>
            —
            <span class="brokenlink" title="file stilp.html unchanged"><ins>32-bit pre-index</ins></span><span class="brokenlink" title="file ldapr.html unchanged"><del>64-bit</del></span></td><td>FEAT_LRCPC3</td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged"><ins>STILP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stilp.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged"><ins>LDIAPP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldiapp.html unchanged"><ins>32-bit post-index</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged"><ins>LDIAPP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldiapp.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged"><ins>STILP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stilp.html unchanged"><ins>64-bit pre-index</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file stilp.html unchanged"><ins>STILP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stilp.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged"><ins>LDIAPP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldiapp.html unchanged"><ins>64-bit post-index</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file ldiapp.html unchanged"><ins>LDIAPP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldiapp.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_writeback"><a id="ldapstl_writeback"/><h3 class="iclass">LDAPR/STLR (<ins>writeback</ins><del>unscaled immediate</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>L</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><del>size</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="2"><del>opc</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="9"><del>imm9</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_writeback"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan=""><ins>L</ins><del>opc</del></th></tr></thead><tbody><tr><td class="bitfield"><ins>0x</ins></td><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stlurb.html unchanged"><del>STLURB</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><ins>10</ins><del>00</del></td><td class="bitfield"><ins>0</ins><del>01</del></td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged"><ins>STLR</ins></span><span class="brokenlink" title="file ldapurb.html unchanged"><del>LDAPURB</del></span><ins>
            —
            </ins><span class="brokenlink" title="file stlr.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged"><ins>LDAPR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldapr.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldapursb.html unchanged"><del>LDAPURSB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldapursb.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stlr.html unchanged"><ins>STLR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stlr.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file ldapursb.html unchanged"><del>LDAPURSB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldapursb.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><ins>11</ins><del>01</del></td><td class="bitfield"><ins>1</ins><del>00</del></td><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged"><ins>LDAPR</ins></span><span class="brokenlink" title="file stlurh.html unchanged"><del>STLURH</del></span><ins>
            —
            </ins><span class="brokenlink" title="file ldapr.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldapurh.html unchanged"><del>LDAPURH</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldapursh.html unchanged"><del>LDAPURSH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldapursh.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file ldapursh.html unchanged"><del>LDAPURSH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldapursh.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stlur_gen.html unchanged"><del>STLUR</del></span><del>
            —
            </del><span class="brokenlink" title="file stlur_gen.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldapur_gen.html unchanged"><del>LDAPUR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldapur_gen.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldapursw.html unchanged"><del>LDAPURSW</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stlur_gen.html unchanged"><del>STLUR</del></span><del>
            —
            </del><span class="brokenlink" title="file stlur_gen.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldapur_gen.html unchanged"><del>LDAPUR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldapur_gen.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LRCPC2</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_unscaled"><a id="ldapstl_unscaled"/><h3 class="iclass">LDAPR/STLR (<ins>unscaled immediate</ins><del>SIMD&amp;FP</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="2"><ins>opc</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="9"><ins>imm9</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr><tr class="firstrow"><td class="lr" colspan="2"><del>size</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="2"><del>opc</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="9"><del>imm9</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><del>
            —
            </del><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>8-bit</del></span><span class="brokenlink" title="file stlurb.html unchanged"><ins>STLURB</ins></span><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>STLUR (SIMD&amp;FP)</del></span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><del>
            —
            </del><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>8-bit</del></span><span class="brokenlink" title="file ldapurb.html unchanged"><ins>LDAPURB</ins></span><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>LDAPUR (SIMD&amp;FP)</del></span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldapursb.html unchanged"><ins>LDAPURSB</ins></span><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>STLUR (SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldapursb.html unchanged"><ins>64-bit</ins></span><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>128-bit</del></span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldapursb.html unchanged"><ins>LDAPURSB</ins></span><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>LDAPUR (SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldapursb.html unchanged"><ins>32-bit</ins></span><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>128-bit</del></span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><del>
            —
            </del><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>16-bit</del></span><span class="brokenlink" title="file stlurh.html unchanged"><ins>STLURH</ins></span><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>STLUR (SIMD&amp;FP)</del></span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><del>
            —
            </del><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>16-bit</del></span><span class="brokenlink" title="file ldapurh.html unchanged"><ins>LDAPURH</ins></span><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>LDAPUR (SIMD&amp;FP)</del></span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield"><ins>10</ins><del>1x</del></td><td class="iformname"><span class="brokenlink" title="file ldapursh.html unchanged"><ins>LDAPURSH</ins></span><ins>—</ins><del>UNALLOCATED</del><span class="brokenlink" title="file ldapursh.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC2</ins><del>-</del></td></tr><tr><td class="bitfield"><ins>01</ins><del>1x</del></td><td class="bitfield"><ins>11</ins><del>1x</del></td><td class="iformname"><span class="brokenlink" title="file ldapursh.html unchanged"><ins>LDAPURSH</ins></span><ins>—</ins><del>UNALLOCATED</del><span class="brokenlink" title="file ldapursh.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LRCPC2</ins><del>-</del></td></tr><tr><td class="bitfield"><ins>1x</ins><del>10</del></td><td class="bitfield"><ins>11</ins><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>STLUR (SIMD&amp;FP)</del></span><ins>UNALLOCATED</ins><del>—</del><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>32-bit</del></span></td><td><ins>-</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield">10</td><td class="bitfield"><ins>00</ins><del>01</del></td><td class="iformname"><span class="brokenlink" title="file stlur_gen.html unchanged"><ins>STLUR</ins></span><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>LDAPUR (SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file stlur_gen.html unchanged">32-bit</span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><ins>10</ins><del>11</del></td><td class="bitfield"><ins>01</ins><del>00</del></td><td class="iformname"><span class="brokenlink" title="file ldapur_gen.html unchanged"><ins>LDAPUR</ins></span><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>STLUR (SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldapur_gen.html unchanged"><ins>32-bit</ins></span><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><del>64-bit</del></span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><ins>10</ins><del>11</del></td><td class="bitfield"><ins>10</ins><del>01</del></td><td class="iformname"><del>
            —
            </del><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>64-bit</del></span><span class="brokenlink" title="file ldapursw.html unchanged"><ins>LDAPURSW</ins></span><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><del>LDAPUR (SIMD&amp;FP)</del></span></td><td><ins>FEAT_LRCPC2</ins><del>FEAT_LRCPC3</del></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file stlur_gen.html unchanged"><ins>STLUR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stlur_gen.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC2</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldapur_gen.html unchanged"><ins>LDAPUR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldapur_gen.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC2</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldapstl_simd"><a id="ldapstl_simd"/><h3 class="iclass"><ins>LDAPR/STLR</ins><del>Load</del> <del>register </del>(<ins>SIMD&amp;FP</ins><del>literal</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins><del>opc</del></td><td class="l">0</td><td>1</td><td>1</td><td><ins>1</ins><del>V</del></td><td>0</td><td class="r"><ins>1</ins></td><td class="lr" colspan="2"><ins>opc</ins></td><td class="lr">0</td><td class="lr" colspan="9"><ins>imm9</ins><del>imm19</del></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldapstl_simd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>opc</del></th><th class="bitfields" colspan="" rowspan=""><del>V</del></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"><ins>00</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>STLUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_lit_gen.html unchanged"><del>LDR (literal)</del></span>
            —
            <span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>8-bit</ins></span><span class="brokenlink" title="file ldr_lit_gen.html unchanged"><del>32-bit</del></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield">00</td><td class="bitfield"><ins>01</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>LDAPUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><del>LDR (literal, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>8-bit</ins></span><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><del>32-bit</del></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>00</ins><del>01</del></td><td class="bitfield"><ins>10</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>STLUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_lit_gen.html unchanged"><del>LDR (literal)</del></span>
            —
            <span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>128-bit</ins></span><span class="brokenlink" title="file ldr_lit_gen.html unchanged"><del>64-bit</del></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>00</ins><del>01</del></td><td class="bitfield"><ins>11</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>LDAPUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><del>LDR (literal, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>128-bit</ins></span><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><del>64-bit</del></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>01</ins><del>10</del></td><td class="bitfield"><ins>00</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>STLUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldrsw_lit.html unchanged"><del>LDRSW (literal)</del></span><ins>
            —
            </ins><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>16-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>01</ins><del>10</del></td><td class="bitfield"><ins>01</ins><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>LDAPUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><del>LDR (literal, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>16-bit</ins></span><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><del>128-bit</del></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>01</ins><del>11</del></td><td class="bitfield"><ins>1x</ins><del>0</del></td><td class="iformname"><span class="brokenlink" title="file prfm_lit.html unchanged"><del>PRFM (literal)</del></span><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins><del>11</del></td><td class="bitfield"><ins>1x</ins><del>1</del></td><td class="iformname">UNALLOCATED</td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>STLUR (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>LDAPUR (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>STLUR (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stlur_fpsimd.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>LDAPUR (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldapur_fpsimd.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC3</ins></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-loadlit"><a id="loadlit"/><h3 class="iclass"><ins>Load</ins><del>Memory</del> <ins>register</ins><del>Copy</del> <ins>(literal)</ins><del>and Memory Set</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>opc</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>V</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="19"><ins>imm19</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><del>size</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>o0</del></td><td class="l"><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="2"><del>op1</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="5"><del>Rs</del></td><td class="lr" colspan="4"><del>op2</del></td><td class="l"><del>0</del></td><td class="r"><del>1</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rd</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-loadlit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th><th class="bitfields" colspan="" rowspan=""><ins>V</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_lit_gen.html unchanged"><ins>LDR (literal)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_lit_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><ins>LDR (literal, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_lit_gen.html unchanged"><ins>LDR (literal)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_lit_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><ins>LDR (literal, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsw_lit.html unchanged"><ins>LDRSW (literal)</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><ins>LDR (literal, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_lit_fpsimd.html unchanged"><ins>128-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file prfm_lit.html unchanged"><ins>PRFM (literal)</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-memcms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>o0</del></th><th class="bitfields" colspan="" rowspan=""><del>op1</del></th><th class="bitfields" colspan="" rowspan=""><del>op2</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged"><del>CPYFP, CPYFM, CPYFE</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfp.html unchanged"><del>CPYFP</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged"><del>CPYFPWT, CPYFMWT, CPYFEWT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwt.html unchanged"><del>CPYFPWT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged"><del>CPYFPRT, CPYFMRT, CPYFERT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprt.html unchanged"><del>CPYFPRT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0011</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged"><del>CPYFPT, CPYFMT, CPYFET</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpt.html unchanged"><del>CPYFPT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged"><del>CPYFPWN, CPYFMWN, CPYFEWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwn.html unchanged"><del>CPYFPWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><del>CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><del>CPYFPWTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged"><del>CPYFPRTWN, CPYFMRTWN, CPYFERTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtwn.html unchanged"><del>CPYFPRTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged"><del>CPYFPTWN, CPYFMTWN, CPYFETWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptwn.html unchanged"><del>CPYFPTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1000</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged"><del>CPYFPRN, CPYFMRN, CPYFERN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprn.html unchanged"><del>CPYFPRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1001</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><del>CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><del>CPYFPWTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1010</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged"><del>CPYFPRTRN, CPYFMRTRN, CPYFERTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtrn.html unchanged"><del>CPYFPRTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1011</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged"><del>CPYFPTRN, CPYFMTRN, CPYFETRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptrn.html unchanged"><del>CPYFPTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1100</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged"><del>CPYFPN, CPYFMN, CPYFEN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpn.html unchanged"><del>CPYFPN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1101</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged"><del>CPYFPWTN, CPYFMWTN, CPYFEWTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtn.html unchanged"><del>CPYFPWTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1110</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged"><del>CPYFPRTN, CPYFMRTN, CPYFERTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtn.html unchanged"><del>CPYFPRTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1111</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged"><del>CPYFPTN, CPYFMTN, CPYFETN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptn.html unchanged"><del>CPYFPTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged"><del>CPYFP, CPYFM, CPYFE</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfp.html unchanged"><del>CPYFM</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged"><del>CPYFPWT, CPYFMWT, CPYFEWT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwt.html unchanged"><del>CPYFMWT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged"><del>CPYFPRT, CPYFMRT, CPYFERT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprt.html unchanged"><del>CPYFMRT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0011</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged"><del>CPYFPT, CPYFMT, CPYFET</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpt.html unchanged"><del>CPYFMT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged"><del>CPYFPWN, CPYFMWN, CPYFEWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwn.html unchanged"><del>CPYFMWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><del>CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><del>CPYFMWTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged"><del>CPYFPRTWN, CPYFMRTWN, CPYFERTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtwn.html unchanged"><del>CPYFMRTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged"><del>CPYFPTWN, CPYFMTWN, CPYFETWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptwn.html unchanged"><del>CPYFMTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1000</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged"><del>CPYFPRN, CPYFMRN, CPYFERN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprn.html unchanged"><del>CPYFMRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1001</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><del>CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><del>CPYFMWTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1010</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged"><del>CPYFPRTRN, CPYFMRTRN, CPYFERTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtrn.html unchanged"><del>CPYFMRTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1011</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged"><del>CPYFPTRN, CPYFMTRN, CPYFETRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptrn.html unchanged"><del>CPYFMTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1100</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged"><del>CPYFPN, CPYFMN, CPYFEN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpn.html unchanged"><del>CPYFMN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1101</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged"><del>CPYFPWTN, CPYFMWTN, CPYFEWTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtn.html unchanged"><del>CPYFMWTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1110</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged"><del>CPYFPRTN, CPYFMRTN, CPYFERTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtn.html unchanged"><del>CPYFMRTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1111</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged"><del>CPYFPTN, CPYFMTN, CPYFETN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptn.html unchanged"><del>CPYFMTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged"><del>CPYFP, CPYFM, CPYFE</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfp.html unchanged"><del>CPYFE</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged"><del>CPYFPWT, CPYFMWT, CPYFEWT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwt.html unchanged"><del>CPYFEWT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged"><del>CPYFPRT, CPYFMRT, CPYFERT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprt.html unchanged"><del>CPYFERT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0011</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged"><del>CPYFPT, CPYFMT, CPYFET</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpt.html unchanged"><del>CPYFET</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged"><del>CPYFPWN, CPYFMWN, CPYFEWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwn.html unchanged"><del>CPYFEWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><del>CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><del>CPYFEWTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged"><del>CPYFPRTWN, CPYFMRTWN, CPYFERTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtwn.html unchanged"><del>CPYFERTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged"><del>CPYFPTWN, CPYFMTWN, CPYFETWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptwn.html unchanged"><del>CPYFETWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1000</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged"><del>CPYFPRN, CPYFMRN, CPYFERN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprn.html unchanged"><del>CPYFERN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1001</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><del>CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><del>CPYFEWTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1010</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged"><del>CPYFPRTRN, CPYFMRTRN, CPYFERTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtrn.html unchanged"><del>CPYFERTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1011</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged"><del>CPYFPTRN, CPYFMTRN, CPYFETRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptrn.html unchanged"><del>CPYFETRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1100</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged"><del>CPYFPN, CPYFMN, CPYFEN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpn.html unchanged"><del>CPYFEN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1101</del></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged"><del>CPYFPWTN, CPYFMWTN, CPYFEWTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfpwtn.html unchanged"><del>CPYFEWTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1110</del></td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged"><del>CPYFPRTN, CPYFMRTN, CPYFERTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfprtn.html unchanged"><del>CPYFERTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1111</del></td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged"><del>CPYFPTN, CPYFMTN, CPYFETN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyfptn.html unchanged"><del>CPYFETN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged"><del>SETP, SETM, SETE</del></span><del>
            —
            </del><span class="brokenlink" title="file setp.html unchanged"><del>SETP</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged"><del>SETPT, SETMT, SETET</del></span><del>
            —
            </del><span class="brokenlink" title="file setpt.html unchanged"><del>SETPT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged"><del>SETPN, SETMN, SETEN</del></span><del>
            —
            </del><span class="brokenlink" title="file setpn.html unchanged"><del>SETPN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0011</del></td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged"><del>SETPTN, SETMTN, SETETN</del></span><del>
            —
            </del><span class="brokenlink" title="file setptn.html unchanged"><del>SETPTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged"><del>SETP, SETM, SETE</del></span><del>
            —
            </del><span class="brokenlink" title="file setp.html unchanged"><del>SETM</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged"><del>SETPT, SETMT, SETET</del></span><del>
            —
            </del><span class="brokenlink" title="file setpt.html unchanged"><del>SETMT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged"><del>SETPN, SETMN, SETEN</del></span><del>
            —
            </del><span class="brokenlink" title="file setpn.html unchanged"><del>SETMN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged"><del>SETPTN, SETMTN, SETETN</del></span><del>
            —
            </del><span class="brokenlink" title="file setptn.html unchanged"><del>SETMTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1000</del></td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged"><del>SETP, SETM, SETE</del></span><del>
            —
            </del><span class="brokenlink" title="file setp.html unchanged"><del>SETE</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1001</del></td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged"><del>SETPT, SETMT, SETET</del></span><del>
            —
            </del><span class="brokenlink" title="file setpt.html unchanged"><del>SETET</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1010</del></td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged"><del>SETPN, SETMN, SETEN</del></span><del>
            —
            </del><span class="brokenlink" title="file setpn.html unchanged"><del>SETEN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1011</del></td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged"><del>SETPTN, SETMTN, SETETN</del></span><del>
            —
            </del><span class="brokenlink" title="file setptn.html unchanged"><del>SETETN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>11xx</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged"><del>CPYP, CPYM, CPYE</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyp.html unchanged"><del>CPYP</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged"><del>CPYPWT, CPYMWT, CPYEWT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwt.html unchanged"><del>CPYPWT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged"><del>CPYPRT, CPYMRT, CPYERT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprt.html unchanged"><del>CPYPRT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0011</del></td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged"><del>CPYPT, CPYMT, CPYET</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypt.html unchanged"><del>CPYPT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged"><del>CPYPWN, CPYMWN, CPYEWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwn.html unchanged"><del>CPYPWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged"><del>CPYPWTWN, CPYMWTWN, CPYEWTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtwn.html unchanged"><del>CPYPWTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged"><del>CPYPRTWN, CPYMRTWN, CPYERTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtwn.html unchanged"><del>CPYPRTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged"><del>CPYPTWN, CPYMTWN, CPYETWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptwn.html unchanged"><del>CPYPTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1000</del></td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged"><del>CPYPRN, CPYMRN, CPYERN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprn.html unchanged"><del>CPYPRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1001</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged"><del>CPYPWTRN, CPYMWTRN, CPYEWTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtrn.html unchanged"><del>CPYPWTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1010</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged"><del>CPYPRTRN, CPYMRTRN, CPYERTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtrn.html unchanged"><del>CPYPRTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1011</del></td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged"><del>CPYPTRN, CPYMTRN, CPYETRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptrn.html unchanged"><del>CPYPTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1100</del></td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged"><del>CPYPN, CPYMN, CPYEN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypn.html unchanged"><del>CPYPN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1101</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged"><del>CPYPWTN, CPYMWTN, CPYEWTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtn.html unchanged"><del>CPYPWTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1110</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged"><del>CPYPRTN, CPYMRTN, CPYERTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtn.html unchanged"><del>CPYPRTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1111</del></td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged"><del>CPYPTN, CPYMTN, CPYETN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptn.html unchanged"><del>CPYPTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged"><del>CPYP, CPYM, CPYE</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyp.html unchanged"><del>CPYM</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged"><del>CPYPWT, CPYMWT, CPYEWT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwt.html unchanged"><del>CPYMWT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged"><del>CPYPRT, CPYMRT, CPYERT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprt.html unchanged"><del>CPYMRT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0011</del></td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged"><del>CPYPT, CPYMT, CPYET</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypt.html unchanged"><del>CPYMT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged"><del>CPYPWN, CPYMWN, CPYEWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwn.html unchanged"><del>CPYMWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged"><del>CPYPWTWN, CPYMWTWN, CPYEWTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtwn.html unchanged"><del>CPYMWTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged"><del>CPYPRTWN, CPYMRTWN, CPYERTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtwn.html unchanged"><del>CPYMRTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged"><del>CPYPTWN, CPYMTWN, CPYETWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptwn.html unchanged"><del>CPYMTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1000</del></td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged"><del>CPYPRN, CPYMRN, CPYERN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprn.html unchanged"><del>CPYMRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1001</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged"><del>CPYPWTRN, CPYMWTRN, CPYEWTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtrn.html unchanged"><del>CPYMWTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1010</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged"><del>CPYPRTRN, CPYMRTRN, CPYERTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtrn.html unchanged"><del>CPYMRTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1011</del></td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged"><del>CPYPTRN, CPYMTRN, CPYETRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptrn.html unchanged"><del>CPYMTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1100</del></td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged"><del>CPYPN, CPYMN, CPYEN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypn.html unchanged"><del>CPYMN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1101</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged"><del>CPYPWTN, CPYMWTN, CPYEWTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtn.html unchanged"><del>CPYMWTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1110</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged"><del>CPYPRTN, CPYMRTN, CPYERTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtn.html unchanged"><del>CPYMRTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1111</del></td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged"><del>CPYPTN, CPYMTN, CPYETN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptn.html unchanged"><del>CPYMTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged"><del>CPYP, CPYM, CPYE</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyp.html unchanged"><del>CPYE</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged"><del>CPYPWT, CPYMWT, CPYEWT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwt.html unchanged"><del>CPYEWT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged"><del>CPYPRT, CPYMRT, CPYERT</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprt.html unchanged"><del>CPYERT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0011</del></td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged"><del>CPYPT, CPYMT, CPYET</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypt.html unchanged"><del>CPYET</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged"><del>CPYPWN, CPYMWN, CPYEWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwn.html unchanged"><del>CPYEWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged"><del>CPYPWTWN, CPYMWTWN, CPYEWTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtwn.html unchanged"><del>CPYEWTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged"><del>CPYPRTWN, CPYMRTWN, CPYERTWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtwn.html unchanged"><del>CPYERTWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged"><del>CPYPTWN, CPYMTWN, CPYETWN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptwn.html unchanged"><del>CPYETWN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1000</del></td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged"><del>CPYPRN, CPYMRN, CPYERN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprn.html unchanged"><del>CPYERN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1001</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged"><del>CPYPWTRN, CPYMWTRN, CPYEWTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtrn.html unchanged"><del>CPYEWTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1010</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged"><del>CPYPRTRN, CPYMRTRN, CPYERTRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtrn.html unchanged"><del>CPYERTRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1011</del></td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged"><del>CPYPTRN, CPYMTRN, CPYETRN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptrn.html unchanged"><del>CPYETRN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1100</del></td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged"><del>CPYPN, CPYMN, CPYEN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypn.html unchanged"><del>CPYEN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1101</del></td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged"><del>CPYPWTN, CPYMWTN, CPYEWTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpypwtn.html unchanged"><del>CPYEWTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1110</del></td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged"><del>CPYPRTN, CPYMRTN, CPYERTN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyprtn.html unchanged"><del>CPYERTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1111</del></td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged"><del>CPYPTN, CPYMTN, CPYETN</del></span><del>
            —
            </del><span class="brokenlink" title="file cpyptn.html unchanged"><del>CPYETN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0000</del></td><td class="iformname"><span class="brokenlink" title="file setgp.html unchanged"><del>SETGP, SETGM, SETGE</del></span><del>
            —
            </del><span class="brokenlink" title="file setgp.html unchanged"><del>SETGP</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0001</del></td><td class="iformname"><span class="brokenlink" title="file setgpt.html unchanged"><del>SETGPT, SETGMT, SETGET</del></span><del>
            —
            </del><span class="brokenlink" title="file setgpt.html unchanged"><del>SETGPT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0010</del></td><td class="iformname"><span class="brokenlink" title="file setgpn.html unchanged"><del>SETGPN, SETGMN, SETGEN</del></span><del>
            —
            </del><span class="brokenlink" title="file setgpn.html unchanged"><del>SETGPN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0011</del></td><td class="iformname"><span class="brokenlink" title="file setgptn.html unchanged"><del>SETGPTN, SETGMTN, SETGETN</del></span><del>
            —
            </del><span class="brokenlink" title="file setgptn.html unchanged"><del>SETGPTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0100</del></td><td class="iformname"><span class="brokenlink" title="file setgp.html unchanged"><del>SETGP, SETGM, SETGE</del></span><del>
            —
            </del><span class="brokenlink" title="file setgp.html unchanged"><del>SETGM</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0101</del></td><td class="iformname"><span class="brokenlink" title="file setgpt.html unchanged"><del>SETGPT, SETGMT, SETGET</del></span><del>
            —
            </del><span class="brokenlink" title="file setgpt.html unchanged"><del>SETGMT</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0110</del></td><td class="iformname"><span class="brokenlink" title="file setgpn.html unchanged"><del>SETGPN, SETGMN, SETGEN</del></span><del>
            —
            </del><span class="brokenlink" title="file setgpn.html unchanged"><del>SETGMN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0111</del></td><td class="iformname"><span class="brokenlink" title="file setgptn.html unchanged"><del>SETGPTN, SETGMTN, SETGETN</del></span><del>
            —
            </del><span class="brokenlink" title="file setgptn.html unchanged"><del>SETGMTN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1000</del></td><td class="iformname"><span class="brokenlink" title="file setgp.html unchanged"><del>SETGP, SETGM, SETGE</del></span><del>
            —
            </del><span class="brokenlink" title="file setgp.html unchanged"><del>SETGE</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1001</del></td><td class="iformname"><span class="brokenlink" title="file setgpt.html unchanged"><del>SETGPT, SETGMT, SETGET</del></span><del>
            —
            </del><span class="brokenlink" title="file setgpt.html unchanged"><del>SETGET</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1010</del></td><td class="iformname"><span class="brokenlink" title="file setgpn.html unchanged"><del>SETGPN, SETGMN, SETGEN</del></span><del>
            —
            </del><span class="brokenlink" title="file setgpn.html unchanged"><del>SETGEN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1011</del></td><td class="iformname"><span class="brokenlink" title="file setgptn.html unchanged"><del>SETGPTN, SETGMTN, SETGETN</del></span><del>
            —
            </del><span class="brokenlink" title="file setgptn.html unchanged"><del>SETGETN</del></span></td><td><del>FEAT_MOPS</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>11xx</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memcms"><a id="memcms"/><h3 class="iclass"><ins>Memory</ins><del>Load/store</del> <ins>Copy</ins><del>no-allocate</del> <ins>and</ins><del>pair</del> <ins>Memory Set</ins><del>(offset)</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>o0</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="2"><ins>op1</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="5"><ins>Rs</ins></td><td class="lr" colspan="4"><ins>op2</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rd</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><del>opc</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr"><del>V</del></td><td class="l"><del>0</del></td><td><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>L</del></td><td class="lr" colspan="7"><del>imm7</del></td><td class="lr" colspan="5"><del>Rt2</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memcms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>o0</ins></th><th class="bitfields" colspan="" rowspan=""><ins>op1</ins></th><th class="bitfields" colspan="" rowspan=""><ins>op2</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged"><ins>CPYFP, CPYFM, CPYFE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfp.html unchanged"><ins>CPYFP</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged"><ins>CPYFPWT, CPYFMWT, CPYFEWT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwt.html unchanged"><ins>CPYFPWT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged"><ins>CPYFPRT, CPYFMRT, CPYFERT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprt.html unchanged"><ins>CPYFPRT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged"><ins>CPYFPT, CPYFMT, CPYFET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpt.html unchanged"><ins>CPYFPT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0100</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged"><ins>CPYFPWN, CPYFMWN, CPYFEWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwn.html unchanged"><ins>CPYFPWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0101</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><ins>CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><ins>CPYFPWTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged"><ins>CPYFPRTWN, CPYFMRTWN, CPYFERTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtwn.html unchanged"><ins>CPYFPRTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged"><ins>CPYFPTWN, CPYFMTWN, CPYFETWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptwn.html unchanged"><ins>CPYFPTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged"><ins>CPYFPRN, CPYFMRN, CPYFERN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprn.html unchanged"><ins>CPYFPRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1001</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><ins>CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><ins>CPYFPWTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged"><ins>CPYFPRTRN, CPYFMRTRN, CPYFERTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtrn.html unchanged"><ins>CPYFPRTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged"><ins>CPYFPTRN, CPYFMTRN, CPYFETRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptrn.html unchanged"><ins>CPYFPTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1100</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged"><ins>CPYFPN, CPYFMN, CPYFEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpn.html unchanged"><ins>CPYFPN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1101</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged"><ins>CPYFPWTN, CPYFMWTN, CPYFEWTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtn.html unchanged"><ins>CPYFPWTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged"><ins>CPYFPRTN, CPYFMRTN, CPYFERTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtn.html unchanged"><ins>CPYFPRTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged"><ins>CPYFPTN, CPYFMTN, CPYFETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptn.html unchanged"><ins>CPYFPTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged"><ins>CPYFP, CPYFM, CPYFE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfp.html unchanged"><ins>CPYFM</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged"><ins>CPYFPWT, CPYFMWT, CPYFEWT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwt.html unchanged"><ins>CPYFMWT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged"><ins>CPYFPRT, CPYFMRT, CPYFERT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprt.html unchanged"><ins>CPYFMRT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged"><ins>CPYFPT, CPYFMT, CPYFET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpt.html unchanged"><ins>CPYFMT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0100</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged"><ins>CPYFPWN, CPYFMWN, CPYFEWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwn.html unchanged"><ins>CPYFMWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0101</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><ins>CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><ins>CPYFMWTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged"><ins>CPYFPRTWN, CPYFMRTWN, CPYFERTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtwn.html unchanged"><ins>CPYFMRTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged"><ins>CPYFPTWN, CPYFMTWN, CPYFETWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptwn.html unchanged"><ins>CPYFMTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged"><ins>CPYFPRN, CPYFMRN, CPYFERN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprn.html unchanged"><ins>CPYFMRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1001</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><ins>CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><ins>CPYFMWTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged"><ins>CPYFPRTRN, CPYFMRTRN, CPYFERTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtrn.html unchanged"><ins>CPYFMRTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged"><ins>CPYFPTRN, CPYFMTRN, CPYFETRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptrn.html unchanged"><ins>CPYFMTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1100</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged"><ins>CPYFPN, CPYFMN, CPYFEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpn.html unchanged"><ins>CPYFMN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1101</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged"><ins>CPYFPWTN, CPYFMWTN, CPYFEWTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtn.html unchanged"><ins>CPYFMWTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged"><ins>CPYFPRTN, CPYFMRTN, CPYFERTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtn.html unchanged"><ins>CPYFMRTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged"><ins>CPYFPTN, CPYFMTN, CPYFETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptn.html unchanged"><ins>CPYFMTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfp.html unchanged"><ins>CPYFP, CPYFM, CPYFE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfp.html unchanged"><ins>CPYFE</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwt.html unchanged"><ins>CPYFPWT, CPYFMWT, CPYFEWT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwt.html unchanged"><ins>CPYFEWT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprt.html unchanged"><ins>CPYFPRT, CPYFMRT, CPYFERT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprt.html unchanged"><ins>CPYFERT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpt.html unchanged"><ins>CPYFPT, CPYFMT, CPYFET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpt.html unchanged"><ins>CPYFET</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0100</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwn.html unchanged"><ins>CPYFPWN, CPYFMWN, CPYFEWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwn.html unchanged"><ins>CPYFEWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0101</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><ins>CPYFPWTWN, CPYFMWTWN, CPYFEWTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtwn.html unchanged"><ins>CPYFEWTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtwn.html unchanged"><ins>CPYFPRTWN, CPYFMRTWN, CPYFERTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtwn.html unchanged"><ins>CPYFERTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptwn.html unchanged"><ins>CPYFPTWN, CPYFMTWN, CPYFETWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptwn.html unchanged"><ins>CPYFETWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprn.html unchanged"><ins>CPYFPRN, CPYFMRN, CPYFERN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprn.html unchanged"><ins>CPYFERN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1001</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><ins>CPYFPWTRN, CPYFMWTRN, CPYFEWTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtrn.html unchanged"><ins>CPYFEWTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtrn.html unchanged"><ins>CPYFPRTRN, CPYFMRTRN, CPYFERTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtrn.html unchanged"><ins>CPYFERTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptrn.html unchanged"><ins>CPYFPTRN, CPYFMTRN, CPYFETRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptrn.html unchanged"><ins>CPYFETRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1100</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpn.html unchanged"><ins>CPYFPN, CPYFMN, CPYFEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpn.html unchanged"><ins>CPYFEN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1101</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfpwtn.html unchanged"><ins>CPYFPWTN, CPYFMWTN, CPYFEWTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfpwtn.html unchanged"><ins>CPYFEWTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfprtn.html unchanged"><ins>CPYFPRTN, CPYFMRTN, CPYFERTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfprtn.html unchanged"><ins>CPYFERTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyfptn.html unchanged"><ins>CPYFPTN, CPYFMTN, CPYFETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyfptn.html unchanged"><ins>CPYFETN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged"><ins>SETP, SETM, SETE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setp.html unchanged"><ins>SETP</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged"><ins>SETPT, SETMT, SETET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setpt.html unchanged"><ins>SETPT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0010</ins></td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged"><ins>SETPN, SETMN, SETEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setpn.html unchanged"><ins>SETPN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0011</ins></td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged"><ins>SETPTN, SETMTN, SETETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setptn.html unchanged"><ins>SETPTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0100</ins></td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged"><ins>SETP, SETM, SETE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setp.html unchanged"><ins>SETM</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0101</ins></td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged"><ins>SETPT, SETMT, SETET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setpt.html unchanged"><ins>SETMT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0110</ins></td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged"><ins>SETPN, SETMN, SETEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setpn.html unchanged"><ins>SETMN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0111</ins></td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged"><ins>SETPTN, SETMTN, SETETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setptn.html unchanged"><ins>SETMTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1000</ins></td><td class="iformname"><span class="brokenlink" title="file setp.html unchanged"><ins>SETP, SETM, SETE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setp.html unchanged"><ins>SETE</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1001</ins></td><td class="iformname"><span class="brokenlink" title="file setpt.html unchanged"><ins>SETPT, SETMT, SETET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setpt.html unchanged"><ins>SETET</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1010</ins></td><td class="iformname"><span class="brokenlink" title="file setpn.html unchanged"><ins>SETPN, SETMN, SETEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setpn.html unchanged"><ins>SETEN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1011</ins></td><td class="iformname"><span class="brokenlink" title="file setptn.html unchanged"><ins>SETPTN, SETMTN, SETETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setptn.html unchanged"><ins>SETETN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>11xx</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged"><ins>CPYP, CPYM, CPYE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyp.html unchanged"><ins>CPYP</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged"><ins>CPYPWT, CPYMWT, CPYEWT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwt.html unchanged"><ins>CPYPWT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged"><ins>CPYPRT, CPYMRT, CPYERT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprt.html unchanged"><ins>CPYPRT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0011</ins></td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged"><ins>CPYPT, CPYMT, CPYET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypt.html unchanged"><ins>CPYPT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0100</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged"><ins>CPYPWN, CPYMWN, CPYEWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwn.html unchanged"><ins>CPYPWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0101</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged"><ins>CPYPWTWN, CPYMWTWN, CPYEWTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtwn.html unchanged"><ins>CPYPWTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged"><ins>CPYPRTWN, CPYMRTWN, CPYERTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtwn.html unchanged"><ins>CPYPRTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged"><ins>CPYPTWN, CPYMTWN, CPYETWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptwn.html unchanged"><ins>CPYPTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged"><ins>CPYPRN, CPYMRN, CPYERN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprn.html unchanged"><ins>CPYPRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1001</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged"><ins>CPYPWTRN, CPYMWTRN, CPYEWTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtrn.html unchanged"><ins>CPYPWTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged"><ins>CPYPRTRN, CPYMRTRN, CPYERTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtrn.html unchanged"><ins>CPYPRTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged"><ins>CPYPTRN, CPYMTRN, CPYETRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptrn.html unchanged"><ins>CPYPTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1100</ins></td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged"><ins>CPYPN, CPYMN, CPYEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypn.html unchanged"><ins>CPYPN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1101</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged"><ins>CPYPWTN, CPYMWTN, CPYEWTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtn.html unchanged"><ins>CPYPWTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged"><ins>CPYPRTN, CPYMRTN, CPYERTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtn.html unchanged"><ins>CPYPRTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged"><ins>CPYPTN, CPYMTN, CPYETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptn.html unchanged"><ins>CPYPTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged"><ins>CPYP, CPYM, CPYE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyp.html unchanged"><ins>CPYM</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged"><ins>CPYPWT, CPYMWT, CPYEWT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwt.html unchanged"><ins>CPYMWT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged"><ins>CPYPRT, CPYMRT, CPYERT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprt.html unchanged"><ins>CPYMRT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0011</ins></td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged"><ins>CPYPT, CPYMT, CPYET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypt.html unchanged"><ins>CPYMT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0100</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged"><ins>CPYPWN, CPYMWN, CPYEWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwn.html unchanged"><ins>CPYMWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0101</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged"><ins>CPYPWTWN, CPYMWTWN, CPYEWTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtwn.html unchanged"><ins>CPYMWTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged"><ins>CPYPRTWN, CPYMRTWN, CPYERTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtwn.html unchanged"><ins>CPYMRTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged"><ins>CPYPTWN, CPYMTWN, CPYETWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptwn.html unchanged"><ins>CPYMTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged"><ins>CPYPRN, CPYMRN, CPYERN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprn.html unchanged"><ins>CPYMRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1001</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged"><ins>CPYPWTRN, CPYMWTRN, CPYEWTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtrn.html unchanged"><ins>CPYMWTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged"><ins>CPYPRTRN, CPYMRTRN, CPYERTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtrn.html unchanged"><ins>CPYMRTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged"><ins>CPYPTRN, CPYMTRN, CPYETRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptrn.html unchanged"><ins>CPYMTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1100</ins></td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged"><ins>CPYPN, CPYMN, CPYEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypn.html unchanged"><ins>CPYMN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1101</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged"><ins>CPYPWTN, CPYMWTN, CPYEWTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtn.html unchanged"><ins>CPYMWTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged"><ins>CPYPRTN, CPYMRTN, CPYERTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtn.html unchanged"><ins>CPYMRTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged"><ins>CPYPTN, CPYMTN, CPYETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptn.html unchanged"><ins>CPYMTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyp.html unchanged"><ins>CPYP, CPYM, CPYE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyp.html unchanged"><ins>CPYE</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwt.html unchanged"><ins>CPYPWT, CPYMWT, CPYEWT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwt.html unchanged"><ins>CPYEWT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprt.html unchanged"><ins>CPYPRT, CPYMRT, CPYERT</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprt.html unchanged"><ins>CPYERT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0011</ins></td><td class="iformname"><span class="brokenlink" title="file cpypt.html unchanged"><ins>CPYPT, CPYMT, CPYET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypt.html unchanged"><ins>CPYET</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0100</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwn.html unchanged"><ins>CPYPWN, CPYMWN, CPYEWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwn.html unchanged"><ins>CPYEWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0101</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtwn.html unchanged"><ins>CPYPWTWN, CPYMWTWN, CPYEWTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtwn.html unchanged"><ins>CPYEWTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtwn.html unchanged"><ins>CPYPRTWN, CPYMRTWN, CPYERTWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtwn.html unchanged"><ins>CPYERTWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptwn.html unchanged"><ins>CPYPTWN, CPYMTWN, CPYETWN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptwn.html unchanged"><ins>CPYETWN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1000</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprn.html unchanged"><ins>CPYPRN, CPYMRN, CPYERN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprn.html unchanged"><ins>CPYERN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1001</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtrn.html unchanged"><ins>CPYPWTRN, CPYMWTRN, CPYEWTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtrn.html unchanged"><ins>CPYEWTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1010</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtrn.html unchanged"><ins>CPYPRTRN, CPYMRTRN, CPYERTRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtrn.html unchanged"><ins>CPYERTRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1011</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptrn.html unchanged"><ins>CPYPTRN, CPYMTRN, CPYETRN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptrn.html unchanged"><ins>CPYETRN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1100</ins></td><td class="iformname"><span class="brokenlink" title="file cpypn.html unchanged"><ins>CPYPN, CPYMN, CPYEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypn.html unchanged"><ins>CPYEN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1101</ins></td><td class="iformname"><span class="brokenlink" title="file cpypwtn.html unchanged"><ins>CPYPWTN, CPYMWTN, CPYEWTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpypwtn.html unchanged"><ins>CPYEWTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1110</ins></td><td class="iformname"><span class="brokenlink" title="file cpyprtn.html unchanged"><ins>CPYPRTN, CPYMRTN, CPYERTN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyprtn.html unchanged"><ins>CPYERTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1111</ins></td><td class="iformname"><span class="brokenlink" title="file cpyptn.html unchanged"><ins>CPYPTN, CPYMTN, CPYETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file cpyptn.html unchanged"><ins>CPYETN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0000</ins></td><td class="iformname"><span class="brokenlink" title="file setgp.html unchanged"><ins>SETGP, SETGM, SETGE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgp.html unchanged"><ins>SETGP</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0001</ins></td><td class="iformname"><span class="brokenlink" title="file setgpt.html unchanged"><ins>SETGPT, SETGMT, SETGET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgpt.html unchanged"><ins>SETGPT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0010</ins></td><td class="iformname"><span class="brokenlink" title="file setgpn.html unchanged"><ins>SETGPN, SETGMN, SETGEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgpn.html unchanged"><ins>SETGPN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0011</ins></td><td class="iformname"><span class="brokenlink" title="file setgptn.html unchanged"><ins>SETGPTN, SETGMTN, SETGETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgptn.html unchanged"><ins>SETGPTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0100</ins></td><td class="iformname"><span class="brokenlink" title="file setgp.html unchanged"><ins>SETGP, SETGM, SETGE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgp.html unchanged"><ins>SETGM</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0101</ins></td><td class="iformname"><span class="brokenlink" title="file setgpt.html unchanged"><ins>SETGPT, SETGMT, SETGET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgpt.html unchanged"><ins>SETGMT</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0110</ins></td><td class="iformname"><span class="brokenlink" title="file setgpn.html unchanged"><ins>SETGPN, SETGMN, SETGEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgpn.html unchanged"><ins>SETGMN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0111</ins></td><td class="iformname"><span class="brokenlink" title="file setgptn.html unchanged"><ins>SETGPTN, SETGMTN, SETGETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgptn.html unchanged"><ins>SETGMTN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1000</ins></td><td class="iformname"><span class="brokenlink" title="file setgp.html unchanged"><ins>SETGP, SETGM, SETGE</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgp.html unchanged"><ins>SETGE</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1001</ins></td><td class="iformname"><span class="brokenlink" title="file setgpt.html unchanged"><ins>SETGPT, SETGMT, SETGET</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgpt.html unchanged"><ins>SETGET</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1010</ins></td><td class="iformname"><span class="brokenlink" title="file setgpn.html unchanged"><ins>SETGPN, SETGMN, SETGEN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgpn.html unchanged"><ins>SETGEN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1011</ins></td><td class="iformname"><span class="brokenlink" title="file setgptn.html unchanged"><ins>SETGPTN, SETGMTN, SETGETN</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file setgptn.html unchanged"><ins>SETGETN</ins></span></td><td><ins>FEAT_MOPS</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>11xx</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldstnapair_offs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>opc</del></th><th class="bitfields" colspan="" rowspan=""><del>V</del></th><th class="bitfields" colspan="" rowspan=""><del>L</del></th></tr></thead><tbody><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stnp_gen.html unchanged"><del>STNP</del></span><del>
            —
            </del><span class="brokenlink" title="file stnp_gen.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldnp_gen.html unchanged"><del>LDNP</del></span><del>
            —
            </del><span class="brokenlink" title="file ldnp_gen.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><del>STNP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><del>LDNP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><del>STNP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><del>LDNP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stnp_gen.html unchanged"><del>STNP</del></span><del>
            —
            </del><span class="brokenlink" title="file stnp_gen.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldnp_gen.html unchanged"><del>LDNP</del></span><del>
            —
            </del><span class="brokenlink" title="file ldnp_gen.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><del>STNP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><del>128-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><del>LDNP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><del>128-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstnapair_offs"><a id="ldstnapair_offs"/><h3 class="iclass">Load/store <ins>no-allocate</ins><del>register</del> pair (<ins>offset</ins><del>post-indexed</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>0</td><td class="r"><ins>0</ins><del>1</del></td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstnapair_offs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th><th class="bitfields" colspan="" rowspan=""><ins>V</ins></th><th class="bitfields" colspan="" rowspan=""><ins>L</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stnp_gen.html unchanged"><ins>STNP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stnp_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldnp_gen.html unchanged"><ins>LDNP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldnp_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><ins>STNP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><ins>LDNP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><ins>STNP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><ins>LDNP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stnp_gen.html unchanged"><ins>STNP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stnp_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldnp_gen.html unchanged"><ins>LDNP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldnp_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><ins>STNP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stnp_fpsimd.html unchanged"><ins>128-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><ins>LDNP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldnp_fpsimd.html unchanged"><ins>128-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldstpair_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>opc</del></th><th class="bitfields" colspan="" rowspan=""><del>V</del></th><th class="bitfields" colspan="" rowspan=""><del>L</del></th></tr></thead><tbody><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged"><del>STP</del></span><del>
            —
            </del><span class="brokenlink" title="file stp_gen.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged"><del>LDP</del></span><del>
            —
            </del><span class="brokenlink" title="file ldp_gen.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged"><del>STP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stp_fpsimd.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><del>LDP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stgp.html unchanged"><del>STGP</del></span></td><td><del>FEAT_MTE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldpsw.html unchanged"><del>LDPSW</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged"><del>STP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stp_fpsimd.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><del>LDP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged"><del>STP</del></span><del>
            —
            </del><span class="brokenlink" title="file stp_gen.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged"><del>LDP</del></span><del>
            —
            </del><span class="brokenlink" title="file ldp_gen.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged"><del>STP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stp_fpsimd.html unchanged"><del>128-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><del>LDP (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><del>128-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_post"><a id="ldstpair_post"/><h3 class="iclass">Load/store register pair (<ins>post-indexed</ins><del>offset</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>opc</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>V</ins></td><td class="l"><ins>0</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>L</ins></td><td class="lr" colspan="7"><ins>imm7</ins></td><td class="lr" colspan="5"><ins>Rt2</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr><tr class="firstrow"><td class="lr" colspan="2"><del>opc</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr"><del>V</del></td><td class="l"><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>L</del></td><td class="lr" colspan="7"><del>imm7</del></td><td class="lr" colspan="5"><del>Rt2</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stgp.html unchanged">STGP</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldpsw.html unchanged">LDPSW</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">128-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">128-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_off"><a id="ldstpair_off"/><h3 class="iclass">Load/store register pair (<ins>offset</ins><del>pre-indexed</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>1</td><td class="r"><ins>0</ins><del>1</del></td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_off"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stgp.html unchanged">STGP</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldpsw.html unchanged">LDPSW</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged">STP</span>
            —
            <span class="brokenlink" title="file stp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged">LDP</span>
            —
            <span class="brokenlink" title="file ldp_gen.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged">STP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file stp_fpsimd.html unchanged">128-bit</span></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged">LDP (SIMD&amp;FP)</span>
            —
            <span class="brokenlink" title="file ldp_fpsimd.html unchanged">128-bit</span></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstpair_pre"><a id="ldstpair_pre"/><h3 class="iclass">Load/store register <ins>pair</ins><del>(unscaled</del> <ins>(pre-indexed</ins><del>immediate</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>opc</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>V</ins></td><td class="l"><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>L</ins></td><td class="lr" colspan="7"><ins>imm7</ins></td><td class="lr" colspan="5"><ins>Rt2</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><del>size</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>V</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>opc</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="9"><del>imm9</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstpair_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th><th class="bitfields" colspan="" rowspan=""><ins>V</ins></th><th class="bitfields" colspan="" rowspan=""><ins>L</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged"><ins>STP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stp_gen.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged"><ins>LDP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldp_gen.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged"><ins>STP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stp_fpsimd.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><ins>LDP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stgp.html unchanged"><ins>STGP</ins></span></td><td><ins>FEAT_MTE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldpsw.html unchanged"><ins>LDPSW</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged"><ins>STP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stp_fpsimd.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><ins>LDP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stp_gen.html unchanged"><ins>STP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stp_gen.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldp_gen.html unchanged"><ins>LDP</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldp_gen.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="brokenlink" title="file stp_fpsimd.html unchanged"><ins>STP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file stp_fpsimd.html unchanged"><ins>128-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><ins>LDP (SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldp_fpsimd.html unchanged"><ins>128-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldst_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>V</del></th><th class="bitfields" colspan="" rowspan=""><del>opc</del></th></tr></thead><tbody><tr><td class="bitfield"><del>x1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1x</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file sturb.html unchanged"><del>STURB</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldurb.html unchanged"><del>LDURB</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldursb.html unchanged"><del>LDURSB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldursb.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file ldursb.html unchanged"><del>LDURSB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldursb.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>STUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>8-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>LDUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>8-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>STUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>128-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>LDUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>128-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file sturh.html unchanged"><del>STURH</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldurh.html unchanged"><del>LDURH</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldursh.html unchanged"><del>LDURSH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldursh.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file ldursh.html unchanged"><del>LDURSH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldursh.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>STUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>16-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>LDUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>16-bit</del></span></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1x</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stur_gen.html unchanged"><del>STUR</del></span><del>
            —
            </del><span class="brokenlink" title="file stur_gen.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldur_gen.html unchanged"><del>LDUR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldur_gen.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldursw.html unchanged"><del>LDURSW</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>STUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>LDUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stur_gen.html unchanged"><del>STUR</del></span><del>
            —
            </del><span class="brokenlink" title="file stur_gen.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldur_gen.html unchanged"><del>LDUR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldur_gen.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file prfum.html unchanged"><del>PRFUM</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>STUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file stur_fpsimd.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>LDUR (SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><del>64-bit</del></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unscaled"><a id="ldst_unscaled"/><h3 class="iclass">Load/store register (<ins>unscaled</ins><del>immediate</del> <ins>immediate</ins><del>post-indexed</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r"><ins>0</ins><del>1</del></td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sturb.html unchanged"><ins>STURB</ins></span><span class="brokenlink" title="file strb_imm.html unchanged"><del>STRB (immediate)</del></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldurb.html unchanged"><ins>LDURB</ins></span><span class="brokenlink" title="file ldrb_imm.html unchanged"><del>LDRB (immediate)</del></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldursb.html unchanged"><ins>LDURSB</ins></span><span class="brokenlink" title="file ldrsb_imm.html unchanged"><del>LDRSB (immediate)</del></span>
            —
            <span class="brokenlink" title="file ldursb.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldursb.html unchanged"><ins>LDURSB</ins></span><span class="brokenlink" title="file ldrsb_imm.html unchanged"><del>LDRSB (immediate)</del></span>
            —
            <span class="brokenlink" title="file ldursb.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><ins>STUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">8-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><ins>LDUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">8-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><ins>STUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">128-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><ins>LDUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">128-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sturh.html unchanged"><ins>STURH</ins></span><span class="brokenlink" title="file strh_imm.html unchanged"><del>STRH (immediate)</del></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldurh.html unchanged"><ins>LDURH</ins></span><span class="brokenlink" title="file ldrh_imm.html unchanged"><del>LDRH (immediate)</del></span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldursh.html unchanged"><ins>LDURSH</ins></span><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>LDRSH (immediate)</del></span>
            —
            <span class="brokenlink" title="file ldursh.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldursh.html unchanged"><ins>LDURSH</ins></span><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>LDRSH (immediate)</del></span>
            —
            <span class="brokenlink" title="file ldursh.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><ins>STUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">16-bit</span></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><ins>LDUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">16-bit</span></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_gen.html unchanged"><ins>STUR</ins></span><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>STR (immediate)</del></span>
            —
            <span class="brokenlink" title="file stur_gen.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_gen.html unchanged"><ins>LDUR</ins></span><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>LDR (immediate)</del></span>
            —
            <span class="brokenlink" title="file ldur_gen.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldursw.html unchanged"><ins>LDURSW</ins></span><span class="brokenlink" title="file ldrsw_imm.html unchanged"><del>LDRSW (immediate)</del></span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><ins>STUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><ins>LDUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_gen.html unchanged"><ins>STUR</ins></span><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>STR (immediate)</del></span>
            —
            <span class="brokenlink" title="file stur_gen.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_gen.html unchanged"><ins>LDUR</ins></span><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>LDR (immediate)</del></span>
            —
            <span class="brokenlink" title="file ldur_gen.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><del>UNALLOCATED</del><span class="brokenlink" title="file prfum.html unchanged"><ins>PRFUM</ins></span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file stur_fpsimd.html unchanged"><ins>STUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file stur_fpsimd.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldur_fpsimd.html unchanged"><ins>LDUR (SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldur_fpsimd.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_immpost"><a id="ldst_immpost"/><h3 class="iclass">Load/store register (<ins>immediate post-indexed</ins><del>unprivileged</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>V</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>opc</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="9"><ins>imm9</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr><tr class="firstrow"><td class="lr" colspan="2"><del>size</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>V</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>opc</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="9"><del>imm9</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_immpost"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"><ins>x1</ins></td><td class="bitfield">1</td><td class="bitfield"><ins>1x</ins></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file strb_imm.html unchanged"><ins>STRB (immediate)</ins></span><span class="brokenlink" title="file sttrb.html unchanged"><del>STTRB</del></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldrb_imm.html unchanged"><ins>LDRB (immediate)</ins></span><span class="brokenlink" title="file ldtrb.html unchanged"><del>LDTRB</del></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>LDRSB (immediate)</ins></span><span class="brokenlink" title="file ldtrsb.html unchanged"><del>LDTRSB</del></span>
            —
            <span class="brokenlink" title="file ldrsb_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>LDRSB (immediate)</ins></span><span class="brokenlink" title="file ldtrsb.html unchanged"><del>LDTRSB</del></span>
            —
            <span class="brokenlink" title="file ldrsb_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>8-bit</ins></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file sttrh.html unchanged"><del>STTRH</del></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>8-bit</ins></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldtrh.html unchanged"><del>LDTRH</del></span></td></tr><tr><td class="bitfield"><ins>00</ins><del>01</del></td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldtrsh.html unchanged"><del>LDTRSH</del></span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>128-bit</ins></span><span class="brokenlink" title="file ldtrsh.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><ins>00</ins><del>01</del></td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldtrsh.html unchanged"><del>LDTRSH</del></span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>128-bit</ins></span><span class="brokenlink" title="file ldtrsh.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><ins>01</ins><del>1x</del></td><td class="bitfield">0</td><td class="bitfield"><ins>00</ins><del>11</del></td><td class="iformname"><del>UNALLOCATED</del><span class="brokenlink" title="file strh_imm.html unchanged"><ins>STRH (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins><del>10</del></td><td class="bitfield">0</td><td class="bitfield"><ins>01</ins><del>00</del></td><td class="iformname"><del>
            —
            </del><span class="brokenlink" title="file sttr.html unchanged"><del>32-bit</del></span><span class="brokenlink" title="file ldrh_imm.html unchanged"><ins>LDRH (immediate)</ins></span><span class="brokenlink" title="file sttr.html unchanged"><del>STTR</del></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>LDRSH (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldtr.html unchanged"><del>LDTR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldtr.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><ins>01</ins><del>10</del></td><td class="bitfield">0</td><td class="bitfield"><ins>11</ins><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>LDRSH (immediate)</ins></span><span class="brokenlink" title="file ldtrsw.html unchanged"><del>LDTRSW</del></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins><del>11</del></td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><span class="brokenlink" title="file sttr.html unchanged"><del>STTR</del></span>
            —
            <span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>16-bit</ins></span><span class="brokenlink" title="file sttr.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><ins>01</ins><del>11</del></td><td class="bitfield"><ins>1</ins><del>0</del></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><span class="brokenlink" title="file ldtr.html unchanged"><del>LDTR</del></span>
            —
            <span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>16-bit</ins></span><span class="brokenlink" title="file ldtr.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><ins>1x</ins><del>11</del></td><td class="bitfield">0</td><td class="bitfield"><ins>11</ins><del>10</del></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>STR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>LDR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsw_imm.html unchanged"><ins>LDRSW (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>STR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>LDR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unpriv"><a id="ldst_unpriv"/><h3 class="iclass">Load/store register (<ins>unprivileged</ins><del>immediate pre-indexed</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r"><ins>0</ins><del>1</del></td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sttrb.html unchanged"><ins>STTRB</ins></span><span class="brokenlink" title="file strb_imm.html unchanged"><del>STRB (immediate)</del></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldtrb.html unchanged"><ins>LDTRB</ins></span><span class="brokenlink" title="file ldrb_imm.html unchanged"><del>LDRB (immediate)</del></span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldtrsb.html unchanged"><ins>LDTRSB</ins></span><span class="brokenlink" title="file ldrsb_imm.html unchanged"><del>LDRSB (immediate)</del></span>
            —
            <span class="brokenlink" title="file ldtrsb.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldtrsb.html unchanged"><ins>LDTRSB</ins></span><span class="brokenlink" title="file ldrsb_imm.html unchanged"><del>LDRSB (immediate)</del></span>
            —
            <span class="brokenlink" title="file ldtrsb.html unchanged">32-bit</span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file sttrh.html unchanged"><ins>STTRH</ins></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>8-bit</del></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldtrh.html unchanged"><ins>LDTRH</ins></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>8-bit</del></span></td></tr><tr><td class="bitfield"><ins>01</ins><del>00</del></td><td class="bitfield"><ins>0</ins><del>1</del></td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file ldtrsh.html unchanged"><ins>LDTRSH</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldtrsh.html unchanged"><ins>64-bit</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>128-bit</del></span></td></tr><tr><td class="bitfield"><ins>01</ins><del>00</del></td><td class="bitfield"><ins>0</ins><del>1</del></td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file ldtrsh.html unchanged"><ins>LDTRSH</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldtrsh.html unchanged"><ins>32-bit</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>128-bit</del></span></td></tr><tr><td class="bitfield"><ins>1x</ins><del>01</del></td><td class="bitfield">0</td><td class="bitfield"><ins>11</ins><del>00</del></td><td class="iformname"><span class="brokenlink" title="file strh_imm.html unchanged"><del>STRH (immediate)</del></span><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>10</ins><del>01</del></td><td class="bitfield">0</td><td class="bitfield"><ins>00</ins><del>01</del></td><td class="iformname"><span class="brokenlink" title="file sttr.html unchanged"><ins>STTR</ins></span><span class="brokenlink" title="file ldrh_imm.html unchanged"><del>LDRH (immediate)</del></span><ins>
            —
            </ins><span class="brokenlink" title="file sttr.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldtr.html unchanged"><ins>LDTR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldtr.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>LDRSH (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><ins>10</ins><del>01</del></td><td class="bitfield">0</td><td class="bitfield"><ins>10</ins><del>11</del></td><td class="iformname"><del>
            —
            </del><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>32-bit</del></span><span class="brokenlink" title="file ldtrsw.html unchanged"><ins>LDTRSW</ins></span><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>LDRSH (immediate)</del></span></td></tr><tr><td class="bitfield"><ins>11</ins><del>01</del></td><td class="bitfield"><ins>0</ins><del>1</del></td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sttr.html unchanged"><ins>STTR</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file sttr.html unchanged"><ins>64-bit</ins></span><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>16-bit</del></span></td></tr><tr><td class="bitfield"><ins>11</ins><del>01</del></td><td class="bitfield"><ins>0</ins><del>1</del></td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file ldtr.html unchanged"><ins>LDTR</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span>
            —
            <span class="brokenlink" title="file ldtr.html unchanged"><ins>64-bit</ins></span><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>16-bit</del></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1x</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>STR (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>LDR (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldrsw_imm.html unchanged"><del>LDRSW (immediate)</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>STR (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>LDR (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>64-bit</del></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_immpre"><a id="ldst_immpre"/><h3 class="iclass"><ins>Load/store</ins><del>Atomic</del> <ins>register</ins><del>memory</del> <ins>(immediate pre-indexed)</ins><del>operations</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>V</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>opc</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="9"><ins>imm9</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><del>size</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>V</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>A</del></td><td class="lr"><del>R</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="5"><del>Rs</del></td><td class="lr"><del>o3</del></td><td class="lr" colspan="3"><del>opc</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_immpre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>V</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>x1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file strb_imm.html unchanged"><ins>STRB (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldrb_imm.html unchanged"><ins>LDRB (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>LDRSB (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>LDRSB (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>8-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>8-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>128-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>128-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file strh_imm.html unchanged"><ins>STRH (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldrh_imm.html unchanged"><ins>LDRH (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>LDRSH (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>LDRSH (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>16-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>16-bit</ins></span></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>STR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>LDR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsw_imm.html unchanged"><ins>LDRSW (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>STR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>LDR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr></tbody></table><table class="instructiontable" id="instructiontable-memop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>V</del></th><th class="bitfields" colspan="" rowspan=""><del>A</del></th><th class="bitfields" colspan="" rowspan=""><del>R</del></th><th class="bitfields" colspan="" rowspan=""><del>Rs</del></th><th class="bitfields" colspan="" rowspan=""><del>o3</del></th><th class="bitfields" colspan="" rowspan=""><del>opc</del></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11x</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged"><del>LDADDB, LDADDAB, LDADDALB, LDADDLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldaddb.html unchanged"><del>LDADDB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged"><del>LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclrb.html unchanged"><del>LDCLRB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged"><del>LDEORB, LDEORAB, LDEORALB, LDEORLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeorb.html unchanged"><del>LDEORB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged"><del>LDSETB, LDSETAB, LDSETALB, LDSETLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsetb.html unchanged"><del>LDSETB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged"><del>LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmaxb.html unchanged"><del>LDSMAXB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged"><del>LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsminb.html unchanged"><del>LDSMINB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged"><del>LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumaxb.html unchanged"><del>LDUMAXB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged"><del>LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</del></span><del>
            —
            </del><span class="brokenlink" title="file lduminb.html unchanged"><del>LDUMINB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged"><del>SWPB, SWPAB, SWPALB, SWPLB</del></span><del>
            —
            </del><span class="brokenlink" title="file swpb.html unchanged"><del>SWPB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged"><del>RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwclr.html unchanged"><del>RCWCLR</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged"><del>RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwswp.html unchanged"><del>RCWSWP</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged"><del>RCWSET, RCWSETA, RCWSETL, RCWSETAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwset.html unchanged"><del>RCWSET</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged"><del>LDADDB, LDADDAB, LDADDALB, LDADDLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldaddb.html unchanged"><del>LDADDLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged"><del>LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclrb.html unchanged"><del>LDCLRLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged"><del>LDEORB, LDEORAB, LDEORALB, LDEORLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeorb.html unchanged"><del>LDEORLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged"><del>LDSETB, LDSETAB, LDSETALB, LDSETLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsetb.html unchanged"><del>LDSETLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged"><del>LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmaxb.html unchanged"><del>LDSMAXLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged"><del>LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsminb.html unchanged"><del>LDSMINLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged"><del>LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumaxb.html unchanged"><del>LDUMAXLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged"><del>LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</del></span><del>
            —
            </del><span class="brokenlink" title="file lduminb.html unchanged"><del>LDUMINLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged"><del>SWPB, SWPAB, SWPALB, SWPLB</del></span><del>
            —
            </del><span class="brokenlink" title="file swpb.html unchanged"><del>SWPLB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged"><del>RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwclr.html unchanged"><del>RCWCLRL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged"><del>RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwswp.html unchanged"><del>RCWSWPL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged"><del>RCWSET, RCWSETA, RCWSETL, RCWSETAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwset.html unchanged"><del>RCWSETL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged"><del>LDADDB, LDADDAB, LDADDALB, LDADDLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldaddb.html unchanged"><del>LDADDAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged"><del>LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclrb.html unchanged"><del>LDCLRAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged"><del>LDEORB, LDEORAB, LDEORALB, LDEORLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeorb.html unchanged"><del>LDEORAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged"><del>LDSETB, LDSETAB, LDSETALB, LDSETLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsetb.html unchanged"><del>LDSETAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged"><del>LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmaxb.html unchanged"><del>LDSMAXAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged"><del>LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsminb.html unchanged"><del>LDSMINAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged"><del>LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumaxb.html unchanged"><del>LDUMAXAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged"><del>LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</del></span><del>
            —
            </del><span class="brokenlink" title="file lduminb.html unchanged"><del>LDUMINAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged"><del>SWPB, SWPAB, SWPALB, SWPLB</del></span><del>
            —
            </del><span class="brokenlink" title="file swpb.html unchanged"><del>SWPAB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged"><del>RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwclr.html unchanged"><del>RCWCLRA</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged"><del>RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwswp.html unchanged"><del>RCWSWPA</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged"><del>RCWSET, RCWSETA, RCWSETL, RCWSETAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwset.html unchanged"><del>RCWSETA</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldaprb.html unchanged"><del>LDAPRB</del></span></td><td><del>FEAT_LRCPC</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged"><del>LDADDB, LDADDAB, LDADDALB, LDADDLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldaddb.html unchanged"><del>LDADDALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged"><del>LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclrb.html unchanged"><del>LDCLRALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged"><del>LDEORB, LDEORAB, LDEORALB, LDEORLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeorb.html unchanged"><del>LDEORALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged"><del>LDSETB, LDSETAB, LDSETALB, LDSETLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsetb.html unchanged"><del>LDSETALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged"><del>LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmaxb.html unchanged"><del>LDSMAXALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged"><del>LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsminb.html unchanged"><del>LDSMINALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged"><del>LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumaxb.html unchanged"><del>LDUMAXALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged"><del>LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</del></span><del>
            —
            </del><span class="brokenlink" title="file lduminb.html unchanged"><del>LDUMINALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged"><del>SWPB, SWPAB, SWPALB, SWPLB</del></span><del>
            —
            </del><span class="brokenlink" title="file swpb.html unchanged"><del>SWPALB</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged"><del>RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwclr.html unchanged"><del>RCWCLRAL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged"><del>RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwswp.html unchanged"><del>RCWSWPAL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged"><del>RCWSET, RCWSETA, RCWSETL, RCWSETAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwset.html unchanged"><del>RCWSETAL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged"><del>LDADDH, LDADDAH, LDADDALH, LDADDLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldaddh.html unchanged"><del>LDADDH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged"><del>LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclrh.html unchanged"><del>LDCLRH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged"><del>LDEORH, LDEORAH, LDEORALH, LDEORLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeorh.html unchanged"><del>LDEORH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged"><del>LDSETH, LDSETAH, LDSETALH, LDSETLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldseth.html unchanged"><del>LDSETH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged"><del>LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmaxh.html unchanged"><del>LDSMAXH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged"><del>LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsminh.html unchanged"><del>LDSMINH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged"><del>LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumaxh.html unchanged"><del>LDUMAXH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged"><del>LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</del></span><del>
            —
            </del><span class="brokenlink" title="file lduminh.html unchanged"><del>LDUMINH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swph.html unchanged"><del>SWPH, SWPAH, SWPALH, SWPLH</del></span><del>
            —
            </del><span class="brokenlink" title="file swph.html unchanged"><del>SWPH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged"><del>RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsclr.html unchanged"><del>RCWSCLR</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged"><del>RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsswp.html unchanged"><del>RCWSSWP</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged"><del>RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsset.html unchanged"><del>RCWSSET</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged"><del>LDADDH, LDADDAH, LDADDALH, LDADDLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldaddh.html unchanged"><del>LDADDLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged"><del>LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclrh.html unchanged"><del>LDCLRLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged"><del>LDEORH, LDEORAH, LDEORALH, LDEORLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeorh.html unchanged"><del>LDEORLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged"><del>LDSETH, LDSETAH, LDSETALH, LDSETLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldseth.html unchanged"><del>LDSETLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged"><del>LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmaxh.html unchanged"><del>LDSMAXLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged"><del>LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsminh.html unchanged"><del>LDSMINLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged"><del>LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumaxh.html unchanged"><del>LDUMAXLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged"><del>LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</del></span><del>
            —
            </del><span class="brokenlink" title="file lduminh.html unchanged"><del>LDUMINLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swph.html unchanged"><del>SWPH, SWPAH, SWPALH, SWPLH</del></span><del>
            —
            </del><span class="brokenlink" title="file swph.html unchanged"><del>SWPLH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged"><del>RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsclr.html unchanged"><del>RCWSCLRL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged"><del>RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsswp.html unchanged"><del>RCWSSWPL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged"><del>RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsset.html unchanged"><del>RCWSSETL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged"><del>LDADDH, LDADDAH, LDADDALH, LDADDLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldaddh.html unchanged"><del>LDADDAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged"><del>LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclrh.html unchanged"><del>LDCLRAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged"><del>LDEORH, LDEORAH, LDEORALH, LDEORLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeorh.html unchanged"><del>LDEORAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged"><del>LDSETH, LDSETAH, LDSETALH, LDSETLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldseth.html unchanged"><del>LDSETAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged"><del>LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmaxh.html unchanged"><del>LDSMAXAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged"><del>LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsminh.html unchanged"><del>LDSMINAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged"><del>LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumaxh.html unchanged"><del>LDUMAXAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged"><del>LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</del></span><del>
            —
            </del><span class="brokenlink" title="file lduminh.html unchanged"><del>LDUMINAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swph.html unchanged"><del>SWPH, SWPAH, SWPALH, SWPLH</del></span><del>
            —
            </del><span class="brokenlink" title="file swph.html unchanged"><del>SWPAH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged"><del>RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsclr.html unchanged"><del>RCWSCLRA</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged"><del>RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsswp.html unchanged"><del>RCWSSWPA</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged"><del>RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsset.html unchanged"><del>RCWSSETA</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldaprh.html unchanged"><del>LDAPRH</del></span></td><td><del>FEAT_LRCPC</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged"><del>LDADDH, LDADDAH, LDADDALH, LDADDLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldaddh.html unchanged"><del>LDADDALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged"><del>LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclrh.html unchanged"><del>LDCLRALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged"><del>LDEORH, LDEORAH, LDEORALH, LDEORLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeorh.html unchanged"><del>LDEORALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged"><del>LDSETH, LDSETAH, LDSETALH, LDSETLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldseth.html unchanged"><del>LDSETALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged"><del>LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmaxh.html unchanged"><del>LDSMAXALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged"><del>LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsminh.html unchanged"><del>LDSMINALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged"><del>LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumaxh.html unchanged"><del>LDUMAXALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged"><del>LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</del></span><del>
            —
            </del><span class="brokenlink" title="file lduminh.html unchanged"><del>LDUMINALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swph.html unchanged"><del>SWPH, SWPAH, SWPALH, SWPLH</del></span><del>
            —
            </del><span class="brokenlink" title="file swph.html unchanged"><del>SWPALH</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged"><del>RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsclr.html unchanged"><del>RCWSCLRAL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged"><del>RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsswp.html unchanged"><del>RCWSSWPAL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged"><del>RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</del></span><del>
            —
            </del><span class="brokenlink" title="file rcwsset.html unchanged"><del>RCWSSETAL</del></span></td><td><del>FEAT_THE</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><del>LDADD, LDADDA, LDADDAL, LDADDL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldadd.html unchanged"><del>32-bit LDADD</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><del>LDCLR, LDCLRA, LDCLRAL, LDCLRL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclr.html unchanged"><del>32-bit LDCLR</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><del>LDEOR, LDEORA, LDEORAL, LDEORL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeor.html unchanged"><del>32-bit LDEOR</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><del>LDSET, LDSETA, LDSETAL, LDSETL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldset.html unchanged"><del>32-bit LDSET</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><del>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmax.html unchanged"><del>32-bit LDSMAX</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><del>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmin.html unchanged"><del>32-bit LDSMIN</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><del>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumax.html unchanged"><del>32-bit LDUMAX</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><del>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumin.html unchanged"><del>32-bit LDUMIN</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><del>SWP, SWPA, SWPAL, SWPL</del></span><del>
            —
            </del><span class="brokenlink" title="file swp.html unchanged"><del>32-bit SWP</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><del>LDADD, LDADDA, LDADDAL, LDADDL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldadd.html unchanged"><del>32-bit LDADDL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><del>LDCLR, LDCLRA, LDCLRAL, LDCLRL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclr.html unchanged"><del>32-bit LDCLRL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><del>LDEOR, LDEORA, LDEORAL, LDEORL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeor.html unchanged"><del>32-bit LDEORL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><del>LDSET, LDSETA, LDSETAL, LDSETL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldset.html unchanged"><del>32-bit LDSETL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><del>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmax.html unchanged"><del>32-bit LDSMAXL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><del>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmin.html unchanged"><del>32-bit LDSMINL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><del>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumax.html unchanged"><del>32-bit LDUMAXL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><del>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumin.html unchanged"><del>32-bit LDUMINL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><del>SWP, SWPA, SWPAL, SWPL</del></span><del>
            —
            </del><span class="brokenlink" title="file swp.html unchanged"><del>32-bit SWPL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><del>LDADD, LDADDA, LDADDAL, LDADDL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldadd.html unchanged"><del>32-bit LDADDA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><del>LDCLR, LDCLRA, LDCLRAL, LDCLRL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclr.html unchanged"><del>32-bit LDCLRA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><del>LDEOR, LDEORA, LDEORAL, LDEORL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeor.html unchanged"><del>32-bit LDEORA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><del>LDSET, LDSETA, LDSETAL, LDSETL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldset.html unchanged"><del>32-bit LDSETA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><del>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmax.html unchanged"><del>32-bit LDSMAXA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><del>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmin.html unchanged"><del>32-bit LDSMINA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><del>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumax.html unchanged"><del>32-bit LDUMAXA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><del>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumin.html unchanged"><del>32-bit LDUMINA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><del>SWP, SWPA, SWPAL, SWPL</del></span><del>
            —
            </del><span class="brokenlink" title="file swp.html unchanged"><del>32-bit SWPA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged"><del>LDAPR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldapr.html unchanged"><del>32-bit</del></span></td><td><del>FEAT_LRCPC</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><del>LDADD, LDADDA, LDADDAL, LDADDL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldadd.html unchanged"><del>32-bit LDADDAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><del>LDCLR, LDCLRA, LDCLRAL, LDCLRL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclr.html unchanged"><del>32-bit LDCLRAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><del>LDEOR, LDEORA, LDEORAL, LDEORL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeor.html unchanged"><del>32-bit LDEORAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><del>LDSET, LDSETA, LDSETAL, LDSETL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldset.html unchanged"><del>32-bit LDSETAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><del>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmax.html unchanged"><del>32-bit LDSMAXAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><del>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmin.html unchanged"><del>32-bit LDSMINAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><del>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumax.html unchanged"><del>32-bit LDUMAXAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><del>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumin.html unchanged"><del>32-bit LDUMINAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><del>SWP, SWPA, SWPAL, SWPL</del></span><del>
            —
            </del><span class="brokenlink" title="file swp.html unchanged"><del>32-bit SWPAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><del>LDADD, LDADDA, LDADDAL, LDADDL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldadd.html unchanged"><del>64-bit LDADD</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><del>LDCLR, LDCLRA, LDCLRAL, LDCLRL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclr.html unchanged"><del>64-bit LDCLR</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><del>LDEOR, LDEORA, LDEORAL, LDEORL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeor.html unchanged"><del>64-bit LDEOR</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><del>LDSET, LDSETA, LDSETAL, LDSETL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldset.html unchanged"><del>64-bit LDSET</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><del>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmax.html unchanged"><del>64-bit LDSMAX</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><del>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmin.html unchanged"><del>64-bit LDSMIN</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><del>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumax.html unchanged"><del>64-bit LDUMAX</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><del>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumin.html unchanged"><del>64-bit LDUMIN</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><del>SWP, SWPA, SWPAL, SWPL</del></span><del>
            —
            </del><span class="brokenlink" title="file swp.html unchanged"><del>64-bit SWP</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file st64bv0.html unchanged"><del>ST64BV0</del></span></td><td><del>FEAT_LS64_ACCDATA</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file st64bv.html unchanged"><del>ST64BV</del></span></td><td><del>FEAT_LS64_V</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file st64b.html unchanged"><del>ST64B</del></span></td><td><del>FEAT_LS64</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11111</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ld64b.html unchanged"><del>LD64B</del></span></td><td><del>FEAT_LS64</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><del>LDADD, LDADDA, LDADDAL, LDADDL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldadd.html unchanged"><del>64-bit LDADDL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><del>LDCLR, LDCLRA, LDCLRAL, LDCLRL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclr.html unchanged"><del>64-bit LDCLRL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><del>LDEOR, LDEORA, LDEORAL, LDEORL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeor.html unchanged"><del>64-bit LDEORL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><del>LDSET, LDSETA, LDSETAL, LDSETL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldset.html unchanged"><del>64-bit LDSETL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><del>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmax.html unchanged"><del>64-bit LDSMAXL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><del>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmin.html unchanged"><del>64-bit LDSMINL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><del>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumax.html unchanged"><del>64-bit LDUMAXL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><del>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumin.html unchanged"><del>64-bit LDUMINL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><del>SWP, SWPA, SWPAL, SWPL</del></span><del>
            —
            </del><span class="brokenlink" title="file swp.html unchanged"><del>64-bit SWPL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><del>LDADD, LDADDA, LDADDAL, LDADDL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldadd.html unchanged"><del>64-bit LDADDA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><del>LDCLR, LDCLRA, LDCLRAL, LDCLRL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclr.html unchanged"><del>64-bit LDCLRA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><del>LDEOR, LDEORA, LDEORAL, LDEORL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeor.html unchanged"><del>64-bit LDEORA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><del>LDSET, LDSETA, LDSETAL, LDSETL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldset.html unchanged"><del>64-bit LDSETA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><del>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmax.html unchanged"><del>64-bit LDSMAXA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><del>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmin.html unchanged"><del>64-bit LDSMINA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><del>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumax.html unchanged"><del>64-bit LDUMAXA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><del>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumin.html unchanged"><del>64-bit LDUMINA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><del>SWP, SWPA, SWPAL, SWPL</del></span><del>
            —
            </del><span class="brokenlink" title="file swp.html unchanged"><del>64-bit SWPA</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged"><del>LDAPR</del></span><del>
            —
            </del><span class="brokenlink" title="file ldapr.html unchanged"><del>64-bit</del></span></td><td><del>FEAT_LRCPC</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><del>LDADD, LDADDA, LDADDAL, LDADDL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldadd.html unchanged"><del>64-bit LDADDAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><del>LDCLR, LDCLRA, LDCLRAL, LDCLRL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldclr.html unchanged"><del>64-bit LDCLRAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><del>LDEOR, LDEORA, LDEORAL, LDEORL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldeor.html unchanged"><del>64-bit LDEORAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><del>LDSET, LDSETA, LDSETAL, LDSETL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldset.html unchanged"><del>64-bit LDSETAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><del>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmax.html unchanged"><del>64-bit LDSMAXAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><del>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldsmin.html unchanged"><del>64-bit LDSMINAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><del>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumax.html unchanged"><del>64-bit LDUMAXAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><del>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</del></span><del>
            —
            </del><span class="brokenlink" title="file ldumin.html unchanged"><del>64-bit LDUMINAL</del></span></td><td><del>FEAT_LSE</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><del>SWP, SWPA, SWPAL, SWPL</del></span><del>
            —
            </del><span class="brokenlink" title="file swp.html unchanged"><del>64-bit SWPAL</del></span></td><td><del>FEAT_LSE</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-memop"><a id="memop"/><h3 class="iclass"><ins>Atomic</ins><del>Load/store</del> <ins>memory</ins><del>register</del> <ins>operations</ins><del>(register offset)</del></h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr"><ins>A</ins><del>opc</del></td><td class="lr"><ins>R</ins></td><td class="lr">1</td><td class="lr" colspan="5"><ins>Rs</ins><del>Rm</del></td><td class="lr"><ins>o3</ins><del>option</del></td><td class="lr" colspan="3"><ins>opc</ins><del>S</del></td><td class="l"><ins>0</ins><del>1</del></td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-memop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>V</ins></th><th class="bitfields" colspan="" rowspan=""><ins>A</ins></th><th class="bitfields" colspan="" rowspan=""><ins>R</ins></th><th class="bitfields" colspan="" rowspan=""><ins>Rs</ins></th><th class="bitfields" colspan="" rowspan=""><ins>o3</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged"><ins>LDADDB, LDADDAB, LDADDALB, LDADDLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldaddb.html unchanged"><ins>LDADDB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged"><ins>LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclrb.html unchanged"><ins>LDCLRB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged"><ins>LDEORB, LDEORAB, LDEORALB, LDEORLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeorb.html unchanged"><ins>LDEORB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged"><ins>LDSETB, LDSETAB, LDSETALB, LDSETLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsetb.html unchanged"><ins>LDSETB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged"><ins>LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmaxb.html unchanged"><ins>LDSMAXB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged"><ins>LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsminb.html unchanged"><ins>LDSMINB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged"><ins>LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumaxb.html unchanged"><ins>LDUMAXB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged"><ins>LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file lduminb.html unchanged"><ins>LDUMINB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged"><ins>SWPB, SWPAB, SWPALB, SWPLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swpb.html unchanged"><ins>SWPB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged"><ins>RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwclr.html unchanged"><ins>RCWCLR</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged"><ins>RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwswp.html unchanged"><ins>RCWSWP</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged"><ins>RCWSET, RCWSETA, RCWSETL, RCWSETAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwset.html unchanged"><ins>RCWSET</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged"><ins>LDADDB, LDADDAB, LDADDALB, LDADDLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldaddb.html unchanged"><ins>LDADDLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged"><ins>LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclrb.html unchanged"><ins>LDCLRLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged"><ins>LDEORB, LDEORAB, LDEORALB, LDEORLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeorb.html unchanged"><ins>LDEORLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged"><ins>LDSETB, LDSETAB, LDSETALB, LDSETLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsetb.html unchanged"><ins>LDSETLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged"><ins>LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmaxb.html unchanged"><ins>LDSMAXLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged"><ins>LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsminb.html unchanged"><ins>LDSMINLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged"><ins>LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumaxb.html unchanged"><ins>LDUMAXLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged"><ins>LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file lduminb.html unchanged"><ins>LDUMINLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged"><ins>SWPB, SWPAB, SWPALB, SWPLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swpb.html unchanged"><ins>SWPLB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged"><ins>RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwclr.html unchanged"><ins>RCWCLRL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged"><ins>RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwswp.html unchanged"><ins>RCWSWPL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged"><ins>RCWSET, RCWSETA, RCWSETL, RCWSETAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwset.html unchanged"><ins>RCWSETL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged"><ins>LDADDB, LDADDAB, LDADDALB, LDADDLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldaddb.html unchanged"><ins>LDADDAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged"><ins>LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclrb.html unchanged"><ins>LDCLRAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged"><ins>LDEORB, LDEORAB, LDEORALB, LDEORLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeorb.html unchanged"><ins>LDEORAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged"><ins>LDSETB, LDSETAB, LDSETALB, LDSETLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsetb.html unchanged"><ins>LDSETAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged"><ins>LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmaxb.html unchanged"><ins>LDSMAXAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged"><ins>LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsminb.html unchanged"><ins>LDSMINAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged"><ins>LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumaxb.html unchanged"><ins>LDUMAXAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged"><ins>LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file lduminb.html unchanged"><ins>LDUMINAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged"><ins>SWPB, SWPAB, SWPALB, SWPLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swpb.html unchanged"><ins>SWPAB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged"><ins>RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwclr.html unchanged"><ins>RCWCLRA</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged"><ins>RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwswp.html unchanged"><ins>RCWSWPA</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged"><ins>RCWSET, RCWSETA, RCWSETL, RCWSETAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwset.html unchanged"><ins>RCWSETA</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldaprb.html unchanged"><ins>LDAPRB</ins></span></td><td><ins>FEAT_LRCPC</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldaddb.html unchanged"><ins>LDADDB, LDADDAB, LDADDALB, LDADDLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldaddb.html unchanged"><ins>LDADDALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclrb.html unchanged"><ins>LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclrb.html unchanged"><ins>LDCLRALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeorb.html unchanged"><ins>LDEORB, LDEORAB, LDEORALB, LDEORLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeorb.html unchanged"><ins>LDEORALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldsetb.html unchanged"><ins>LDSETB, LDSETAB, LDSETALB, LDSETLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsetb.html unchanged"><ins>LDSETALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmaxb.html unchanged"><ins>LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmaxb.html unchanged"><ins>LDSMAXALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsminb.html unchanged"><ins>LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsminb.html unchanged"><ins>LDSMINALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumaxb.html unchanged"><ins>LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumaxb.html unchanged"><ins>LDUMAXALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file lduminb.html unchanged"><ins>LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file lduminb.html unchanged"><ins>LDUMINALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swpb.html unchanged"><ins>SWPB, SWPAB, SWPALB, SWPLB</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swpb.html unchanged"><ins>SWPALB</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file rcwclr.html unchanged"><ins>RCWCLR, RCWCLRA, RCWCLRL, RCWCLRAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwclr.html unchanged"><ins>RCWCLRAL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file rcwswp.html unchanged"><ins>RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwswp.html unchanged"><ins>RCWSWPAL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file rcwset.html unchanged"><ins>RCWSET, RCWSETA, RCWSETL, RCWSETAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwset.html unchanged"><ins>RCWSETAL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged"><ins>LDADDH, LDADDAH, LDADDALH, LDADDLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldaddh.html unchanged"><ins>LDADDH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged"><ins>LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclrh.html unchanged"><ins>LDCLRH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged"><ins>LDEORH, LDEORAH, LDEORALH, LDEORLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeorh.html unchanged"><ins>LDEORH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged"><ins>LDSETH, LDSETAH, LDSETALH, LDSETLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldseth.html unchanged"><ins>LDSETH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged"><ins>LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmaxh.html unchanged"><ins>LDSMAXH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged"><ins>LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsminh.html unchanged"><ins>LDSMINH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged"><ins>LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumaxh.html unchanged"><ins>LDUMAXH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged"><ins>LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file lduminh.html unchanged"><ins>LDUMINH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swph.html unchanged"><ins>SWPH, SWPAH, SWPALH, SWPLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swph.html unchanged"><ins>SWPH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged"><ins>RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsclr.html unchanged"><ins>RCWSCLR</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged"><ins>RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsswp.html unchanged"><ins>RCWSSWP</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged"><ins>RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsset.html unchanged"><ins>RCWSSET</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged"><ins>LDADDH, LDADDAH, LDADDALH, LDADDLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldaddh.html unchanged"><ins>LDADDLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged"><ins>LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclrh.html unchanged"><ins>LDCLRLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged"><ins>LDEORH, LDEORAH, LDEORALH, LDEORLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeorh.html unchanged"><ins>LDEORLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged"><ins>LDSETH, LDSETAH, LDSETALH, LDSETLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldseth.html unchanged"><ins>LDSETLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged"><ins>LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmaxh.html unchanged"><ins>LDSMAXLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged"><ins>LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsminh.html unchanged"><ins>LDSMINLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged"><ins>LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumaxh.html unchanged"><ins>LDUMAXLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged"><ins>LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file lduminh.html unchanged"><ins>LDUMINLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swph.html unchanged"><ins>SWPH, SWPAH, SWPALH, SWPLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swph.html unchanged"><ins>SWPLH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged"><ins>RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsclr.html unchanged"><ins>RCWSCLRL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged"><ins>RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsswp.html unchanged"><ins>RCWSSWPL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged"><ins>RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsset.html unchanged"><ins>RCWSSETL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged"><ins>LDADDH, LDADDAH, LDADDALH, LDADDLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldaddh.html unchanged"><ins>LDADDAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged"><ins>LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclrh.html unchanged"><ins>LDCLRAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged"><ins>LDEORH, LDEORAH, LDEORALH, LDEORLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeorh.html unchanged"><ins>LDEORAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged"><ins>LDSETH, LDSETAH, LDSETALH, LDSETLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldseth.html unchanged"><ins>LDSETAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged"><ins>LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmaxh.html unchanged"><ins>LDSMAXAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged"><ins>LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsminh.html unchanged"><ins>LDSMINAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged"><ins>LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumaxh.html unchanged"><ins>LDUMAXAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged"><ins>LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file lduminh.html unchanged"><ins>LDUMINAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swph.html unchanged"><ins>SWPH, SWPAH, SWPALH, SWPLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swph.html unchanged"><ins>SWPAH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged"><ins>RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsclr.html unchanged"><ins>RCWSCLRA</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged"><ins>RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsswp.html unchanged"><ins>RCWSSWPA</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged"><ins>RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsset.html unchanged"><ins>RCWSSETA</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldaprh.html unchanged"><ins>LDAPRH</ins></span></td><td><ins>FEAT_LRCPC</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldaddh.html unchanged"><ins>LDADDH, LDADDAH, LDADDALH, LDADDLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldaddh.html unchanged"><ins>LDADDALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclrh.html unchanged"><ins>LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclrh.html unchanged"><ins>LDCLRALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeorh.html unchanged"><ins>LDEORH, LDEORAH, LDEORALH, LDEORLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeorh.html unchanged"><ins>LDEORALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldseth.html unchanged"><ins>LDSETH, LDSETAH, LDSETALH, LDSETLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldseth.html unchanged"><ins>LDSETALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmaxh.html unchanged"><ins>LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmaxh.html unchanged"><ins>LDSMAXALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsminh.html unchanged"><ins>LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsminh.html unchanged"><ins>LDSMINALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumaxh.html unchanged"><ins>LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumaxh.html unchanged"><ins>LDUMAXALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file lduminh.html unchanged"><ins>LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file lduminh.html unchanged"><ins>LDUMINALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swph.html unchanged"><ins>SWPH, SWPAH, SWPALH, SWPLH</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swph.html unchanged"><ins>SWPALH</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsclr.html unchanged"><ins>RCWSCLR, RCWSCLRA, RCWSCLRL, RCWSCLRAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsclr.html unchanged"><ins>RCWSCLRAL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsswp.html unchanged"><ins>RCWSSWP, RCWSSWPA, RCWSSWPL, RCWSSWPAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsswp.html unchanged"><ins>RCWSSWPAL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file rcwsset.html unchanged"><ins>RCWSSET, RCWSSETA, RCWSSETL, RCWSSETAL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file rcwsset.html unchanged"><ins>RCWSSETAL</ins></span></td><td><ins>FEAT_THE</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><ins>LDADD, LDADDA, LDADDAL, LDADDL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldadd.html unchanged"><ins>32-bit LDADD</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><ins>LDCLR, LDCLRA, LDCLRAL, LDCLRL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclr.html unchanged"><ins>32-bit LDCLR</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><ins>LDEOR, LDEORA, LDEORAL, LDEORL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeor.html unchanged"><ins>32-bit LDEOR</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><ins>LDSET, LDSETA, LDSETAL, LDSETL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldset.html unchanged"><ins>32-bit LDSET</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><ins>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmax.html unchanged"><ins>32-bit LDSMAX</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><ins>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmin.html unchanged"><ins>32-bit LDSMIN</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><ins>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumax.html unchanged"><ins>32-bit LDUMAX</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><ins>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumin.html unchanged"><ins>32-bit LDUMIN</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><ins>SWP, SWPA, SWPAL, SWPL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swp.html unchanged"><ins>32-bit SWP</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><ins>LDADD, LDADDA, LDADDAL, LDADDL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldadd.html unchanged"><ins>32-bit LDADDL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><ins>LDCLR, LDCLRA, LDCLRAL, LDCLRL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclr.html unchanged"><ins>32-bit LDCLRL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><ins>LDEOR, LDEORA, LDEORAL, LDEORL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeor.html unchanged"><ins>32-bit LDEORL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><ins>LDSET, LDSETA, LDSETAL, LDSETL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldset.html unchanged"><ins>32-bit LDSETL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><ins>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmax.html unchanged"><ins>32-bit LDSMAXL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><ins>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmin.html unchanged"><ins>32-bit LDSMINL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><ins>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumax.html unchanged"><ins>32-bit LDUMAXL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><ins>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumin.html unchanged"><ins>32-bit LDUMINL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><ins>SWP, SWPA, SWPAL, SWPL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swp.html unchanged"><ins>32-bit SWPL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><ins>LDADD, LDADDA, LDADDAL, LDADDL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldadd.html unchanged"><ins>32-bit LDADDA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><ins>LDCLR, LDCLRA, LDCLRAL, LDCLRL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclr.html unchanged"><ins>32-bit LDCLRA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><ins>LDEOR, LDEORA, LDEORAL, LDEORL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeor.html unchanged"><ins>32-bit LDEORA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><ins>LDSET, LDSETA, LDSETAL, LDSETL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldset.html unchanged"><ins>32-bit LDSETA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><ins>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmax.html unchanged"><ins>32-bit LDSMAXA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><ins>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmin.html unchanged"><ins>32-bit LDSMINA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><ins>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumax.html unchanged"><ins>32-bit LDUMAXA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><ins>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumin.html unchanged"><ins>32-bit LDUMINA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><ins>SWP, SWPA, SWPAL, SWPL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swp.html unchanged"><ins>32-bit SWPA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged"><ins>LDAPR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldapr.html unchanged"><ins>32-bit</ins></span></td><td><ins>FEAT_LRCPC</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><ins>LDADD, LDADDA, LDADDAL, LDADDL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldadd.html unchanged"><ins>32-bit LDADDAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><ins>LDCLR, LDCLRA, LDCLRAL, LDCLRL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclr.html unchanged"><ins>32-bit LDCLRAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><ins>LDEOR, LDEORA, LDEORAL, LDEORL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeor.html unchanged"><ins>32-bit LDEORAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><ins>LDSET, LDSETA, LDSETAL, LDSETL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldset.html unchanged"><ins>32-bit LDSETAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><ins>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmax.html unchanged"><ins>32-bit LDSMAXAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><ins>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmin.html unchanged"><ins>32-bit LDSMINAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><ins>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumax.html unchanged"><ins>32-bit LDUMAXAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><ins>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumin.html unchanged"><ins>32-bit LDUMINAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><ins>SWP, SWPA, SWPAL, SWPL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swp.html unchanged"><ins>32-bit SWPAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><ins>LDADD, LDADDA, LDADDAL, LDADDL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldadd.html unchanged"><ins>64-bit LDADD</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><ins>LDCLR, LDCLRA, LDCLRAL, LDCLRL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclr.html unchanged"><ins>64-bit LDCLR</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><ins>LDEOR, LDEORA, LDEORAL, LDEORL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeor.html unchanged"><ins>64-bit LDEOR</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><ins>LDSET, LDSETA, LDSETAL, LDSETL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldset.html unchanged"><ins>64-bit LDSET</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><ins>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmax.html unchanged"><ins>64-bit LDSMAX</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><ins>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmin.html unchanged"><ins>64-bit LDSMIN</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><ins>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumax.html unchanged"><ins>64-bit LDUMAX</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><ins>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumin.html unchanged"><ins>64-bit LDUMIN</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><ins>SWP, SWPA, SWPAL, SWPL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swp.html unchanged"><ins>64-bit SWP</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file st64bv0.html unchanged"><ins>ST64BV0</ins></span></td><td><ins>FEAT_LS64_ACCDATA</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file st64bv.html unchanged"><ins>ST64BV</ins></span></td><td><ins>FEAT_LS64_V</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file st64b.html unchanged"><ins>ST64B</ins></span></td><td><ins>FEAT_LS64</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11111</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ld64b.html unchanged"><ins>LD64B</ins></span></td><td><ins>FEAT_LS64</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><ins>LDADD, LDADDA, LDADDAL, LDADDL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldadd.html unchanged"><ins>64-bit LDADDL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><ins>LDCLR, LDCLRA, LDCLRAL, LDCLRL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclr.html unchanged"><ins>64-bit LDCLRL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><ins>LDEOR, LDEORA, LDEORAL, LDEORL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeor.html unchanged"><ins>64-bit LDEORL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><ins>LDSET, LDSETA, LDSETAL, LDSETL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldset.html unchanged"><ins>64-bit LDSETL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><ins>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmax.html unchanged"><ins>64-bit LDSMAXL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><ins>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmin.html unchanged"><ins>64-bit LDSMINL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><ins>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumax.html unchanged"><ins>64-bit LDUMAXL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><ins>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumin.html unchanged"><ins>64-bit LDUMINL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><ins>SWP, SWPA, SWPAL, SWPL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swp.html unchanged"><ins>64-bit SWPL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><ins>LDADD, LDADDA, LDADDAL, LDADDL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldadd.html unchanged"><ins>64-bit LDADDA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><ins>LDCLR, LDCLRA, LDCLRAL, LDCLRL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclr.html unchanged"><ins>64-bit LDCLRA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><ins>LDEOR, LDEORA, LDEORAL, LDEORL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeor.html unchanged"><ins>64-bit LDEORA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><ins>LDSET, LDSETA, LDSETAL, LDSETL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldset.html unchanged"><ins>64-bit LDSETA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><ins>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmax.html unchanged"><ins>64-bit LDSMAXA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><ins>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmin.html unchanged"><ins>64-bit LDSMINA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><ins>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumax.html unchanged"><ins>64-bit LDUMAXA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><ins>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumin.html unchanged"><ins>64-bit LDUMINA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><ins>SWP, SWPA, SWPAL, SWPL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swp.html unchanged"><ins>64-bit SWPA</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldapr.html unchanged"><ins>LDAPR</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldapr.html unchanged"><ins>64-bit</ins></span></td><td><ins>FEAT_LRCPC</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file ldadd.html unchanged"><ins>LDADD, LDADDA, LDADDAL, LDADDL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldadd.html unchanged"><ins>64-bit LDADDAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="iformname"><span class="brokenlink" title="file ldclr.html unchanged"><ins>LDCLR, LDCLRA, LDCLRAL, LDCLRL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldclr.html unchanged"><ins>64-bit LDCLRAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="iformname"><span class="brokenlink" title="file ldeor.html unchanged"><ins>LDEOR, LDEORA, LDEORAL, LDEORL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldeor.html unchanged"><ins>64-bit LDEORAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="iformname"><span class="brokenlink" title="file ldset.html unchanged"><ins>LDSET, LDSETA, LDSETAL, LDSETL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldset.html unchanged"><ins>64-bit LDSETAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmax.html unchanged"><ins>LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmax.html unchanged"><ins>64-bit LDSMAXAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="iformname"><span class="brokenlink" title="file ldsmin.html unchanged"><ins>LDSMIN, LDSMINA, LDSMINAL, LDSMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldsmin.html unchanged"><ins>64-bit LDSMINAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="iformname"><span class="brokenlink" title="file ldumax.html unchanged"><ins>LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumax.html unchanged"><ins>64-bit LDUMAXAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="iformname"><span class="brokenlink" title="file ldumin.html unchanged"><ins>LDUMIN, LDUMINA, LDUMINAL, LDUMINL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldumin.html unchanged"><ins>64-bit LDUMINAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="iformname"><span class="brokenlink" title="file swp.html unchanged"><ins>SWP, SWPA, SWPAL, SWPL</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file swp.html unchanged"><ins>64-bit SWPAL</ins></span></td><td><ins>FEAT_LSE</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldst_regoff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>V</del></th><th class="bitfields" colspan="" rowspan=""><del>opc</del></th><th class="bitfields" colspan="" rowspan=""><del>option</del></th><th class="bitfields" colspan="" rowspan=""><del>Rt</del></th></tr></thead><tbody><tr><td class="bitfield"><del>x1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1x</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>!= 011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strb_reg.html unchanged"><del>STRB (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file strb_reg.html unchanged"><del>extended register</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strb_reg.html unchanged"><del>STRB (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file strb_reg.html unchanged"><del>shifted register</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>!= 011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrb_reg.html unchanged"><del>LDRB (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrb_reg.html unchanged"><del>extended register</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrb_reg.html unchanged"><del>LDRB (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrb_reg.html unchanged"><del>shifted register</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>!= 011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged"><del>LDRSB (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsb_reg.html unchanged"><del>64-bit with extended register offset</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged"><del>LDRSB (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsb_reg.html unchanged"><del>64-bit with shifted register offset</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>!= 011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged"><del>LDRSB (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsb_reg.html unchanged"><del>32-bit with extended register offset</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged"><del>LDRSB (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsb_reg.html unchanged"><del>32-bit with shifted register offset</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>!= 011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><del>STR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><del>STR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>!= 011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><del>LDR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><del>LDR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><del>STR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><del>LDR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strh_reg.html unchanged"><del>STRH (register)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrh_reg.html unchanged"><del>LDRH (register)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsh_reg.html unchanged"><del>LDRSH (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsh_reg.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsh_reg.html unchanged"><del>LDRSH (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsh_reg.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><del>STR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><del>LDR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1x</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_gen.html unchanged"><del>STR (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_reg_gen.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_gen.html unchanged"><del>LDR (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_reg_gen.html unchanged"><del>32-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsw_reg.html unchanged"><del>LDRSW (register)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><del>STR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><del>LDR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_gen.html unchanged"><del>STR (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_reg_gen.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_gen.html unchanged"><del>LDR (register)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_reg_gen.html unchanged"><del>64-bit</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>x0x</del></td><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>x1x</del></td><td class="bitfield"><del>!= 11xxx</del></td><td class="iformname"><span class="brokenlink" title="file prfm_reg.html unchanged"><del>PRFM (register)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>x1x</del></td><td class="bitfield"><del>11xxx</del></td><td class="iformname"><span class="brokenlink" title="file rprfm_reg.html unchanged"><del>RPRFM</del></span></td><td><del>FEAT_RPRFM</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><del>STR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><del>LDR (register, SIMD&amp;FP)</del></span></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_regoff"><a id="ldst_regoff"/><h3 class="iclass">Load/store register (<ins>register offset</ins><del>pac</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>V</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>opc</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="5"><ins>Rm</ins></td><td class="lr" colspan="3"><ins>option</ins></td><td class="lr"><ins>S</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>31</del></td><td><del>30</del></td><td><del>29</del></td><td><del>28</del></td><td><del>27</del></td><td><del>26</del></td><td><del>25</del></td><td><del>24</del></td><td><del>23</del></td><td><del>22</del></td><td><del>21</del></td><td><del>20</del></td><td><del>19</del></td><td><del>18</del></td><td><del>17</del></td><td><del>16</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><del>size</del></td><td class="l"><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>V</del></td><td class="l"><del>0</del></td><td class="r"><del>0</del></td><td class="lr"><del>M</del></td><td class="lr"><del>S</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="9"><del>imm9</del></td><td class="lr"><del>W</del></td><td class="lr"><del>1</del></td><td class="lr" colspan="5"><del>Rn</del></td><td class="lr" colspan="5"><del>Rt</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_regoff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>V</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th><th class="bitfields" colspan="" rowspan=""><ins>option</ins></th><th class="bitfields" colspan="" rowspan=""><ins>Rt</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>x1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>!= 011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strb_reg.html unchanged"><ins>STRB (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file strb_reg.html unchanged"><ins>extended register</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strb_reg.html unchanged"><ins>STRB (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file strb_reg.html unchanged"><ins>shifted register</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>!= 011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrb_reg.html unchanged"><ins>LDRB (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrb_reg.html unchanged"><ins>extended register</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrb_reg.html unchanged"><ins>LDRB (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrb_reg.html unchanged"><ins>shifted register</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>!= 011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged"><ins>LDRSB (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsb_reg.html unchanged"><ins>64-bit with extended register offset</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged"><ins>LDRSB (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsb_reg.html unchanged"><ins>64-bit with shifted register offset</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>!= 011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged"><ins>LDRSB (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsb_reg.html unchanged"><ins>32-bit with extended register offset</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsb_reg.html unchanged"><ins>LDRSB (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsb_reg.html unchanged"><ins>32-bit with shifted register offset</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>!= 011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><ins>STR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><ins>STR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>!= 011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><ins>LDR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><ins>LDR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><ins>STR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><ins>LDR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file strh_reg.html unchanged"><ins>STRH (register)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrh_reg.html unchanged"><ins>LDRH (register)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsh_reg.html unchanged"><ins>LDRSH (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsh_reg.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsh_reg.html unchanged"><ins>LDRSH (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsh_reg.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><ins>STR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><ins>LDR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_gen.html unchanged"><ins>STR (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_reg_gen.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_gen.html unchanged"><ins>LDR (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_reg_gen.html unchanged"><ins>32-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldrsw_reg.html unchanged"><ins>LDRSW (register)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><ins>STR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><ins>LDR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_gen.html unchanged"><ins>STR (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_reg_gen.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_gen.html unchanged"><ins>LDR (register)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_reg_gen.html unchanged"><ins>64-bit</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>x0x</ins></td><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>x1x</ins></td><td class="bitfield"><ins>!= 11xxx</ins></td><td class="iformname"><span class="brokenlink" title="file prfm_reg.html unchanged"><ins>PRFM (register)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>x1x</ins></td><td class="bitfield"><ins>11xxx</ins></td><td class="iformname"><span class="brokenlink" title="file rprfm_reg.html unchanged"><ins>RPRFM</ins></span></td><td><ins>FEAT_RPRFM</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file str_reg_fpsimd.html unchanged"><ins>STR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ldr_reg_fpsimd.html unchanged"><ins>LDR (register, SIMD&amp;FP)</ins></span></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldst_pac"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Feature</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>V</del></th><th class="bitfields" colspan="" rowspan=""><del>M</del></th><th class="bitfields" colspan="" rowspan=""><del>W</del></th></tr></thead><tbody><tr><td class="bitfield"><del>!= 11</del></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="goodlink"><a href="ldra.html"><del>LDRAA, LDRAB</del></a></span><del>
            —
            </del><span class="goodlink"><a href="ldra.html#LDRAA_64_ldst_pac"><del>key A, offset</del></a></span></td><td><del>FEAT_PAuth</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="goodlink"><a href="ldra.html"><del>LDRAA, LDRAB</del></a></span><del>
            —
            </del><span class="goodlink"><a href="ldra.html#LDRAA_64W_ldst_pac"><del>key A, pre-indexed</del></a></span></td><td><del>FEAT_PAuth</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><span class="goodlink"><a href="ldra.html"><del>LDRAA, LDRAB</del></a></span><del>
            —
            </del><span class="goodlink"><a href="ldra.html#LDRAB_64_ldst_pac"><del>key B, offset</del></a></span></td><td><del>FEAT_PAuth</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><span class="goodlink"><a href="ldra.html"><del>LDRAA, LDRAB</del></a></span><del>
            —
            </del><span class="goodlink"><a href="ldra.html#LDRAB_64W_ldst_pac"><del>key B, pre-indexed</del></a></span></td><td><del>FEAT_PAuth</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_pac"><a id="ldst_pac"/><h3 class="iclass">Load/store register (<ins>pac</ins><del>unsigned immediate</del>)</h3><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r"><ins>0</ins></td><td class="lr"><ins>M</ins></td><td class="lr"><ins>S</ins></td><td class="lr">1</td><td class="lr" colspan="9"><ins>imm9</ins><del>opc</del></td><td class="lr"><ins>W</ins><del>imm12</del></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_pac"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Feature</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>V</ins></th><th class="bitfields" colspan="" rowspan=""><ins>M</ins></th><th class="bitfields" colspan="" rowspan=""><ins>W</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>!= 11</ins></td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="ldra.html"><ins>LDRAA, LDRAB</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldra.html#LDRAA_64_ldst_pac"><ins>key A, offset</ins></a></span></td><td><ins>FEAT_PAuth</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="ldra.html"><ins>LDRAA, LDRAB</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldra.html#LDRAA_64W_ldst_pac"><ins>key A, pre-indexed</ins></a></span></td><td><ins>FEAT_PAuth</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><span class="goodlink"><a href="ldra.html"><ins>LDRAA, LDRAB</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldra.html#LDRAB_64_ldst_pac"><ins>key B, offset</ins></a></span></td><td><ins>FEAT_PAuth</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><span class="goodlink"><a href="ldra.html"><ins>LDRAA, LDRAB</ins></a></span><ins>
            —
            </ins><span class="goodlink"><a href="ldra.html#LDRAB_64W_ldst_pac"><ins>key B, pre-indexed</ins></a></span></td><td><ins>FEAT_PAuth</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-ldst_pos"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>V</del></th><th class="bitfields" colspan="" rowspan=""><del>opc</del></th></tr></thead><tbody><tr><td class="bitfield"><del>x1</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1x</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file strb_imm.html unchanged"><del>STRB (immediate)</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldrb_imm.html unchanged"><del>LDRB (immediate)</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged"><del>LDRSB (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsb_imm.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged"><del>LDRSB (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsb_imm.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>8-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>8-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>128-bit</del></span></td></tr><tr><td class="bitfield"><del>00</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>128-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file strh_imm.html unchanged"><del>STRH (immediate)</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldrh_imm.html unchanged"><del>LDRH (immediate)</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>LDRSH (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>LDRSH (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldrsh_imm.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>16-bit</del></span></td></tr><tr><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>16-bit</del></span></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>1x</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>1x</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>STR (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>LDR (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file ldrsw_imm.html unchanged"><del>LDRSW (immediate)</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>32-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>STR (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_gen.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>LDR (immediate)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><span class="brokenlink" title="file prfm_imm.html unchanged"><del>PRFM (immediate)</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>STR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><del>64-bit</del></span></td></tr><tr><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>LDR (immediate, SIMD&amp;FP)</del></span><del>
            —
            </del><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><del>64-bit</del></span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_pos"><a id="ldst_pos"/><h3 class="iclass"><ins>Load/store register (unsigned immediate)</ins></h3><p><ins>These instructions are under </ins><a href="#ldst"><ins>Loads and Stores</ins></a><ins>.</ins></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td><ins>31</ins></td><td><ins>30</ins></td><td><ins>29</ins></td><td><ins>28</ins></td><td><ins>27</ins></td><td><ins>26</ins></td><td><ins>25</ins></td><td><ins>24</ins></td><td><ins>23</ins></td><td><ins>22</ins></td><td><ins>21</ins></td><td><ins>20</ins></td><td><ins>19</ins></td><td><ins>18</ins></td><td><ins>17</ins></td><td><ins>16</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><ins>size</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>V</ins></td><td class="l"><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="2"><ins>opc</ins></td><td class="lr" colspan="12"><ins>imm12</ins></td><td class="lr" colspan="5"><ins>Rn</ins></td><td class="lr" colspan="5"><ins>Rt</ins></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_pos"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>V</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>x1</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file strb_imm.html unchanged"><ins>STRB (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldrb_imm.html unchanged"><ins>LDRB (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>LDRSB (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>LDRSB (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsb_imm.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>8-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>8-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>128-bit</ins></span></td></tr><tr><td class="bitfield"><ins>00</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>128-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file strh_imm.html unchanged"><ins>STRH (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldrh_imm.html unchanged"><ins>LDRH (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>LDRSH (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>LDRSH (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldrsh_imm.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>16-bit</ins></span></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>16-bit</ins></span></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>1x</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>1x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>STR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>LDR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file ldrsw_imm.html unchanged"><ins>LDRSW (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>32-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>STR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>LDR (immediate)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_gen.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="iformname"><span class="brokenlink" title="file prfm_imm.html unchanged"><ins>PRFM (immediate)</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="iformname"><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>STR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file str_imm_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="iformname"><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>LDR (immediate, SIMD&amp;FP)</ins></span><ins>
            —
            </ins><span class="brokenlink" title="file ldr_imm_fpsimd.html unchanged"><ins>64-bit</ins></span></td></tr></tbody></table></div></div><hr/><h2><a id="dpreg"/>Data Processing -- Register</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"/><td class="lr">op0</td><td class="lr" colspan="1"/><td class="lr">op1</td><td class="lr" colspan="3">101</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="5"/><td class="lr" colspan="6">op3</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_2src">Data-processing (2 source)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_1src">Data-processing (1 source)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#log_shift">Logical (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_shift">Add/subtract (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_ext">Add/subtract (extended register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            000000
          </td><td class="iformname"><a href="#addsub_carry">Add/subtract (with carry)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            x00001
          </td><td class="iformname"><a href="#rmif">Rotate right into flags</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xx0010
          </td><td class="iformname"><a href="#setf">Evaluate into flags</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            xxxx0x
          </td><td class="iformname"><a href="#condcmp_reg">Conditional compare (register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            xxxx1x
          </td><td class="iformname"><a href="#condcmp_imm">Conditional compare (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#condsel">Conditional select</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_3src">Data-processing (3 source)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-dp_2src"><a id="dp_2src"/><h3 class="iclass">Data-processing (2 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_2src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">000001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00111x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">00001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">001xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">000000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><span class="brokenlink" title="file udiv.html unchanged">UDIV</span>
            —
            <span class="brokenlink" title="file udiv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><span class="brokenlink" title="file sdiv.html unchanged">SDIV</span>
            —
            <span class="brokenlink" title="file sdiv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00010x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><span class="brokenlink" title="file lslv.html unchanged">LSLV</span>
            —
            <span class="brokenlink" title="file lslv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><span class="brokenlink" title="file lsrv.html unchanged">LSRV</span>
            —
            <span class="brokenlink" title="file lsrv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><span class="brokenlink" title="file asrv.html unchanged">ASRV</span>
            —
            <span class="brokenlink" title="file asrv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><span class="brokenlink" title="file rorv.html unchanged">RORV</span>
            —
            <span class="brokenlink" title="file rorv.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010x11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010000</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32B, CRC32H, CRC32W, CRC32X</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32B</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010001</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32B, CRC32H, CRC32W, CRC32X</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32H</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010010</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32B, CRC32H, CRC32W, CRC32X</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32W</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010100</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32CB, CRC32CH, CRC32CW, CRC32CX</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CB</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010101</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32CB, CRC32CH, CRC32CW, CRC32CX</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CH</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010110</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32CB, CRC32CH, CRC32CW, CRC32CX</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CW</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011000</td><td class="iformname"><span class="brokenlink" title="file smax_reg.html unchanged">SMAX (register)</span>
            —
            <span class="brokenlink" title="file smax_reg.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011001</td><td class="iformname"><span class="brokenlink" title="file umax_reg.html unchanged">UMAX (register)</span>
            —
            <span class="brokenlink" title="file umax_reg.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011010</td><td class="iformname"><span class="brokenlink" title="file smin_reg.html unchanged">SMIN (register)</span>
            —
            <span class="brokenlink" title="file smin_reg.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011011</td><td class="iformname"><span class="brokenlink" title="file umin_reg.html unchanged">UMIN (register)</span>
            —
            <span class="brokenlink" title="file umin_reg.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000000</td><td class="iformname"><span class="brokenlink" title="file subp.html unchanged">SUBP</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><span class="brokenlink" title="file udiv.html unchanged">UDIV</span>
            —
            <span class="brokenlink" title="file udiv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><span class="brokenlink" title="file sdiv.html unchanged">SDIV</span>
            —
            <span class="brokenlink" title="file sdiv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000100</td><td class="iformname"><span class="brokenlink" title="file irg.html unchanged">IRG</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000101</td><td class="iformname"><span class="brokenlink" title="file gmi.html unchanged">GMI</span></td><td>FEAT_MTE</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><span class="brokenlink" title="file lslv.html unchanged">LSLV</span>
            —
            <span class="brokenlink" title="file lslv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><span class="brokenlink" title="file lsrv.html unchanged">LSRV</span>
            —
            <span class="brokenlink" title="file lsrv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><span class="brokenlink" title="file asrv.html unchanged">ASRV</span>
            —
            <span class="brokenlink" title="file asrv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><span class="brokenlink" title="file rorv.html unchanged">RORV</span>
            —
            <span class="brokenlink" title="file rorv.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001100</td><td class="iformname"><span class="brokenlink" title="file pacga.html unchanged">PACGA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010xx0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010x0x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010011</td><td class="iformname"><span class="brokenlink" title="file crc32.html unchanged">CRC32B, CRC32H, CRC32W, CRC32X</span>
            —
            <span class="brokenlink" title="file crc32.html unchanged">CRC32X</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010111</td><td class="iformname"><span class="brokenlink" title="file crc32c.html unchanged">CRC32CB, CRC32CH, CRC32CW, CRC32CX</span>
            —
            <span class="brokenlink" title="file crc32c.html unchanged">CRC32CX</span></td><td>FEAT_CRC32</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011000</td><td class="iformname"><span class="brokenlink" title="file smax_reg.html unchanged">SMAX (register)</span>
            —
            <span class="brokenlink" title="file smax_reg.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011001</td><td class="iformname"><span class="brokenlink" title="file umax_reg.html unchanged">UMAX (register)</span>
            —
            <span class="brokenlink" title="file umax_reg.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011010</td><td class="iformname"><span class="brokenlink" title="file smin_reg.html unchanged">SMIN (register)</span>
            —
            <span class="brokenlink" title="file smin_reg.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011011</td><td class="iformname"><span class="brokenlink" title="file umin_reg.html unchanged">UMIN (register)</span>
            —
            <span class="brokenlink" title="file umin_reg.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="iformname"><span class="brokenlink" title="file subps.html unchanged">SUBPS</span></td><td>FEAT_MTE</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dp_1src"><a id="dp_1src"/><h3 class="iclass">Data-processing (1 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">1</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">opcode2</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_1src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxx1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xx1xx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1xxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxx</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001001</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">00101x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">0011xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">01xxxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rbit_int.html unchanged">RBIT</span>
            —
            <span class="brokenlink" title="file rbit_int.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev16_int.html unchanged">REV16</span>
            —
            <span class="brokenlink" title="file rev16_int.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev.html unchanged">REV</span>
            —
            <span class="brokenlink" title="file rev.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file clz_int.html unchanged">CLZ</span>
            —
            <span class="brokenlink" title="file clz_int.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file cls_int.html unchanged">CLS</span>
            —
            <span class="brokenlink" title="file cls_int.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ctz.html unchanged">CTZ</span>
            —
            <span class="brokenlink" title="file ctz.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file cnt.html unchanged">CNT</span>
            —
            <span class="brokenlink" title="file cnt.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file abs.html unchanged">ABS</span>
            —
            <span class="brokenlink" title="file abs.html unchanged">32-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rbit_int.html unchanged">RBIT</span>
            —
            <span class="brokenlink" title="file rbit_int.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev16_int.html unchanged">REV16</span>
            —
            <span class="brokenlink" title="file rev16_int.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev32_int.html unchanged">REV32</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file rev.html unchanged">REV</span>
            —
            <span class="brokenlink" title="file rev.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file clz_int.html unchanged">CLZ</span>
            —
            <span class="brokenlink" title="file clz_int.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file cls_int.html unchanged">CLS</span>
            —
            <span class="brokenlink" title="file cls_int.html unchanged">64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000110</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ctz.html unchanged">CTZ</span>
            —
            <span class="brokenlink" title="file ctz.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000111</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file cnt.html unchanged">CNT</span>
            —
            <span class="brokenlink" title="file cnt.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">001000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file abs.html unchanged">ABS</span>
            —
            <span class="brokenlink" title="file abs.html unchanged">64-bit</span></td><td>FEAT_CSSC</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pacia.html unchanged">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</span>
            —
            <span class="brokenlink" title="file pacia.html unchanged">PACIA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pacib.html unchanged">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</span>
            —
            <span class="brokenlink" title="file pacib.html unchanged">PACIB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pacda.html unchanged">PACDA, PACDZA</span>
            —
            <span class="brokenlink" title="file pacda.html unchanged">PACDA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file pacdb.html unchanged">PACDB, PACDZB</span>
            —
            <span class="brokenlink" title="file pacdb.html unchanged">PACDB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000100</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIA_64P_dp_1src">AUTIA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000101</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIB_64P_dp_1src">AUTIB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000110</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="autda.html">AUTDA, AUTDZA</a></span>
            —
            <span class="goodlink"><a href="autda.html#AUTDA_64P_dp_1src">AUTDA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">000111</td><td class="bitfield"/><td class="iformname"><span class="goodlink"><a href="autdb.html">AUTDB, AUTDZB</a></span>
            —
            <span class="goodlink"><a href="autdb.html#AUTDB_64P_dp_1src">AUTDB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file pacia.html unchanged">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</span>
            —
            <span class="brokenlink" title="file pacia.html unchanged">PACIZA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001001</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file pacib.html unchanged">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</span>
            —
            <span class="brokenlink" title="file pacib.html unchanged">PACIZB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001010</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file pacda.html unchanged">PACDA, PACDZA</span>
            —
            <span class="brokenlink" title="file pacda.html unchanged">PACDZA</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001011</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file pacdb.html unchanged">PACDB, PACDZB</span>
            —
            <span class="brokenlink" title="file pacdb.html unchanged">PACDZB</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001100</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="autia.html">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a></span>
            —
            <span class="goodlink"><a href="autia.html#AUTIZA_64Z_dp_1src">AUTIZA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001101</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="autib.html">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a></span>
            —
            <span class="goodlink"><a href="autib.html#AUTIZB_64Z_dp_1src">AUTIZB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001110</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="autda.html">AUTDA, AUTDZA</a></span>
            —
            <span class="goodlink"><a href="autda.html#AUTDZA_64Z_dp_1src">AUTDZA</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">001111</td><td class="bitfield">11111</td><td class="iformname"><span class="goodlink"><a href="autdb.html">AUTDB, AUTDZB</a></span>
            —
            <span class="goodlink"><a href="autdb.html#AUTDZB_64Z_dp_1src">AUTDZB</a></span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">010000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file xpac.html unchanged">XPACD, XPACI, XPACLRI</span>
            —
            <span class="brokenlink" title="file xpac.html unchanged">XPACI</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">010001</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file xpac.html unchanged">XPACD, XPACI, XPACLRI</span>
            —
            <span class="brokenlink" title="file xpac.html unchanged">XPACD</span></td><td>FEAT_PAuth</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">01001x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">0101xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00001</td><td class="bitfield">011xxx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-log_shift"><a id="log_shift"/><h3 class="iclass">Logical (shifted register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">shift</td><td class="lr">N</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-log_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">imm6</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file and_log_shift.html unchanged">AND (shifted register)</span>
            —
            <span class="brokenlink" title="file and_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file bic_log_shift.html unchanged">BIC (shifted register)</span>
            —
            <span class="brokenlink" title="file bic_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file orr_log_shift.html unchanged">ORR (shifted register)</span>
            —
            <span class="brokenlink" title="file orr_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file orn_log_shift.html unchanged">ORN (shifted register)</span>
            —
            <span class="brokenlink" title="file orn_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file eor_log_shift.html unchanged">EOR (shifted register)</span>
            —
            <span class="brokenlink" title="file eor_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file eon.html unchanged">EON (shifted register)</span>
            —
            <span class="brokenlink" title="file eon.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ands_log_shift.html unchanged">ANDS (shifted register)</span>
            —
            <span class="brokenlink" title="file ands_log_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file bics.html unchanged">BICS (shifted register)</span>
            —
            <span class="brokenlink" title="file bics.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file and_log_shift.html unchanged">AND (shifted register)</span>
            —
            <span class="brokenlink" title="file and_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file bic_log_shift.html unchanged">BIC (shifted register)</span>
            —
            <span class="brokenlink" title="file bic_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file orr_log_shift.html unchanged">ORR (shifted register)</span>
            —
            <span class="brokenlink" title="file orr_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file orn_log_shift.html unchanged">ORN (shifted register)</span>
            —
            <span class="brokenlink" title="file orn_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file eor_log_shift.html unchanged">EOR (shifted register)</span>
            —
            <span class="brokenlink" title="file eor_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file eon.html unchanged">EON (shifted register)</span>
            —
            <span class="brokenlink" title="file eon.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ands_log_shift.html unchanged">ANDS (shifted register)</span>
            —
            <span class="brokenlink" title="file ands_log_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file bics.html unchanged">BICS (shifted register)</span>
            —
            <span class="brokenlink" title="file bics.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_shift"><a id="addsub_shift"/><h3 class="iclass">Add/subtract (shifted register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">shift</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">shift</th><th class="bitfields" colspan="" rowspan="">imm6</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file add_addsub_shift.html unchanged">ADD (shifted register)</span>
            —
            <span class="brokenlink" title="file add_addsub_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file adds_addsub_shift.html unchanged">ADDS (shifted register)</span>
            —
            <span class="brokenlink" title="file adds_addsub_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file sub_addsub_shift.html unchanged">SUB (shifted register)</span>
            —
            <span class="brokenlink" title="file sub_addsub_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file subs_addsub_shift.html unchanged">SUBS (shifted register)</span>
            —
            <span class="brokenlink" title="file subs_addsub_shift.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file add_addsub_shift.html unchanged">ADD (shifted register)</span>
            —
            <span class="brokenlink" title="file add_addsub_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file adds_addsub_shift.html unchanged">ADDS (shifted register)</span>
            —
            <span class="brokenlink" title="file adds_addsub_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file sub_addsub_shift.html unchanged">SUB (shifted register)</span>
            —
            <span class="brokenlink" title="file sub_addsub_shift.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file subs_addsub_shift.html unchanged">SUBS (shifted register)</span>
            —
            <span class="brokenlink" title="file subs_addsub_shift.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_ext"><a id="addsub_ext"/><h3 class="iclass">Add/subtract (extended register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opt</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_ext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opt</th><th class="bitfields" colspan="" rowspan="">imm3</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file add_addsub_ext.html unchanged">ADD (extended register)</span>
            —
            <span class="brokenlink" title="file add_addsub_ext.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file adds_addsub_ext.html unchanged">ADDS (extended register)</span>
            —
            <span class="brokenlink" title="file adds_addsub_ext.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file sub_addsub_ext.html unchanged">SUB (extended register)</span>
            —
            <span class="brokenlink" title="file sub_addsub_ext.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file subs_addsub_ext.html unchanged">SUBS (extended register)</span>
            —
            <span class="brokenlink" title="file subs_addsub_ext.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file add_addsub_ext.html unchanged">ADD (extended register)</span>
            —
            <span class="brokenlink" title="file add_addsub_ext.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file adds_addsub_ext.html unchanged">ADDS (extended register)</span>
            —
            <span class="brokenlink" title="file adds_addsub_ext.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file sub_addsub_ext.html unchanged">SUB (extended register)</span>
            —
            <span class="brokenlink" title="file sub_addsub_ext.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file subs_addsub_ext.html unchanged">SUBS (extended register)</span>
            —
            <span class="brokenlink" title="file subs_addsub_ext.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_carry"><a id="addsub_carry"/><h3 class="iclass">Add/subtract (with carry)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_carry"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file adc.html unchanged">ADC</span>
            —
            <span class="brokenlink" title="file adc.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adcs.html unchanged">ADCS</span>
            —
            <span class="brokenlink" title="file adcs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sbc.html unchanged">SBC</span>
            —
            <span class="brokenlink" title="file sbc.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sbcs.html unchanged">SBCS</span>
            —
            <span class="brokenlink" title="file sbcs.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file adc.html unchanged">ADC</span>
            —
            <span class="brokenlink" title="file adc.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file adcs.html unchanged">ADCS</span>
            —
            <span class="brokenlink" title="file adcs.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file sbc.html unchanged">SBC</span>
            —
            <span class="brokenlink" title="file sbc.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file sbcs.html unchanged">SBCS</span>
            —
            <span class="brokenlink" title="file sbcs.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rmif"><a id="rmif"/><h3 class="iclass">Rotate right into flags</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">imm6</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">o2</td><td class="lr" colspan="4">mask</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rmif"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file rmif.html unchanged">RMIF</span></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-setf"><a id="setf"/><h3 class="iclass">Evaluate into flags</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6">opcode2</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">mask</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-setf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">sz</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">mask</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 000000</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file setf.html unchanged">SETF8, SETF16</span>
            —
            <span class="brokenlink" title="file setf.html unchanged">SETF8</span></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file setf.html unchanged">SETF8, SETF16</span>
            —
            <span class="brokenlink" title="file setf.html unchanged">SETF16</span></td><td>FEAT_FlagM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condcmp_reg"><a id="condcmp_reg"/><h3 class="iclass">Conditional compare (register)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condcmp_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmn_reg.html unchanged">CCMN (register)</span>
            —
            <span class="brokenlink" title="file ccmn_reg.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmp_reg.html unchanged">CCMP (register)</span>
            —
            <span class="brokenlink" title="file ccmp_reg.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmn_reg.html unchanged">CCMN (register)</span>
            —
            <span class="brokenlink" title="file ccmn_reg.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmp_reg.html unchanged">CCMP (register)</span>
            —
            <span class="brokenlink" title="file ccmp_reg.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condcmp_imm"><a id="condcmp_imm"/><h3 class="iclass">Conditional compare (immediate)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="4">cond</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condcmp_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmn_imm.html unchanged">CCMN (immediate)</span>
            —
            <span class="brokenlink" title="file ccmn_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmp_imm.html unchanged">CCMP (immediate)</span>
            —
            <span class="brokenlink" title="file ccmp_imm.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmn_imm.html unchanged">CCMN (immediate)</span>
            —
            <span class="brokenlink" title="file ccmn_imm.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file ccmp_imm.html unchanged">CCMP (immediate)</span>
            —
            <span class="brokenlink" title="file ccmp_imm.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-condsel"><a id="condsel"/><h3 class="iclass">Conditional select</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-condsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file csel.html unchanged">CSEL</span>
            —
            <span class="brokenlink" title="file csel.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file csinc.html unchanged">CSINC</span>
            —
            <span class="brokenlink" title="file csinc.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file csinv.html unchanged">CSINV</span>
            —
            <span class="brokenlink" title="file csinv.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file csneg.html unchanged">CSNEG</span>
            —
            <span class="brokenlink" title="file csneg.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file csel.html unchanged">CSEL</span>
            —
            <span class="brokenlink" title="file csel.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file csinc.html unchanged">CSINC</span>
            —
            <span class="brokenlink" title="file csinc.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file csinv.html unchanged">CSINV</span>
            —
            <span class="brokenlink" title="file csinv.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file csneg.html unchanged">CSNEG</span>
            —
            <span class="brokenlink" title="file csneg.html unchanged">64-bit</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dp_3src"><a id="dp_3src"/><h3 class="iclass">Data-processing (3 source)</h3><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op54</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op31</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dp_3src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op54</th><th class="bitfields" colspan="" rowspan="">op31</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">100</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00</td><td class="bitfield">111</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file madd.html unchanged">MADD</span>
            —
            <span class="brokenlink" title="file madd.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file msub.html unchanged">MSUB</span>
            —
            <span class="brokenlink" title="file msub.html unchanged">32-bit</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file madd.html unchanged">MADD</span>
            —
            <span class="brokenlink" title="file madd.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file msub.html unchanged">MSUB</span>
            —
            <span class="brokenlink" title="file msub.html unchanged">64-bit</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smaddl.html unchanged">SMADDL</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file smsubl.html unchanged">SMSUBL</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file smulh.html unchanged">SMULH</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umaddl.html unchanged">UMADDL</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file umsubl.html unchanged">UMSUBL</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file umulh.html unchanged">UMULH</span></td></tr></tbody></table></div></div><hr/><h2><a id="simd-dp"/>Data Processing -- Scalar Floating-Point and Advanced SIMD</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">op0</td><td class="lr" colspan="3">111</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="9">op3</td><td class="lr" colspan="10"/></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">Instruction details</th><th rowspan="2"><ins>Feature</ins><del>Architecture version</del></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            0000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0010
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#cryptoaes">Cryptographic AES</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx00
          </td><td class="iformname"><a href="#cryptosha3">Cryptographic three-register SHA</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#cryptosha2">Cryptographic two-register SHA</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0110
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname"><a href="#asisdone">Advanced SIMD scalar copy</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx00xxx1
          </td><td class="iformname"><a href="#asisdsamefp16">Advanced SIMD scalar three same FP16</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx01xxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdmiscfp16">Advanced SIMD scalar two-register miscellaneous FP16</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx1
          </td><td class="iformname"><a href="#asisdsame2">Advanced SIMD scalar three same extra</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdmisc">Advanced SIMD scalar two-register miscellaneous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asisdpair">Advanced SIMD scalar pairwise</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1xxxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            x1xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx00
          </td><td class="iformname"><a href="#asisddiff">Advanced SIMD scalar three different</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asisdsame">Advanced SIMD scalar three same</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asisdshf">Advanced SIMD scalar shift by immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname"><a href="#asisdelem">Advanced SIMD scalar x indexed element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx00
          </td><td class="iformname"><a href="#asimdtbl">Advanced SIMD table lookup</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxx10
          </td><td class="iformname"><a href="#asimdperm">Advanced SIMD permute</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0x10
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx0xxxx0
          </td><td class="iformname"><a href="#asimdext">Advanced SIMD extract</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname"><a href="#asimdins">Advanced SIMD copy</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield">
            xxx0xxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx00xxx1
          </td><td class="iformname"><a href="#asimdsamefp16">Advanced SIMD three same (FP16)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx01xxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdmiscfp16">Advanced SIMD two-register miscellaneous (FP16)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx0
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield">
            xxx1xxxx1
          </td><td class="iformname"><a href="#asimdsame2">Advanced SIMD three-register extension</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdmisc">Advanced SIMD two-register miscellaneous</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00xxxxx10
          </td><td class="iformname"><a href="#asimdall">Advanced SIMD across lanes</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1xxxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            x1xxxxx10
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx00
          </td><td class="iformname"><a href="#asimddiff">Advanced SIMD three different</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdsame">Advanced SIMD three same</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            0000
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdimm">Advanced SIMD modified immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            != 0000
          </td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname"><a href="#asimdshf">Advanced SIMD shift by immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx1
          </td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxxxxx0
          </td><td class="iformname"><a href="#asimdelem">Advanced SIMD vector x indexed element</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield">
            xxx10xxxx
          </td><td class="iformname"><a href="#crypto3_imm2">Cryptographic three-register, imm2</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            11xx
          </td><td class="bitfield">
            xxx1x00xx
          </td><td class="iformname"><a href="#cryptosha512_3">Cryptographic three-register SHA 512</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            00
          </td><td class="bitfield"></td><td class="bitfield">
            xxx0xxxxx
          </td><td class="iformname"><a href="#crypto4">Cryptographic four-register</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield"></td><td class="iformname"><span class="brokenlink" title="file xar_advsimd.html unchanged">XAR</span></td><td>FEAT_SHA3</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            1000
          </td><td class="bitfield">
            0001000xx
          </td><td class="iformname"><a href="#cryptosha512_2">Cryptographic two-register SHA 512</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            1xx0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#float2fix">Conversion between floating-point and fixed-point</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxx000000
          </td><td class="iformname"><a href="#float2int">Conversion between floating-point and integer</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxx10000
          </td><td class="iformname"><a href="#floatdp1">Floating-point data-processing (1 source)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxx1000
          </td><td class="iformname"><a href="#floatcmp">Floating-point compare</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxx100
          </td><td class="iformname"><a href="#floatimm">Floating-point immediate</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx01
          </td><td class="iformname"><a href="#floatccmp">Floating-point conditional compare</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx10
          </td><td class="iformname"><a href="#floatdp2">Floating-point data-processing (2 source)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            xxxxxxx11
          </td><td class="iformname"><a href="#floatsel">Floating-point conditional select</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#floatdp3">Floating-point data-processing (3 source)</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-cryptoaes"><a id="cryptoaes"/><h3 class="iclass">Cryptographic AES</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptoaes"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">000xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file aese_advsimd.html unchanged">AESE</span></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file aesd_advsimd.html unchanged">AESD</span></td><td>FEAT_AES</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00110</td><td class="iformname"><span class="goodlink"><a href="aesmc_advsimd.html">AESMC</a></span></td><td><ins>FEAT_AES</ins><del>-</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00111</td><td class="iformname"><span class="goodlink"><a href="aesimc_advsimd.html">AESIMC</a></span></td><td><ins>FEAT_AES</ins><del>-</del></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha3"><a id="cryptosha3"/><h3 class="iclass">Cryptographic three-register SHA</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file sha1c_advsimd.html unchanged">SHA1C</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file sha1p_advsimd.html unchanged">SHA1P</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file sha1m_advsimd.html unchanged">SHA1M</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file sha1su0_advsimd.html unchanged">SHA1SU0</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file sha256h_advsimd.html unchanged">SHA256H</span></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file sha256h2_advsimd.html unchanged">SHA256H2</span></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file sha256su1_advsimd.html unchanged">SHA256SU1</span></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha2"><a id="cryptosha2"/><h3 class="iclass">Cryptographic two-register SHA</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file sha1h_advsimd.html unchanged">SHA1H</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file sha1su1_advsimd.html unchanged">SHA1SU1</span></td><td>FEAT_SHA1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file sha256su0_advsimd.html unchanged">SHA256SU0</span></td><td>FEAT_SHA256</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdone"><a id="asisdone"/><h3 class="iclass">Advanced SIMD scalar copy</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdone"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">xxx1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">xx1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">x1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file dup_advsimd_elt.html unchanged">DUP (element)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsamefp16"><a id="asisdsamefp16"/><h3 class="iclass">Advanced SIMD scalar three same FP16</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdmiscfp16"><a id="asisdmiscfp16"/><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous FP16</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtns_advsimd.html unchanged">FCVTNS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtms_advsimd.html unchanged">FCVTMS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_advsimd.html unchanged">FCVTAS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file scvtf_advsimd_int.html unchanged">SCVTF (vector, integer)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtps_advsimd.html unchanged">FCVTPS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_advsimd_int.html unchanged">FCVTZS (vector, integer)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frecpx_advsimd.html unchanged">FRECPX</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_advsimd.html unchanged">FCVTNU (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_advsimd.html unchanged">FCVTMU (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcvtau_advsimd.html unchanged">FCVTAU (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file ucvtf_advsimd_int.html unchanged">UCVTF (vector, integer)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_advsimd.html unchanged">FCVTPU (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_advsimd_int.html unchanged">FCVTZU (vector, integer)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsame2"><a id="asisdsame2"/><h3 class="iclass">Advanced SIMD scalar three same extra</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_advsimd_vec.html unchanged">SQRDMLAH (vector)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_advsimd_vec.html unchanged">SQRDMLSH (vector)</span></td><td>FEAT_RDM</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdmisc"><a id="asisdmisc"/><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0010x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file suqadd_advsimd.html unchanged">SUQADD</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file sqabs_advsimd.html unchanged">SQABS</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file cmgt_advsimd_zero.html unchanged">CMGT (zero)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file cmeq_advsimd_zero.html unchanged">CMEQ (zero)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file cmlt_advsimd.html unchanged">CMLT (zero)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file abs_advsimd.html unchanged">ABS</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file sqxtn_advsimd.html unchanged">SQXTN, SQXTN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtns_advsimd.html unchanged">FCVTNS (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtms_advsimd.html unchanged">FCVTMS (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_advsimd.html unchanged">FCVTAS (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file scvtf_advsimd_int.html unchanged">SCVTF (vector, integer)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtps_advsimd.html unchanged">FCVTPS (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_advsimd_int.html unchanged">FCVTZS (vector, integer)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frecpx_advsimd.html unchanged">FRECPX</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file usqadd_advsimd.html unchanged">USQADD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file sqneg_advsimd.html unchanged">SQNEG</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file cmge_advsimd_zero.html unchanged">CMGE (zero)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file cmle_advsimd.html unchanged">CMLE (zero)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file neg_advsimd.html unchanged">NEG (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file sqxtun_advsimd.html unchanged">SQXTUN, SQXTUN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file uqxtn_advsimd.html unchanged">UQXTN, UQXTN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file fcvtxn_advsimd.html unchanged">FCVTXN, FCVTXN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_advsimd.html unchanged">FCVTNU (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_advsimd.html unchanged">FCVTMU (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcvtau_advsimd.html unchanged">FCVTAU (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file ucvtf_advsimd_int.html unchanged">UCVTF (vector, integer)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_advsimd.html unchanged">FCVTPU (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_advsimd_int.html unchanged">FCVTZU (vector, integer)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdpair"><a id="asisdpair"/><h3 class="iclass">Advanced SIMD scalar pairwise</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdpair"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file addp_advsimd_pair.html unchanged">ADDP (scalar)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">FMAXNMP (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">FADDP (scalar)</span>
            —
            <span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">FMAXP (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">FMINNMP (scalar)</span>
            —
            <span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">FMINP (scalar)</span>
            —
            <span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">FMAXNMP (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxnmp_advsimd_pair.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">FADDP (scalar)</span>
            —
            <span class="brokenlink" title="file faddp_advsimd_pair.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">FMAXP (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxp_advsimd_pair.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">FMINNMP (scalar)</span>
            —
            <span class="brokenlink" title="file fminnmp_advsimd_pair.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">FMINP (scalar)</span>
            —
            <span class="brokenlink" title="file fminp_advsimd_pair.html unchanged">single-precision and double-precision</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisddiff"><a id="asisddiff"/><h3 class="iclass">Advanced SIMD scalar three different</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file sqdmlal_advsimd_vec.html unchanged">SQDMLAL, SQDMLAL2 (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file sqdmlsl_advsimd_vec.html unchanged">SQDMLSL, SQDMLSL2 (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqdmull_advsimd_vec.html unchanged">SQDMULL, SQDMULL2 (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdsame"><a id="asisdsame"/><h3 class="iclass">Advanced SIMD scalar three same</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file sqadd_advsimd.html unchanged">SQADD</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file sqsub_advsimd.html unchanged">SQSUB</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file cmgt_advsimd_reg.html unchanged">CMGT (register)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file cmge_advsimd_reg.html unchanged">CMGE (register)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file sshl_advsimd.html unchanged">SSHL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file sqshl_advsimd_reg.html unchanged">SQSHL (register)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file srshl_advsimd.html unchanged">SRSHL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file sqrshl_advsimd.html unchanged">SQRSHL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file add_advsimd.html unchanged">ADD (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file cmtst_advsimd.html unchanged">CMTST</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_advsimd_vec.html unchanged">SQDMULH (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file uqadd_advsimd.html unchanged">UQADD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file uqsub_advsimd.html unchanged">UQSUB</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file cmhi_advsimd.html unchanged">CMHI (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file cmhs_advsimd.html unchanged">CMHS (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file ushl_advsimd.html unchanged">USHL</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file uqshl_advsimd_reg.html unchanged">UQSHL (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file urshl_advsimd.html unchanged">URSHL</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file uqrshl_advsimd.html unchanged">UQRSHL</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file sub_advsimd.html unchanged">SUB (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file cmeq_advsimd_reg.html unchanged">CMEQ (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_advsimd_vec.html unchanged">SQRDMULH (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdshf"><a id="asisdshf"/><h3 class="iclass">Advanced SIMD scalar shift by immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">immh</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">immh</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">01001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">101xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">!= 0000</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file sshr_advsimd.html unchanged">SSHR</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file ssra_advsimd.html unchanged">SSRA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file srshr_advsimd.html unchanged">SRSHR</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file srsra_advsimd.html unchanged">SRSRA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file shl_advsimd.html unchanged">SHL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file sqshl_advsimd_imm.html unchanged">SQSHL (immediate)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file sqshrn_advsimd.html unchanged">SQSHRN, SQSHRN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file sqrshrn_advsimd.html unchanged">SQRSHRN, SQRSHRN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file scvtf_advsimd_fix.html unchanged">SCVTF (vector, fixed-point)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_advsimd_fix.html unchanged">FCVTZS (vector, fixed-point)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file ushr_advsimd.html unchanged">USHR</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file usra_advsimd.html unchanged">USRA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file urshr_advsimd.html unchanged">URSHR</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file ursra_advsimd.html unchanged">URSRA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file sri_advsimd.html unchanged">SRI</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file sli_advsimd.html unchanged">SLI</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file sqshlu_advsimd.html unchanged">SQSHLU</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file uqshl_advsimd_imm.html unchanged">UQSHL (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file sqshrun_advsimd.html unchanged">SQSHRUN, SQSHRUN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file sqrshrun_advsimd.html unchanged">SQRSHRUN, SQRSHRUN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file uqshrn_advsimd.html unchanged">UQSHRN, UQSHRN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file uqrshrn_advsimd.html unchanged">UQRSHRN, UQRSHRN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file ucvtf_advsimd_fix.html unchanged">UCVTF (vector, fixed-point)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_advsimd_fix.html unchanged">FCVTZU (vector, fixed-point)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asisdelem"><a id="asisdelem"/><h3 class="iclass">Advanced SIMD scalar x indexed element</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asisdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file sqdmlal_advsimd_elt.html unchanged">SQDMLAL, SQDMLAL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file sqdmlsl_advsimd_elt.html unchanged">SQDMLSL, SQDMLSL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file sqdmull_advsimd_elt.html unchanged">SQDMULL, SQDMULL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_advsimd_elt.html unchanged">SQDMULH (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_advsimd_elt.html unchanged">SQRDMULH (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>
            —
            <span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>
            —
            <span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>
            —
            <span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>
            —
            <span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>
            —
            <span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>
            —
            <span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_advsimd_elt.html unchanged">SQRDMLAH (by element)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_advsimd_elt.html unchanged">SQRDMLSH (by element)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>
            —
            <span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>
            —
            <span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">single-precision and double-precision</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdtbl"><a id="asimdtbl"/><h3 class="iclass">Advanced SIMD table lookup</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">len</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdtbl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">len</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>
            —
            <span class="brokenlink" title="file tbl_advsimd.html unchanged">single register table</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>
            —
            <span class="brokenlink" title="file tbx_advsimd.html unchanged">single register table</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>
            —
            <span class="brokenlink" title="file tbl_advsimd.html unchanged">two register table</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>
            —
            <span class="brokenlink" title="file tbx_advsimd.html unchanged">two register table</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>
            —
            <span class="brokenlink" title="file tbl_advsimd.html unchanged">three register table</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>
            —
            <span class="brokenlink" title="file tbx_advsimd.html unchanged">three register table</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file tbl_advsimd.html unchanged">TBL</span>
            —
            <span class="brokenlink" title="file tbl_advsimd.html unchanged">four register table</span></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file tbx_advsimd.html unchanged">TBX</span>
            —
            <span class="brokenlink" title="file tbx_advsimd.html unchanged">four register table</span></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdperm"><a id="asimdperm"/><h3 class="iclass">Advanced SIMD permute</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdperm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file uzp1_advsimd.html unchanged">UZP1</span></td></tr><tr><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file trn1_advsimd.html unchanged">TRN1</span></td></tr><tr><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file zip1_advsimd.html unchanged">ZIP1</span></td></tr><tr><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file uzp2_advsimd.html unchanged">UZP2</span></td></tr><tr><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file trn2_advsimd.html unchanged">TRN2</span></td></tr><tr><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file zip2_advsimd.html unchanged">ZIP2</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdext"><a id="asimdext"/><h3 class="iclass">Advanced SIMD extract</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="ext_advsimd.html">EXT</a></span></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdins"><a id="asimdins"/><h3 class="iclass">Advanced SIMD copy</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm5</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0000</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file dup_advsimd_elt.html unchanged">DUP (element)</span></td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file dup_advsimd_gen.html unchanged">DUP (general)</span></td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file smov_advsimd.html unchanged">SMOV</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file umov_advsimd.html unchanged">UMOV</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ins_advsimd_gen.html unchanged">INS (general)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file smov_advsimd.html unchanged">SMOV</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x1000</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file umov_advsimd.html unchanged">UMOV</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ins_advsimd_elt.html unchanged">INS (element)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsamefp16"><a id="asimdsamefp16"/><h3 class="iclass">Advanced SIMD three same (FP16)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_advsimd.html unchanged">FMAXNM (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_vec.html unchanged">FMLA (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fadd_advsimd.html unchanged">FADD (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmax_advsimd.html unchanged">FMAX (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fminnm_advsimd.html unchanged">FMINNM (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_vec.html unchanged">FMLS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fsub_advsimd.html unchanged">FSUB (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmin_advsimd.html unchanged">FMIN (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_advsimd_vec.html unchanged">FMAXNMP (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file faddp_advsimd_vec.html unchanged">FADDP (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_vec.html unchanged">FMUL (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmaxp_advsimd_vec.html unchanged">FMAXP (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fdiv_advsimd.html unchanged">FDIV (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fminnmp_advsimd_vec.html unchanged">FMINNMP (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fminp_advsimd_vec.html unchanged">FMINP (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdmiscfp16"><a id="asimdmiscfp16"/><h3 class="iclass">Advanced SIMD two-register miscellaneous (FP16)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frintn_advsimd.html unchanged">FRINTN (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintm_advsimd.html unchanged">FRINTM (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtns_advsimd.html unchanged">FCVTNS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtms_advsimd.html unchanged">FCVTMS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_advsimd.html unchanged">FCVTAS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file scvtf_advsimd_int.html unchanged">SCVTF (vector, integer)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fabs_advsimd.html unchanged">FABS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frintp_advsimd.html unchanged">FRINTP (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintz_advsimd.html unchanged">FRINTZ (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtps_advsimd.html unchanged">FCVTPS (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_advsimd_int.html unchanged">FCVTZS (vector, integer)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frinta_advsimd.html unchanged">FRINTA (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintx_advsimd.html unchanged">FRINTX (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_advsimd.html unchanged">FCVTNU (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_advsimd.html unchanged">FCVTMU (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcvtau_advsimd.html unchanged">FCVTAU (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file ucvtf_advsimd_int.html unchanged">UCVTF (vector, integer)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fneg_advsimd.html unchanged">FNEG (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frinti_advsimd.html unchanged">FRINTI (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_advsimd.html unchanged">FCVTPU (vector)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_advsimd_int.html unchanged">FCVTZU (vector, integer)</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fsqrt_advsimd.html unchanged">FSQRT (vector)</span></td><td>FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsame2"><a id="asimdsame2"/><h3 class="iclass">Advanced SIMD three-register extension</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file sdot_advsimd_vec.html unchanged">SDOT (vector)</span></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file usdot_advsimd_vec.html unchanged">USDOT (vector)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_advsimd_vec.html unchanged">SQRDMLAH (vector)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_advsimd_vec.html unchanged">SQRDMLSH (vector)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file udot_advsimd_vec.html unchanged">UDOT (vector)</span></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10xx</td><td class="iformname"><span class="brokenlink" title="file fcmla_advsimd_vec.html unchanged">FCMLA</span></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11x0</td><td class="iformname"><span class="brokenlink" title="file fcadd_advsimd_vec.html unchanged">FCADD</span></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><span class="goodlink"><a href="bfdot_advsimd_vec.html">BFDOT (vector)</a></span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file bfmlal_advsimd_vec.html unchanged">BFMLALB, BFMLALT (vector)</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file smmla_advsimd_vec.html unchanged">SMMLA (vector)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file usmmla_advsimd_vec.html unchanged">USMMLA (vector)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1101</td><td class="iformname"><span class="goodlink"><a href="bfmmla_advsimd.html">BFMMLA</a></span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file ummla_advsimd_vec.html unchanged">UMMLA (vector)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdmisc"><a id="asimdmisc"/><h3 class="iclass">Advanced SIMD two-register miscellaneous</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">11</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="rev64_advsimd.html">REV64</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="goodlink"><a href="rev16_advsimd.html">REV16 (vector)</a></span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file saddlp_advsimd.html unchanged">SADDLP</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file suqadd_advsimd.html unchanged">SUQADD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file cls_advsimd.html unchanged">CLS (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file cnt_advsimd.html unchanged">CNT</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file sadalp_advsimd.html unchanged">SADALP</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file sqabs_advsimd.html unchanged">SQABS</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file cmgt_advsimd_zero.html unchanged">CMGT (zero)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file cmeq_advsimd_zero.html unchanged">CMEQ (zero)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file cmlt_advsimd.html unchanged">CMLT (zero)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file abs_advsimd.html unchanged">ABS</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file xtn_advsimd.html unchanged">XTN, XTN2</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file sqxtn_advsimd.html unchanged">SQXTN, SQXTN2</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file fcvtn_advsimd.html unchanged">FCVTN, FCVTN2</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname"><span class="brokenlink" title="file fcvtl_advsimd.html unchanged">FCVTL, FCVTL2</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frintn_advsimd.html unchanged">FRINTN (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintm_advsimd.html unchanged">FRINTM (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtns_advsimd.html unchanged">FCVTNS (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtms_advsimd.html unchanged">FCVTMS (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_advsimd.html unchanged">FCVTAS (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file scvtf_advsimd_int.html unchanged">SCVTF (vector, integer)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file frint32z_advsimd.html unchanged">FRINT32Z (vector)</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frint64z_advsimd.html unchanged">FRINT64Z (vector)</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_zero.html unchanged">FCMGT (zero)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_zero.html unchanged">FCMEQ (zero)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file fcmlt_advsimd.html unchanged">FCMLT (zero)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fabs_advsimd.html unchanged">FABS (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frintp_advsimd.html unchanged">FRINTP (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintz_advsimd.html unchanged">FRINTZ (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtps_advsimd.html unchanged">FCVTPS (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_advsimd_int.html unchanged">FCVTZS (vector, integer)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file urecpe_advsimd.html unchanged">URECPE</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frecpe_advsimd.html unchanged">FRECPE</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file bfcvtn_advsimd.html unchanged">BFCVTN, BFCVTN2</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="goodlink"><a href="rev32_advsimd.html">REV32 (vector)</a></span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file uaddlp_advsimd.html unchanged">UADDLP</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file usqadd_advsimd.html unchanged">USQADD</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file clz_advsimd.html unchanged">CLZ (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file uadalp_advsimd.html unchanged">UADALP</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file sqneg_advsimd.html unchanged">SQNEG</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file cmge_advsimd_zero.html unchanged">CMGE (zero)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file cmle_advsimd.html unchanged">CMLE (zero)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file neg_advsimd.html unchanged">NEG (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file sqxtun_advsimd.html unchanged">SQXTUN, SQXTUN2</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file shll_advsimd.html unchanged">SHLL, SHLL2</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file uqxtn_advsimd.html unchanged">UQXTN, UQXTN2</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file fcvtxn_advsimd.html unchanged">FCVTXN, FCVTXN2</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file frinta_advsimd.html unchanged">FRINTA (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frintx_advsimd.html unchanged">FRINTX (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_advsimd.html unchanged">FCVTNU (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_advsimd.html unchanged">FCVTMU (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcvtau_advsimd.html unchanged">FCVTAU (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file ucvtf_advsimd_int.html unchanged">UCVTF (vector, integer)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file frint32x_advsimd.html unchanged">FRINT32X (vector)</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frint64x_advsimd.html unchanged">FRINT64X (vector)</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file not_advsimd.html unchanged">NOT</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file rbit_advsimd.html unchanged">RBIT (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_zero.html unchanged">FCMGE (zero)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file fcmle_advsimd.html unchanged">FCMLE (zero)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fneg_advsimd.html unchanged">FNEG (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file frinti_advsimd.html unchanged">FRINTI (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_advsimd.html unchanged">FCVTPU (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_advsimd_int.html unchanged">FCVTZU (vector, integer)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file ursqrte_advsimd.html unchanged">URSQRTE</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file frsqrte_advsimd.html unchanged">FRSQRTE</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fsqrt_advsimd.html unchanged">FSQRT (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdall"><a id="asimdall"/><h3 class="iclass">Advanced SIMD across lanes</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file saddlv_advsimd.html unchanged">SADDLV</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file smaxv_advsimd.html unchanged">SMAXV</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file sminv_advsimd.html unchanged">SMINV</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file addv_advsimd.html unchanged">ADDV</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">FMAXNMV</span>
            —
            <span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fmaxv_advsimd.html unchanged">FMAXV</span>
            —
            <span class="brokenlink" title="file fmaxv_advsimd.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fminnmv_advsimd.html unchanged">FMINNMV</span>
            —
            <span class="brokenlink" title="file fminnmv_advsimd.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fminv_advsimd.html unchanged">FMINV</span>
            —
            <span class="brokenlink" title="file fminv_advsimd.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file uaddlv_advsimd.html unchanged">UADDLV</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file umaxv_advsimd.html unchanged">UMAXV</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file uminv_advsimd.html unchanged">UMINV</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">FMAXNMV</span>
            —
            <span class="brokenlink" title="file fmaxnmv_advsimd.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fmaxv_advsimd.html unchanged">FMAXV</span>
            —
            <span class="brokenlink" title="file fmaxv_advsimd.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file fminnmv_advsimd.html unchanged">FMINNMV</span>
            —
            <span class="brokenlink" title="file fminnmv_advsimd.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file fminv_advsimd.html unchanged">FMINV</span>
            —
            <span class="brokenlink" title="file fminv_advsimd.html unchanged">single-precision and double-precision</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimddiff"><a id="asimddiff"/><h3 class="iclass">Advanced SIMD three different</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file saddl_advsimd.html unchanged">SADDL, SADDL2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file saddw_advsimd.html unchanged">SADDW, SADDW2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file ssubl_advsimd.html unchanged">SSUBL, SSUBL2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file ssubw_advsimd.html unchanged">SSUBW, SSUBW2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file addhn_advsimd.html unchanged">ADDHN, ADDHN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file sabal_advsimd.html unchanged">SABAL, SABAL2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file subhn_advsimd.html unchanged">SUBHN, SUBHN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><span class="goodlink"><a href="sabdl_advsimd.html">SABDL, SABDL2</a></span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file smlal_advsimd_vec.html unchanged">SMLAL, SMLAL2 (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file sqdmlal_advsimd_vec.html unchanged">SQDMLAL, SQDMLAL2 (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file smlsl_advsimd_vec.html unchanged">SMLSL, SMLSL2 (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file sqdmlsl_advsimd_vec.html unchanged">SQDMLSL, SQDMLSL2 (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file smull_advsimd_vec.html unchanged">SMULL, SMULL2 (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqdmull_advsimd_vec.html unchanged">SQDMULL, SQDMULL2 (vector)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file pmull_advsimd.html unchanged">PMULL, PMULL2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file uaddl_advsimd.html unchanged">UADDL, UADDL2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file uaddw_advsimd.html unchanged">UADDW, UADDW2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file usubl_advsimd.html unchanged">USUBL, USUBL2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file usubw_advsimd.html unchanged">USUBW, USUBW2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file raddhn_advsimd.html unchanged">RADDHN, RADDHN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file uabal_advsimd.html unchanged">UABAL, UABAL2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file rsubhn_advsimd.html unchanged">RSUBHN, RSUBHN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file uabdl_advsimd.html unchanged">UABDL, UABDL2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file umlal_advsimd_vec.html unchanged">UMLAL, UMLAL2 (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file umlsl_advsimd_vec.html unchanged">UMLSL, UMLSL2 (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file umull_advsimd_vec.html unchanged">UMULL, UMULL2 (vector)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdsame"><a id="asimdsame"/><h3 class="iclass">Advanced SIMD three same</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file shadd_advsimd.html unchanged">SHADD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file sqadd_advsimd.html unchanged">SQADD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file srhadd_advsimd.html unchanged">SRHADD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file shsub_advsimd.html unchanged">SHSUB</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file sqsub_advsimd.html unchanged">SQSUB</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file cmgt_advsimd_reg.html unchanged">CMGT (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file cmge_advsimd_reg.html unchanged">CMGE (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file sshl_advsimd.html unchanged">SSHL</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file sqshl_advsimd_reg.html unchanged">SQSHL (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file srshl_advsimd.html unchanged">SRSHL</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file sqrshl_advsimd.html unchanged">SQRSHL</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file smax_advsimd.html unchanged">SMAX</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file smin_advsimd.html unchanged">SMIN</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file sabd_advsimd.html unchanged">SABD</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file saba_advsimd.html unchanged">SABA</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file add_advsimd.html unchanged">ADD (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file cmtst_advsimd.html unchanged">CMTST</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file mla_advsimd_vec.html unchanged">MLA (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file mul_advsimd_vec.html unchanged">MUL (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file smaxp_advsimd.html unchanged">SMAXP</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname"><span class="brokenlink" title="file sminp_advsimd.html unchanged">SMINP</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_advsimd_vec.html unchanged">SQDMULH (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname"><span class="brokenlink" title="file addp_advsimd_vec.html unchanged">ADDP (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_advsimd.html unchanged">FMAXNM (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_vec.html unchanged">FMLA (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fadd_advsimd.html unchanged">FADD (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_vec.html unchanged">FMULX</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmeq_advsimd_reg.html unchanged">FCMEQ (register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file fmax_advsimd.html unchanged">FMAX (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frecps_advsimd.html unchanged">FRECPS</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file and_advsimd.html unchanged">AND (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL, FMLAL2 (vector)</span>
            —
            <span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file bic_advsimd_reg.html unchanged">BIC (vector, register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fminnm_advsimd.html unchanged">FMINNM (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_vec.html unchanged">FMLS (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fsub_advsimd.html unchanged">FSUB (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file fmin_advsimd.html unchanged">FMIN (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file frsqrts_advsimd.html unchanged">FRSQRTS</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file orr_advsimd_reg.html unchanged">ORR (vector, register)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL, FMLSL2 (vector)</span>
            —
            <span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file orn_advsimd.html unchanged">ORN (vector)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file uhadd_advsimd.html unchanged">UHADD</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname"><span class="brokenlink" title="file uqadd_advsimd.html unchanged">UQADD</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file urhadd_advsimd.html unchanged">URHADD</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file uhsub_advsimd.html unchanged">UHSUB</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname"><span class="brokenlink" title="file uqsub_advsimd.html unchanged">UQSUB</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file cmhi_advsimd.html unchanged">CMHI (register)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname"><span class="brokenlink" title="file cmhs_advsimd.html unchanged">CMHS (register)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file ushl_advsimd.html unchanged">USHL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname"><span class="brokenlink" title="file uqshl_advsimd_reg.html unchanged">UQSHL (register)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file urshl_advsimd.html unchanged">URSHL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname"><span class="brokenlink" title="file uqrshl_advsimd.html unchanged">UQRSHL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file umax_advsimd.html unchanged">UMAX</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname"><span class="brokenlink" title="file umin_advsimd.html unchanged">UMIN</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file uabd_advsimd.html unchanged">UABD</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname"><span class="brokenlink" title="file uaba_advsimd.html unchanged">UABA</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file sub_advsimd.html unchanged">SUB (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file cmeq_advsimd_reg.html unchanged">CMEQ (register)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file mls_advsimd_vec.html unchanged">MLS (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file pmul_advsimd.html unchanged">PMUL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file umaxp_advsimd.html unchanged">UMAXP</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname"><span class="brokenlink" title="file uminp_advsimd.html unchanged">UMINP</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10110</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_advsimd_vec.html unchanged">SQRDMULH (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fmaxnmp_advsimd_vec.html unchanged">FMAXNMP (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file faddp_advsimd_vec.html unchanged">FADDP (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_vec.html unchanged">FMUL (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmge_advsimd_reg.html unchanged">FCMGE (register)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file facge_advsimd.html unchanged">FACGE</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file fmaxp_advsimd_vec.html unchanged">FMAXP (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fdiv_advsimd.html unchanged">FDIV (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file eor_advsimd.html unchanged">EOR (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL, FMLAL2 (vector)</span>
            —
            <span class="brokenlink" title="file fmlal_advsimd_vec.html unchanged">FMLAL2</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file bsl_advsimd.html unchanged">BSL</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fminnmp_advsimd_vec.html unchanged">FMINNMP (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><span class="brokenlink" title="file fabd_advsimd.html unchanged">FABD</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file fcmgt_advsimd_reg.html unchanged">FCMGT (register)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><span class="brokenlink" title="file facgt_advsimd.html unchanged">FACGT</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><span class="brokenlink" title="file fminp_advsimd_vec.html unchanged">FMINP (vector)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file bit_advsimd.html unchanged">BIT</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11001</td><td class="iformname"><span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL, FMLSL2 (vector)</span>
            —
            <span class="brokenlink" title="file fmlsl_advsimd_vec.html unchanged">FMLSL2</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><span class="brokenlink" title="file bif_advsimd.html unchanged">BIF</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdimm"><a id="asimdimm"/><h3 class="iclass">Advanced SIMD modified immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="lr" colspan="4">cmode</td><td class="lr">o2</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xxx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">32-bit shifted immediate</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_advsimd_imm.html unchanged">ORR (vector, immediate)</span>
            —
            <span class="brokenlink" title="file orr_advsimd_imm.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10xx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">16-bit shifted immediate</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file orr_advsimd_imm.html unchanged">ORR (vector, immediate)</span>
            —
            <span class="brokenlink" title="file orr_advsimd_imm.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">32-bit shifting ones</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">8-bit</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmov_advsimd.html unchanged">FMOV (vector, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_advsimd.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmov_advsimd.html unchanged">FMOV (vector, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_advsimd.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mvni_advsimd.html unchanged">MVNI</span>
            —
            <span class="brokenlink" title="file mvni_advsimd.html unchanged">32-bit shifted immediate</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bic_advsimd_imm.html unchanged">BIC (vector, immediate)</span>
            —
            <span class="brokenlink" title="file bic_advsimd_imm.html unchanged">32-bit</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mvni_advsimd.html unchanged">MVNI</span>
            —
            <span class="brokenlink" title="file mvni_advsimd.html unchanged">16-bit shifted immediate</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file bic_advsimd_imm.html unchanged">BIC (vector, immediate)</span>
            —
            <span class="brokenlink" title="file bic_advsimd_imm.html unchanged">16-bit</span></td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file mvni_advsimd.html unchanged">MVNI</span>
            —
            <span class="brokenlink" title="file mvni_advsimd.html unchanged">32-bit shifting ones</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">64-bit scalar</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file movi_advsimd.html unchanged">MOVI</span>
            —
            <span class="brokenlink" title="file movi_advsimd.html unchanged">64-bit vector</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmov_advsimd.html unchanged">FMOV (vector, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_advsimd.html unchanged">double-precision</span></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdshf"><a id="asimdshf"/><h3 class="iclass">Advanced SIMD shift by immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">!= 0000</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="6"/><td class="droppedname" colspan="4">immh</td><td colspan="3"/><td colspan="5"/><td/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        immh != 0000 &amp;&amp; immh != 0000 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">1011x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"/><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file sshr_advsimd.html unchanged">SSHR</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file ssra_advsimd.html unchanged">SSRA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file srshr_advsimd.html unchanged">SRSHR</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file srsra_advsimd.html unchanged">SRSRA</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file shl_advsimd.html unchanged">SHL</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file sqshl_advsimd_imm.html unchanged">SQSHL (immediate)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file shrn_advsimd.html unchanged">SHRN, SHRN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file rshrn_advsimd.html unchanged">RSHRN, RSHRN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file sqshrn_advsimd.html unchanged">SQSHRN, SQSHRN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file sqrshrn_advsimd.html unchanged">SQRSHRN, SQRSHRN2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file sshll_advsimd.html unchanged">SSHLL, SSHLL2</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file scvtf_advsimd_fix.html unchanged">SCVTF (vector, fixed-point)</span></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_advsimd_fix.html unchanged">FCVTZS (vector, fixed-point)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file ushr_advsimd.html unchanged">USHR</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00010</td><td class="iformname"><span class="brokenlink" title="file usra_advsimd.html unchanged">USRA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00100</td><td class="iformname"><span class="brokenlink" title="file urshr_advsimd.html unchanged">URSHR</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00110</td><td class="iformname"><span class="brokenlink" title="file ursra_advsimd.html unchanged">URSRA</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file sri_advsimd.html unchanged">SRI</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01010</td><td class="iformname"><span class="brokenlink" title="file sli_advsimd.html unchanged">SLI</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><span class="brokenlink" title="file sqshlu_advsimd.html unchanged">SQSHLU</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><span class="brokenlink" title="file uqshl_advsimd_imm.html unchanged">UQSHL (immediate)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file sqshrun_advsimd.html unchanged">SQSHRUN, SQSHRUN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10001</td><td class="iformname"><span class="brokenlink" title="file sqrshrun_advsimd.html unchanged">SQRSHRUN, SQRSHRUN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10010</td><td class="iformname"><span class="brokenlink" title="file uqshrn_advsimd.html unchanged">UQSHRN, UQSHRN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10011</td><td class="iformname"><span class="brokenlink" title="file uqrshrn_advsimd.html unchanged">UQRSHRN, UQRSHRN2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10100</td><td class="iformname"><span class="brokenlink" title="file ushll_advsimd.html unchanged">USHLL, USHLL2</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname"><span class="brokenlink" title="file ucvtf_advsimd_fix.html unchanged">UCVTF (vector, fixed-point)</span></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_advsimd_fix.html unchanged">FCVTZU (vector, fixed-point)</span></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimdelem"><a id="asimdelem"/><h3 class="iclass">Advanced SIMD vector x indexed element</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file smlal_advsimd_elt.html unchanged">SMLAL, SMLAL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file sqdmlal_advsimd_elt.html unchanged">SQDMLAL, SQDMLAL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file smlsl_advsimd_elt.html unchanged">SMLSL, SMLSL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file sqdmlsl_advsimd_elt.html unchanged">SQDMLSL, SQDMLSL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file mul_advsimd_elt.html unchanged">MUL (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file smull_advsimd_elt.html unchanged">SMULL, SMULL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname"><span class="brokenlink" title="file sqdmull_advsimd_elt.html unchanged">SQDMULL, SQDMULL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file sqdmulh_advsimd_elt.html unchanged">SQDMULH (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqrdmulh_advsimd_elt.html unchanged">SQRDMULH (by element)</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file sdot_advsimd_elt.html unchanged">SDOT (by element)</span></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>
            —
            <span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>
            —
            <span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>
            —
            <span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sudot_advsimd_elt.html unchanged">SUDOT (by element)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname"><span class="goodlink"><a href="bfdot_advsimd_elt.html">BFDOT (by element)</a></span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">FMLA (by element)</span>
            —
            <span class="brokenlink" title="file fmla_advsimd_elt.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">FMLS (by element)</span>
            —
            <span class="brokenlink" title="file fmls_advsimd_elt.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">FMUL (by element)</span>
            —
            <span class="brokenlink" title="file fmul_advsimd_elt.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL, FMLAL2 (by element)</span>
            —
            <span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL, FMLSL2 (by element)</span>
            —
            <span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file usdot_advsimd_elt.html unchanged">USDOT (by element)</span></td><td>FEAT_I8MM</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file bfmlal_advsimd_elt.html unchanged">BFMLALB, BFMLALT (by element)</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file mla_advsimd_elt.html unchanged">MLA (by element)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file umlal_advsimd_elt.html unchanged">UMLAL, UMLAL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file mls_advsimd_elt.html unchanged">MLS (by element)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file umlsl_advsimd_elt.html unchanged">UMLSL, UMLSL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1010</td><td class="iformname"><span class="brokenlink" title="file umull_advsimd_elt.html unchanged">UMULL, UMULL2 (by element)</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1101</td><td class="iformname"><span class="brokenlink" title="file sqrdmlah_advsimd_elt.html unchanged">SQRDMLAH (by element)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1110</td><td class="iformname"><span class="brokenlink" title="file udot_advsimd_elt.html unchanged">UDOT (by element)</span></td><td>FEAT_DotProd</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield">1111</td><td class="iformname"><span class="brokenlink" title="file sqrdmlsh_advsimd_elt.html unchanged">SQRDMLSH (by element)</span></td><td>FEAT_RDM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>
            —
            <span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0xx1</td><td class="iformname"><span class="brokenlink" title="file fcmla_advsimd_elt.html unchanged">FCMLA (by element)</span></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">FMULX (by element)</span>
            —
            <span class="brokenlink" title="file fmulx_advsimd_elt.html unchanged">single-precision and double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0xx1</td><td class="iformname"><span class="brokenlink" title="file fcmla_advsimd_elt.html unchanged">FCMLA (by element)</span></td><td>FEAT_FCMA</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL, FMLAL2 (by element)</span>
            —
            <span class="brokenlink" title="file fmlal_advsimd_elt.html unchanged">FMLAL2</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="iformname"><span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL, FMLSL2 (by element)</span>
            —
            <span class="brokenlink" title="file fmlsl_advsimd_elt.html unchanged">FMLSL2</span></td><td>FEAT_FHM</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-crypto3_imm2"><a id="crypto3_imm2"/><h3 class="iclass">Cryptographic three-register, imm2</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-crypto3_imm2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sm3tt1a_advsimd.html unchanged">SM3TT1A</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sm3tt1b_advsimd.html unchanged">SM3TT1B</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sm3tt2a_advsimd.html unchanged">SM3TT2A</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file sm3tt2b_advsimd.html unchanged">SM3TT2B</span></td><td>FEAT_SM3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha512_3"><a id="cryptosha512_3"/><h3 class="iclass">Cryptographic three-register SHA 512</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">O</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha512_3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">O</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sha512h_advsimd.html unchanged">SHA512H</span></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="goodlink"><a href="sha512h2_advsimd.html">SHA512H2</a></span></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sha512su1_advsimd.html unchanged">SHA512SU1</span></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file rax1_advsimd.html unchanged">RAX1</span></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><span class="goodlink"><a href="sm3partw1_advsimd.html">SM3PARTW1</a></span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sm3partw2_advsimd.html unchanged">SM3PARTW2</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sm4ekey_advsimd.html unchanged">SM4EKEY</span></td><td>FEAT_SM4</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-crypto4"><a id="crypto4"/><h3 class="iclass">Cryptographic four-register</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">Op0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-crypto4"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">Op0</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file eor3_advsimd.html unchanged">EOR3</span></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file bcax_advsimd.html unchanged">BCAX</span></td><td>FEAT_SHA3</td></tr><tr><td class="bitfield">10</td><td class="iformname"><span class="brokenlink" title="file sm3ss1_advsimd.html unchanged">SM3SS1</span></td><td>FEAT_SM3</td></tr><tr><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cryptosha512_2"><a id="cryptosha512_2"/><h3 class="iclass">Cryptographic two-register SHA 512</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cryptosha512_2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file sha512su0_advsimd.html unchanged">SHA512SU0</span></td><td>FEAT_SHA512</td></tr><tr><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file sm4e_advsimd.html unchanged">SM4E</span></td><td>FEAT_SM4</td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-float2fix"><a id="float2fix"/><h3 class="iclass">Conversion between floating-point and fixed-point</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">0</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="lr" colspan="6">scale</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-float2fix"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">scale</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x0</td><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0x</td><td class="bitfield">00x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">0xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file scvtf_float_fix.html unchanged">SCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file scvtf_float_fix.html unchanged">32-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ucvtf_float_fix.html unchanged">UCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_fix.html unchanged">32-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">FCVTZS (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">FCVTZU (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file scvtf_float_fix.html unchanged">SCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file scvtf_float_fix.html unchanged">32-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ucvtf_float_fix.html unchanged">UCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_fix.html unchanged">32-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">FCVTZS (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">FCVTZU (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file scvtf_float_fix.html unchanged">SCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file scvtf_float_fix.html unchanged">32-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ucvtf_float_fix.html unchanged">UCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_fix.html unchanged">32-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">FCVTZS (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">FCVTZU (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file scvtf_float_fix.html unchanged">SCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file scvtf_float_fix.html unchanged">64-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ucvtf_float_fix.html unchanged">UCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_fix.html unchanged">64-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">FCVTZS (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">FCVTZU (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file scvtf_float_fix.html unchanged">SCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file scvtf_float_fix.html unchanged">64-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ucvtf_float_fix.html unchanged">UCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_fix.html unchanged">64-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">FCVTZS (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">FCVTZU (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file scvtf_float_fix.html unchanged">SCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file scvtf_float_fix.html unchanged">64-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file ucvtf_float_fix.html unchanged">UCVTF (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_fix.html unchanged">64-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">FCVTZS (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_fix.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"/><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">FCVTZU (scalar, fixed-point)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_fix.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-float2int"><a id="float2int"/><h3 class="iclass">Conversion between floating-point and integer</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-float2int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtns_float.html unchanged">FCVTNS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtns_float.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_float.html unchanged">FCVTNU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtnu_float.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file scvtf_float_int.html unchanged">SCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file scvtf_float_int.html unchanged">32-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ucvtf_float_int.html unchanged">UCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_int.html unchanged">32-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_float.html unchanged">FCVTAS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtas_float.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtau_float.html unchanged">FCVTAU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtau_float.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">32-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtps_float.html unchanged">FCVTPS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtps_float.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_float.html unchanged">FCVTPU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtpu_float.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtms_float.html unchanged">FCVTMS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtms_float.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_float.html unchanged">FCVTMU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtmu_float.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_int.html unchanged">FCVTZS (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_int.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_int.html unchanged">FCVTZU (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_int.html unchanged">single-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtns_float.html unchanged">FCVTNS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtns_float.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_float.html unchanged">FCVTNU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtnu_float.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file scvtf_float_int.html unchanged">SCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file scvtf_float_int.html unchanged">32-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ucvtf_float_int.html unchanged">UCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_int.html unchanged">32-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_float.html unchanged">FCVTAS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtas_float.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtau_float.html unchanged">FCVTAU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtau_float.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtps_float.html unchanged">FCVTPS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtps_float.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_float.html unchanged">FCVTPU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtpu_float.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtms_float.html unchanged">FCVTMS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtms_float.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_float.html unchanged">FCVTMU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtmu_float.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_int.html unchanged">FCVTZS (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_int.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_int.html unchanged">FCVTZU (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_int.html unchanged">double-precision to 32-bit</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fjcvtzs.html unchanged">FJCVTZS</span></td><td>FEAT_JSCVT</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtns_float.html unchanged">FCVTNS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtns_float.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_float.html unchanged">FCVTNU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtnu_float.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file scvtf_float_int.html unchanged">SCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file scvtf_float_int.html unchanged">32-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ucvtf_float_int.html unchanged">UCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_int.html unchanged">32-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_float.html unchanged">FCVTAS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtas_float.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtau_float.html unchanged">FCVTAU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtau_float.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">32-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtps_float.html unchanged">FCVTPS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtps_float.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_float.html unchanged">FCVTPU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtpu_float.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtms_float.html unchanged">FCVTMS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtms_float.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_float.html unchanged">FCVTMU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtmu_float.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_int.html unchanged">FCVTZS (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_int.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_int.html unchanged">FCVTZU (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_int.html unchanged">half-precision to 32-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"/><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtns_float.html unchanged">FCVTNS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtns_float.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_float.html unchanged">FCVTNU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtnu_float.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file scvtf_float_int.html unchanged">SCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file scvtf_float_int.html unchanged">64-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ucvtf_float_int.html unchanged">UCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_int.html unchanged">64-bit to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_float.html unchanged">FCVTAS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtas_float.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtau_float.html unchanged">FCVTAU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtau_float.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtps_float.html unchanged">FCVTPS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtps_float.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_float.html unchanged">FCVTPU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtpu_float.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtms_float.html unchanged">FCVTMS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtms_float.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_float.html unchanged">FCVTMU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtmu_float.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_int.html unchanged">FCVTZS (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_int.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_int.html unchanged">FCVTZU (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_int.html unchanged">single-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtns_float.html unchanged">FCVTNS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtns_float.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_float.html unchanged">FCVTNU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtnu_float.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file scvtf_float_int.html unchanged">SCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file scvtf_float_int.html unchanged">64-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ucvtf_float_int.html unchanged">UCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_int.html unchanged">64-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_float.html unchanged">FCVTAS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtas_float.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtau_float.html unchanged">FCVTAU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtau_float.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">64-bit to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtps_float.html unchanged">FCVTPS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtps_float.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_float.html unchanged">FCVTPU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtpu_float.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtms_float.html unchanged">FCVTMS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtms_float.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_float.html unchanged">FCVTMU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtmu_float.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_int.html unchanged">FCVTZS (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_int.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_int.html unchanged">FCVTZU (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_int.html unchanged">double-precision to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x0</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">top half of 128-bit to 64-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">64-bit to top half of 128-bit</span></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtns_float.html unchanged">FCVTNS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtns_float.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtnu_float.html unchanged">FCVTNU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtnu_float.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><span class="brokenlink" title="file scvtf_float_int.html unchanged">SCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file scvtf_float_int.html unchanged">64-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><span class="brokenlink" title="file ucvtf_float_int.html unchanged">UCVTF (scalar, integer)</span>
            —
            <span class="brokenlink" title="file ucvtf_float_int.html unchanged">64-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><span class="brokenlink" title="file fcvtas_float.html unchanged">FCVTAS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtas_float.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><span class="brokenlink" title="file fcvtau_float.html unchanged">FCVTAU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtau_float.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><span class="brokenlink" title="file fmov_float_gen.html unchanged">FMOV (general)</span>
            —
            <span class="brokenlink" title="file fmov_float_gen.html unchanged">64-bit to half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtps_float.html unchanged">FCVTPS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtps_float.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtpu_float.html unchanged">FCVTPU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtpu_float.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtms_float.html unchanged">FCVTMS (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtms_float.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtmu_float.html unchanged">FCVTMU (scalar)</span>
            —
            <span class="brokenlink" title="file fcvtmu_float.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><span class="brokenlink" title="file fcvtzs_float_int.html unchanged">FCVTZS (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzs_float_int.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><span class="brokenlink" title="file fcvtzu_float_int.html unchanged">FCVTZU (scalar, integer)</span>
            —
            <span class="brokenlink" title="file fcvtzu_float_int.html unchanged">half-precision to 64-bit</span></td><td>FEAT_FP16</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp1"><a id="floatdp1"/><h3 class="iclass">Floating-point data-processing (1 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="6">opcode</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000000</td><td class="iformname"><span class="brokenlink" title="file fmov_float.html unchanged">FMOV (register)</span>
            —
            <span class="brokenlink" title="file fmov_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000001</td><td class="iformname"><span class="brokenlink" title="file fabs_float.html unchanged">FABS (scalar)</span>
            —
            <span class="brokenlink" title="file fabs_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000010</td><td class="iformname"><span class="brokenlink" title="file fneg_float.html unchanged">FNEG (scalar)</span>
            —
            <span class="brokenlink" title="file fneg_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000011</td><td class="iformname"><span class="brokenlink" title="file fsqrt_float.html unchanged">FSQRT (scalar)</span>
            —
            <span class="brokenlink" title="file fsqrt_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000101</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">single-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000111</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">single-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001000</td><td class="iformname"><span class="brokenlink" title="file frintn_float.html unchanged">FRINTN (scalar)</span>
            —
            <span class="brokenlink" title="file frintn_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001001</td><td class="iformname"><span class="brokenlink" title="file frintp_float.html unchanged">FRINTP (scalar)</span>
            —
            <span class="brokenlink" title="file frintp_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001010</td><td class="iformname"><span class="brokenlink" title="file frintm_float.html unchanged">FRINTM (scalar)</span>
            —
            <span class="brokenlink" title="file frintm_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001011</td><td class="iformname"><span class="brokenlink" title="file frintz_float.html unchanged">FRINTZ (scalar)</span>
            —
            <span class="brokenlink" title="file frintz_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001100</td><td class="iformname"><span class="brokenlink" title="file frinta_float.html unchanged">FRINTA (scalar)</span>
            —
            <span class="brokenlink" title="file frinta_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001110</td><td class="iformname"><span class="brokenlink" title="file frintx_float.html unchanged">FRINTX (scalar)</span>
            —
            <span class="brokenlink" title="file frintx_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001111</td><td class="iformname"><span class="brokenlink" title="file frinti_float.html unchanged">FRINTI (scalar)</span>
            —
            <span class="brokenlink" title="file frinti_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010000</td><td class="iformname"><span class="brokenlink" title="file frint32z_float.html unchanged">FRINT32Z (scalar)</span>
            —
            <span class="brokenlink" title="file frint32z_float.html unchanged">single-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010001</td><td class="iformname"><span class="brokenlink" title="file frint32x_float.html unchanged">FRINT32X (scalar)</span>
            —
            <span class="brokenlink" title="file frint32x_float.html unchanged">single-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010010</td><td class="iformname"><span class="brokenlink" title="file frint64z_float.html unchanged">FRINT64Z (scalar)</span>
            —
            <span class="brokenlink" title="file frint64z_float.html unchanged">single-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010011</td><td class="iformname"><span class="brokenlink" title="file frint64x_float.html unchanged">FRINT64X (scalar)</span>
            —
            <span class="brokenlink" title="file frint64x_float.html unchanged">single-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000000</td><td class="iformname"><span class="brokenlink" title="file fmov_float.html unchanged">FMOV (register)</span>
            —
            <span class="brokenlink" title="file fmov_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000001</td><td class="iformname"><span class="brokenlink" title="file fabs_float.html unchanged">FABS (scalar)</span>
            —
            <span class="brokenlink" title="file fabs_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000010</td><td class="iformname"><span class="brokenlink" title="file fneg_float.html unchanged">FNEG (scalar)</span>
            —
            <span class="brokenlink" title="file fneg_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000011</td><td class="iformname"><span class="brokenlink" title="file fsqrt_float.html unchanged">FSQRT (scalar)</span>
            —
            <span class="brokenlink" title="file fsqrt_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000100</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">double-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000110</td><td class="iformname"><span class="brokenlink" title="file bfcvt_float.html unchanged">BFCVT</span></td><td>FEAT_BF16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000111</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">double-precision to half-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001000</td><td class="iformname"><span class="brokenlink" title="file frintn_float.html unchanged">FRINTN (scalar)</span>
            —
            <span class="brokenlink" title="file frintn_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001001</td><td class="iformname"><span class="brokenlink" title="file frintp_float.html unchanged">FRINTP (scalar)</span>
            —
            <span class="brokenlink" title="file frintp_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001010</td><td class="iformname"><span class="brokenlink" title="file frintm_float.html unchanged">FRINTM (scalar)</span>
            —
            <span class="brokenlink" title="file frintm_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001011</td><td class="iformname"><span class="brokenlink" title="file frintz_float.html unchanged">FRINTZ (scalar)</span>
            —
            <span class="brokenlink" title="file frintz_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001100</td><td class="iformname"><span class="brokenlink" title="file frinta_float.html unchanged">FRINTA (scalar)</span>
            —
            <span class="brokenlink" title="file frinta_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001110</td><td class="iformname"><span class="brokenlink" title="file frintx_float.html unchanged">FRINTX (scalar)</span>
            —
            <span class="brokenlink" title="file frintx_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001111</td><td class="iformname"><span class="brokenlink" title="file frinti_float.html unchanged">FRINTI (scalar)</span>
            —
            <span class="brokenlink" title="file frinti_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010000</td><td class="iformname"><span class="brokenlink" title="file frint32z_float.html unchanged">FRINT32Z (scalar)</span>
            —
            <span class="brokenlink" title="file frint32z_float.html unchanged">double-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010001</td><td class="iformname"><span class="brokenlink" title="file frint32x_float.html unchanged">FRINT32X (scalar)</span>
            —
            <span class="brokenlink" title="file frint32x_float.html unchanged">double-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010010</td><td class="iformname"><span class="brokenlink" title="file frint64z_float.html unchanged">FRINT64Z (scalar)</span>
            —
            <span class="brokenlink" title="file frint64z_float.html unchanged">double-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">010011</td><td class="iformname"><span class="brokenlink" title="file frint64x_float.html unchanged">FRINT64X (scalar)</span>
            —
            <span class="brokenlink" title="file frint64x_float.html unchanged">double-precision</span></td><td>FEAT_FRINTTS</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000000</td><td class="iformname"><span class="brokenlink" title="file fmov_float.html unchanged">FMOV (register)</span>
            —
            <span class="brokenlink" title="file fmov_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000001</td><td class="iformname"><span class="brokenlink" title="file fabs_float.html unchanged">FABS (scalar)</span>
            —
            <span class="brokenlink" title="file fabs_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000010</td><td class="iformname"><span class="brokenlink" title="file fneg_float.html unchanged">FNEG (scalar)</span>
            —
            <span class="brokenlink" title="file fneg_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000011</td><td class="iformname"><span class="brokenlink" title="file fsqrt_float.html unchanged">FSQRT (scalar)</span>
            —
            <span class="brokenlink" title="file fsqrt_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000100</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">half-precision to single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000101</td><td class="iformname"><span class="brokenlink" title="file fcvt_float.html unchanged">FCVT</span>
            —
            <span class="brokenlink" title="file fcvt_float.html unchanged">half-precision to double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001000</td><td class="iformname"><span class="brokenlink" title="file frintn_float.html unchanged">FRINTN (scalar)</span>
            —
            <span class="brokenlink" title="file frintn_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001001</td><td class="iformname"><span class="brokenlink" title="file frintp_float.html unchanged">FRINTP (scalar)</span>
            —
            <span class="brokenlink" title="file frintp_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001010</td><td class="iformname"><span class="brokenlink" title="file frintm_float.html unchanged">FRINTM (scalar)</span>
            —
            <span class="brokenlink" title="file frintm_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001011</td><td class="iformname"><span class="brokenlink" title="file frintz_float.html unchanged">FRINTZ (scalar)</span>
            —
            <span class="brokenlink" title="file frintz_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001100</td><td class="iformname"><span class="brokenlink" title="file frinta_float.html unchanged">FRINTA (scalar)</span>
            —
            <span class="brokenlink" title="file frinta_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001110</td><td class="iformname"><span class="brokenlink" title="file frintx_float.html unchanged">FRINTX (scalar)</span>
            —
            <span class="brokenlink" title="file frintx_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001111</td><td class="iformname"><span class="brokenlink" title="file frinti_float.html unchanged">FRINTI (scalar)</span>
            —
            <span class="brokenlink" title="file frinti_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatcmp"><a id="floatcmp"/><h3 class="iclass">Floating-point compare</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="2">op</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">opcode2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatcmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opcode2</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxx1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file fcmp_float.html unchanged">FCMP</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file fcmp_float.html unchanged">FCMP</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file fcmpe_float.html unchanged">FCMPE</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fcmpe_float.html unchanged">FCMPE</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file fcmp_float.html unchanged">FCMP</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file fcmp_float.html unchanged">FCMP</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file fcmpe_float.html unchanged">FCMPE</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fcmpe_float.html unchanged">FCMPE</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file fcmp_float.html unchanged">FCMP</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><span class="brokenlink" title="file fcmp_float.html unchanged">FCMP</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><span class="brokenlink" title="file fcmpe_float.html unchanged">FCMPE</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><span class="brokenlink" title="file fcmpe_float.html unchanged">FCMPE</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatimm"><a id="floatimm"/><h3 class="iclass">Floating-point immediate</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">imm5</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xxx1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file fmov_float_imm.html unchanged">FMOV (scalar, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_float_imm.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file fmov_float_imm.html unchanged">FMOV (scalar, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_float_imm.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00000</td><td class="iformname"><span class="brokenlink" title="file fmov_float_imm.html unchanged">FMOV (scalar, immediate)</span>
            —
            <span class="brokenlink" title="file fmov_float_imm.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatccmp"><a id="floatccmp"/><h3 class="iclass">Floating-point conditional compare</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">op</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatccmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fccmp_float.html unchanged">FCCMP</span>
            —
            <span class="brokenlink" title="file fccmp_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fccmpe_float.html unchanged">FCCMPE</span>
            —
            <span class="brokenlink" title="file fccmpe_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fccmp_float.html unchanged">FCCMP</span>
            —
            <span class="brokenlink" title="file fccmp_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fccmpe_float.html unchanged">FCCMPE</span>
            —
            <span class="brokenlink" title="file fccmpe_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fccmp_float.html unchanged">FCCMP</span>
            —
            <span class="brokenlink" title="file fccmp_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fccmpe_float.html unchanged">FCCMPE</span>
            —
            <span class="brokenlink" title="file fccmpe_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp2"><a id="floatdp2"/><h3 class="iclass">Floating-point data-processing (2 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1xx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">1x1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fmul_float.html unchanged">FMUL (scalar)</span>
            —
            <span class="brokenlink" title="file fmul_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fdiv_float.html unchanged">FDIV (scalar)</span>
            —
            <span class="brokenlink" title="file fdiv_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file fadd_float.html unchanged">FADD (scalar)</span>
            —
            <span class="brokenlink" title="file fadd_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file fsub_float.html unchanged">FSUB (scalar)</span>
            —
            <span class="brokenlink" title="file fsub_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file fmax_float.html unchanged">FMAX (scalar)</span>
            —
            <span class="brokenlink" title="file fmax_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmin_float.html unchanged">FMIN (scalar)</span>
            —
            <span class="brokenlink" title="file fmin_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_float.html unchanged">FMAXNM (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxnm_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file fminnm_float.html unchanged">FMINNM (scalar)</span>
            —
            <span class="brokenlink" title="file fminnm_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fnmul_float.html unchanged">FNMUL (scalar)</span>
            —
            <span class="brokenlink" title="file fnmul_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fmul_float.html unchanged">FMUL (scalar)</span>
            —
            <span class="brokenlink" title="file fmul_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fdiv_float.html unchanged">FDIV (scalar)</span>
            —
            <span class="brokenlink" title="file fdiv_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file fadd_float.html unchanged">FADD (scalar)</span>
            —
            <span class="brokenlink" title="file fadd_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file fsub_float.html unchanged">FSUB (scalar)</span>
            —
            <span class="brokenlink" title="file fsub_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file fmax_float.html unchanged">FMAX (scalar)</span>
            —
            <span class="brokenlink" title="file fmax_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmin_float.html unchanged">FMIN (scalar)</span>
            —
            <span class="brokenlink" title="file fmin_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_float.html unchanged">FMAXNM (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxnm_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file fminnm_float.html unchanged">FMINNM (scalar)</span>
            —
            <span class="brokenlink" title="file fminnm_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fnmul_float.html unchanged">FNMUL (scalar)</span>
            —
            <span class="brokenlink" title="file fnmul_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><span class="brokenlink" title="file fmul_float.html unchanged">FMUL (scalar)</span>
            —
            <span class="brokenlink" title="file fmul_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><span class="brokenlink" title="file fdiv_float.html unchanged">FDIV (scalar)</span>
            —
            <span class="brokenlink" title="file fdiv_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><span class="brokenlink" title="file fadd_float.html unchanged">FADD (scalar)</span>
            —
            <span class="brokenlink" title="file fadd_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><span class="brokenlink" title="file fsub_float.html unchanged">FSUB (scalar)</span>
            —
            <span class="brokenlink" title="file fsub_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><span class="brokenlink" title="file fmax_float.html unchanged">FMAX (scalar)</span>
            —
            <span class="brokenlink" title="file fmax_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><span class="brokenlink" title="file fmin_float.html unchanged">FMIN (scalar)</span>
            —
            <span class="brokenlink" title="file fmin_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><span class="brokenlink" title="file fmaxnm_float.html unchanged">FMAXNM (scalar)</span>
            —
            <span class="brokenlink" title="file fmaxnm_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><span class="brokenlink" title="file fminnm_float.html unchanged">FMINNM (scalar)</span>
            —
            <span class="brokenlink" title="file fminnm_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><span class="brokenlink" title="file fnmul_float.html unchanged">FNMUL (scalar)</span>
            —
            <span class="brokenlink" title="file fnmul_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatsel"><a id="floatsel"/><h3 class="iclass">Floating-point conditional select</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ptype</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><span class="brokenlink" title="file fcsel_float.html unchanged">FCSEL</span>
            —
            <span class="brokenlink" title="file fcsel_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><span class="brokenlink" title="file fcsel_float.html unchanged">FCSEL</span>
            —
            <span class="brokenlink" title="file fcsel_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><span class="brokenlink" title="file fcsel_float.html unchanged">FCSEL</span>
            —
            <span class="brokenlink" title="file fcsel_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-floatdp3"><a id="floatdp3"/><h3 class="iclass">Floating-point data-processing (3 source)</h3><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">ptype</td><td class="lr">o1</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-floatdp3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Feature</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">ptype</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"/><td class="bitfield"/><td class="bitfield">10</td><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"/><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmadd_float.html unchanged">FMADD</span>
            —
            <span class="brokenlink" title="file fmadd_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmsub_float.html unchanged">FMSUB</span>
            —
            <span class="brokenlink" title="file fmsub_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fnmadd_float.html unchanged">FNMADD</span>
            —
            <span class="brokenlink" title="file fnmadd_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fnmsub_float.html unchanged">FNMSUB</span>
            —
            <span class="brokenlink" title="file fnmsub_float.html unchanged">single-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmadd_float.html unchanged">FMADD</span>
            —
            <span class="brokenlink" title="file fmadd_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmsub_float.html unchanged">FMSUB</span>
            —
            <span class="brokenlink" title="file fmsub_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fnmadd_float.html unchanged">FNMADD</span>
            —
            <span class="brokenlink" title="file fnmadd_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fnmsub_float.html unchanged">FNMSUB</span>
            —
            <span class="brokenlink" title="file fnmsub_float.html unchanged">double-precision</span></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fmadd_float.html unchanged">FMADD</span>
            —
            <span class="brokenlink" title="file fmadd_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fmsub_float.html unchanged">FMSUB</span>
            —
            <span class="brokenlink" title="file fmsub_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><span class="brokenlink" title="file fnmadd_float.html unchanged">FNMADD</span>
            —
            <span class="brokenlink" title="file fnmadd_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><span class="brokenlink" title="file fnmsub_float.html unchanged">FNMSUB</span>
            —
            <span class="brokenlink" title="file fnmsub_float.html unchanged">half-precision</span></td><td>FEAT_FP16</td></tr><tr><td class="bitfield">1</td><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="bitfield"/><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="index.html">Base Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="sveindex.html">SVE Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="mortlachindex.html">SME Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="encodingindex.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="shared_pseudocode.html">Shared Pseudocode</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v33.59</ins><del>v33.53</del>, AdvSIMD <ins>v29.12</ins><del>v29.11</del>, pseudocode <ins>v2022-12_rel</ins><del>no_diffs_2022_12_RC1_0</del>, sve <ins>v2022-12_relb</ins><del>shoji_no_diff_2022_12_rc1</del>      
        ; Build timestamp: <ins>2022-12-14T22</ins><del>2022-11-21T13</del>:<ins>29</ins><del>57</del></p><p class="copyconf">
      Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>