<stg><name>csr_vmul_Pipeline_VITIS_LOOP_43_2</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %vector_values_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vector_values

]]></Node>
<StgValue><ssdm name="vector_values_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln43_3_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln43_3

]]></Node>
<StgValue><ssdm name="sext_ln43_3_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln43_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln43_2

]]></Node>
<StgValue><ssdm name="sext_ln43_2_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %wide_trip_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wide_trip_count

]]></Node>
<StgValue><ssdm name="wide_trip_count_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %sext_ln43_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln43

]]></Node>
<StgValue><ssdm name="sext_ln43_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:8 %sext_ln43_3_cast = sext i62 %sext_ln43_3_read

]]></Node>
<StgValue><ssdm name="sext_ln43_3_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:9 %sext_ln43_2_cast = sext i62 %sext_ln43_2_read

]]></Node>
<StgValue><ssdm name="sext_ln43_2_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %wide_trip_count_cast = sext i32 %wide_trip_count_read

]]></Node>
<StgValue><ssdm name="wide_trip_count_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %sext_ln43_cast = sext i32 %sext_ln43_read

]]></Node>
<StgValue><ssdm name="sext_ln43_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 0, i64 %indvar

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %store_ln43 = store i64 %sext_ln43_cast, i64 %i

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln40 = store i32 0, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i64 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_load = load i64 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:3 %icmp_ln43 = icmp_slt  i64 %i_1, i64 %wide_trip_count_cast

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:4 %add_ln43 = add i64 %indvar_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln43 = br i1 %icmp_ln43, void %for.inc19.loopexit.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %add_ln45 = add i64 %indvar_load, i64 %sext_ln43_2_cast

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %gmem_addr = getelementptr i32 %gmem, i64 %add_ln45

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %add_ln45_1 = add i64 %indvar_load, i64 %sext_ln43_3_cast

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %gmem_addr_1 = getelementptr i32 %gmem, i64 %add_ln45_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:24 %store_ln43 = store i64 %add_ln43, i64 %indvar

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:10 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:10 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:10 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:10 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:23 %add_ln43_1 = add i64 %i_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:25 %store_ln43 = store i64 %add_ln43_1, i64 %i

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:10 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:10 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.split:5 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:10 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:6 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:10 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="81" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.inc.split:12 %shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %gmem_addr_1_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="34">
<![CDATA[
for.inc.split:13 %sext_ln45 = sext i34 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %add_ln45_2 = add i64 %sext_ln45, i64 %vector_values_read

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:15 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:16 %sext_ln45_1 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln45_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:18 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:18 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="90" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:18 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:18 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="92" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:18 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="93" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:18 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="94" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:18 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="95" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.split:18 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="96" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:19 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="97" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:7 %bitcast_ln45 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln45"/></StgValue>
</operation>

<operation id="98" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:20 %bitcast_ln45_1 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln45_1"/></StgValue>
</operation>

<operation id="99" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="100" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="101" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="102" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="113" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc19.loopexit.exitStub:0 %sum_load_1 = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="114" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc19.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="115" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.inc19.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="104" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %sum_1 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="105" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %sum_1 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="106" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %sum_1 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="107" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %sum_1 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="108" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %sum_1 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="109" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="110" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="111" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:26 %store_ln40 = store i32 %sum_1, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="112" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:27 %br_ln43 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="184" name="sext_ln43" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln43"/></StgValue>
</port>
<port id="185" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="wide_trip_count" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wide_trip_count"/></StgValue>
</port>
<port id="187" name="sext_ln43_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln43_2"/></StgValue>
</port>
<port id="188" name="sext_ln43_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln43_3"/></StgValue>
</port>
<port id="189" name="vector_values" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="vector_values"/></StgValue>
</port>
<port id="190" name="sum_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="192" from="StgValue_191" to="sum" fromId="191" toId="34">
</dataflow>
<dataflow id="193" from="StgValue_191" to="i" fromId="191" toId="35">
</dataflow>
<dataflow id="194" from="StgValue_191" to="indvar" fromId="191" toId="36">
</dataflow>
<dataflow id="196" from="_ssdm_op_Read.ap_auto.i64" to="vector_values_read" fromId="195" toId="37">
</dataflow>
<dataflow id="197" from="vector_values" to="vector_values_read" fromId="189" toId="37">
</dataflow>
<dataflow id="199" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln43_3_read" fromId="198" toId="38">
</dataflow>
<dataflow id="200" from="sext_ln43_3" to="sext_ln43_3_read" fromId="188" toId="38">
</dataflow>
<dataflow id="201" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln43_2_read" fromId="198" toId="39">
</dataflow>
<dataflow id="202" from="sext_ln43_2" to="sext_ln43_2_read" fromId="187" toId="39">
</dataflow>
<dataflow id="204" from="_ssdm_op_Read.ap_auto.i32" to="wide_trip_count_read" fromId="203" toId="40">
</dataflow>
<dataflow id="205" from="wide_trip_count" to="wide_trip_count_read" fromId="186" toId="40">
</dataflow>
<dataflow id="206" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln43_read" fromId="203" toId="41">
</dataflow>
<dataflow id="207" from="sext_ln43" to="sext_ln43_read" fromId="184" toId="41">
</dataflow>
<dataflow id="208" from="sext_ln43_3_read" to="sext_ln43_3_cast" fromId="38" toId="42">
</dataflow>
<dataflow id="209" from="sext_ln43_2_read" to="sext_ln43_2_cast" fromId="39" toId="43">
</dataflow>
<dataflow id="210" from="wide_trip_count_read" to="wide_trip_count_cast" fromId="40" toId="44">
</dataflow>
<dataflow id="211" from="sext_ln43_read" to="sext_ln43_cast" fromId="41" toId="45">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="212" toId="46">
</dataflow>
<dataflow id="214" from="gmem" to="specinterface_ln0" fromId="185" toId="46">
</dataflow>
<dataflow id="216" from="empty_6" to="specinterface_ln0" fromId="215" toId="46">
</dataflow>
<dataflow id="218" from="StgValue_217" to="specinterface_ln0" fromId="217" toId="46">
</dataflow>
<dataflow id="219" from="StgValue_217" to="specinterface_ln0" fromId="217" toId="46">
</dataflow>
<dataflow id="221" from="empty_7" to="specinterface_ln0" fromId="220" toId="46">
</dataflow>
<dataflow id="222" from="StgValue_217" to="specinterface_ln0" fromId="217" toId="46">
</dataflow>
<dataflow id="223" from="StgValue_217" to="specinterface_ln0" fromId="217" toId="46">
</dataflow>
<dataflow id="225" from="empty_8" to="specinterface_ln0" fromId="224" toId="46">
</dataflow>
<dataflow id="227" from="empty" to="specinterface_ln0" fromId="226" toId="46">
</dataflow>
<dataflow id="228" from="empty_7" to="specinterface_ln0" fromId="220" toId="46">
</dataflow>
<dataflow id="230" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="46">
</dataflow>
<dataflow id="231" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="46">
</dataflow>
<dataflow id="232" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="46">
</dataflow>
<dataflow id="233" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="46">
</dataflow>
<dataflow id="234" from="empty_7" to="specinterface_ln0" fromId="220" toId="46">
</dataflow>
<dataflow id="235" from="empty_7" to="specinterface_ln0" fromId="220" toId="46">
</dataflow>
<dataflow id="237" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="46">
</dataflow>
<dataflow id="238" from="StgValue_217" to="specinterface_ln0" fromId="217" toId="46">
</dataflow>
<dataflow id="239" from="StgValue_217" to="specinterface_ln0" fromId="217" toId="46">
</dataflow>
<dataflow id="241" from="StgValue_240" to="store_ln0" fromId="240" toId="47">
</dataflow>
<dataflow id="242" from="indvar" to="store_ln0" fromId="36" toId="47">
</dataflow>
<dataflow id="243" from="sext_ln43_cast" to="store_ln43" fromId="45" toId="48">
</dataflow>
<dataflow id="244" from="i" to="store_ln43" fromId="35" toId="48">
</dataflow>
<dataflow id="246" from="StgValue_245" to="store_ln40" fromId="245" toId="49">
</dataflow>
<dataflow id="247" from="sum" to="store_ln40" fromId="34" toId="49">
</dataflow>
<dataflow id="248" from="i" to="i_1" fromId="35" toId="51">
</dataflow>
<dataflow id="249" from="indvar" to="indvar_load" fromId="36" toId="52">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="250" toId="53">
</dataflow>
<dataflow id="252" from="gmem" to="specbitsmap_ln0" fromId="185" toId="53">
</dataflow>
<dataflow id="253" from="i_1" to="icmp_ln43" fromId="51" toId="54">
</dataflow>
<dataflow id="254" from="wide_trip_count_cast" to="icmp_ln43" fromId="44" toId="54">
</dataflow>
<dataflow id="255" from="indvar_load" to="add_ln43" fromId="52" toId="55">
</dataflow>
<dataflow id="257" from="StgValue_256" to="add_ln43" fromId="256" toId="55">
</dataflow>
<dataflow id="258" from="icmp_ln43" to="br_ln43" fromId="54" toId="56">
</dataflow>
<dataflow id="259" from="indvar_load" to="add_ln45" fromId="52" toId="57">
</dataflow>
<dataflow id="260" from="sext_ln43_2_cast" to="add_ln45" fromId="43" toId="57">
</dataflow>
<dataflow id="261" from="gmem" to="gmem_addr" fromId="185" toId="58">
</dataflow>
<dataflow id="262" from="add_ln45" to="gmem_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="263" from="indvar_load" to="add_ln45_1" fromId="52" toId="59">
</dataflow>
<dataflow id="264" from="sext_ln43_3_cast" to="add_ln45_1" fromId="42" toId="59">
</dataflow>
<dataflow id="265" from="gmem" to="gmem_addr_1" fromId="185" toId="60">
</dataflow>
<dataflow id="266" from="add_ln45_1" to="gmem_addr_1" fromId="59" toId="60">
</dataflow>
<dataflow id="267" from="add_ln43" to="store_ln43" fromId="55" toId="61">
</dataflow>
<dataflow id="268" from="indvar" to="store_ln43" fromId="36" toId="61">
</dataflow>
<dataflow id="270" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="269" toId="62">
</dataflow>
<dataflow id="271" from="gmem_addr" to="gmem_load_req" fromId="58" toId="62">
</dataflow>
<dataflow id="272" from="StgValue_256" to="gmem_load_req" fromId="256" toId="62">
</dataflow>
<dataflow id="273" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="269" toId="63">
</dataflow>
<dataflow id="274" from="gmem_addr" to="gmem_load_req" fromId="58" toId="63">
</dataflow>
<dataflow id="275" from="StgValue_256" to="gmem_load_req" fromId="256" toId="63">
</dataflow>
<dataflow id="276" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="269" toId="64">
</dataflow>
<dataflow id="277" from="gmem_addr_1" to="gmem_load_1_req" fromId="60" toId="64">
</dataflow>
<dataflow id="278" from="StgValue_256" to="gmem_load_1_req" fromId="256" toId="64">
</dataflow>
<dataflow id="279" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="269" toId="65">
</dataflow>
<dataflow id="280" from="gmem_addr" to="gmem_load_req" fromId="58" toId="65">
</dataflow>
<dataflow id="281" from="StgValue_256" to="gmem_load_req" fromId="256" toId="65">
</dataflow>
<dataflow id="282" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="269" toId="66">
</dataflow>
<dataflow id="283" from="gmem_addr_1" to="gmem_load_1_req" fromId="60" toId="66">
</dataflow>
<dataflow id="284" from="StgValue_256" to="gmem_load_1_req" fromId="256" toId="66">
</dataflow>
<dataflow id="285" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="269" toId="67">
</dataflow>
<dataflow id="286" from="gmem_addr" to="gmem_load_req" fromId="58" toId="67">
</dataflow>
<dataflow id="287" from="StgValue_256" to="gmem_load_req" fromId="256" toId="67">
</dataflow>
<dataflow id="288" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="269" toId="68">
</dataflow>
<dataflow id="289" from="gmem_addr_1" to="gmem_load_1_req" fromId="60" toId="68">
</dataflow>
<dataflow id="290" from="StgValue_256" to="gmem_load_1_req" fromId="256" toId="68">
</dataflow>
<dataflow id="291" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="269" toId="69">
</dataflow>
<dataflow id="292" from="gmem_addr" to="gmem_load_req" fromId="58" toId="69">
</dataflow>
<dataflow id="293" from="StgValue_256" to="gmem_load_req" fromId="256" toId="69">
</dataflow>
<dataflow id="294" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="269" toId="70">
</dataflow>
<dataflow id="295" from="gmem_addr_1" to="gmem_load_1_req" fromId="60" toId="70">
</dataflow>
<dataflow id="296" from="StgValue_256" to="gmem_load_1_req" fromId="256" toId="70">
</dataflow>
<dataflow id="297" from="i_1" to="add_ln43_1" fromId="51" toId="71">
</dataflow>
<dataflow id="298" from="StgValue_256" to="add_ln43_1" fromId="256" toId="71">
</dataflow>
<dataflow id="299" from="add_ln43_1" to="store_ln43" fromId="71" toId="72">
</dataflow>
<dataflow id="300" from="i" to="store_ln43" fromId="35" toId="72">
</dataflow>
<dataflow id="301" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="269" toId="73">
</dataflow>
<dataflow id="302" from="gmem_addr" to="gmem_load_req" fromId="58" toId="73">
</dataflow>
<dataflow id="303" from="StgValue_256" to="gmem_load_req" fromId="256" toId="73">
</dataflow>
<dataflow id="304" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="269" toId="74">
</dataflow>
<dataflow id="305" from="gmem_addr_1" to="gmem_load_1_req" fromId="60" toId="74">
</dataflow>
<dataflow id="306" from="StgValue_256" to="gmem_load_1_req" fromId="256" toId="74">
</dataflow>
<dataflow id="307" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="269" toId="75">
</dataflow>
<dataflow id="308" from="gmem_addr" to="gmem_load_req" fromId="58" toId="75">
</dataflow>
<dataflow id="309" from="StgValue_256" to="gmem_load_req" fromId="256" toId="75">
</dataflow>
<dataflow id="310" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="269" toId="76">
</dataflow>
<dataflow id="311" from="gmem_addr_1" to="gmem_load_1_req" fromId="60" toId="76">
</dataflow>
<dataflow id="312" from="StgValue_256" to="gmem_load_1_req" fromId="256" toId="76">
</dataflow>
<dataflow id="313" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="269" toId="77">
</dataflow>
<dataflow id="314" from="gmem_addr" to="gmem_load_req" fromId="58" toId="77">
</dataflow>
<dataflow id="315" from="StgValue_256" to="gmem_load_req" fromId="256" toId="77">
</dataflow>
<dataflow id="316" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="269" toId="78">
</dataflow>
<dataflow id="317" from="gmem_addr_1" to="gmem_load_1_req" fromId="60" toId="78">
</dataflow>
<dataflow id="318" from="StgValue_256" to="gmem_load_1_req" fromId="256" toId="78">
</dataflow>
<dataflow id="320" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="319" toId="79">
</dataflow>
<dataflow id="321" from="gmem_addr" to="gmem_addr_read" fromId="58" toId="79">
</dataflow>
<dataflow id="322" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="269" toId="80">
</dataflow>
<dataflow id="323" from="gmem_addr_1" to="gmem_load_1_req" fromId="60" toId="80">
</dataflow>
<dataflow id="324" from="StgValue_256" to="gmem_load_1_req" fromId="256" toId="80">
</dataflow>
<dataflow id="325" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_1_read" fromId="319" toId="81">
</dataflow>
<dataflow id="326" from="gmem_addr_1" to="gmem_addr_1_read" fromId="60" toId="81">
</dataflow>
<dataflow id="328" from="_ssdm_op_BitConcatenate.i34.i32.i2" to="shl_ln1" fromId="327" toId="82">
</dataflow>
<dataflow id="329" from="gmem_addr_1_read" to="shl_ln1" fromId="81" toId="82">
</dataflow>
<dataflow id="331" from="StgValue_330" to="shl_ln1" fromId="330" toId="82">
</dataflow>
<dataflow id="332" from="shl_ln1" to="sext_ln45" fromId="82" toId="83">
</dataflow>
<dataflow id="333" from="sext_ln45" to="add_ln45_2" fromId="83" toId="84">
</dataflow>
<dataflow id="334" from="vector_values_read" to="add_ln45_2" fromId="37" toId="84">
</dataflow>
<dataflow id="336" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="335" toId="85">
</dataflow>
<dataflow id="337" from="add_ln45_2" to="trunc_ln2" fromId="84" toId="85">
</dataflow>
<dataflow id="339" from="StgValue_338" to="trunc_ln2" fromId="338" toId="85">
</dataflow>
<dataflow id="341" from="StgValue_340" to="trunc_ln2" fromId="340" toId="85">
</dataflow>
<dataflow id="342" from="trunc_ln2" to="sext_ln45_1" fromId="85" toId="86">
</dataflow>
<dataflow id="343" from="gmem" to="gmem_addr_2" fromId="185" toId="87">
</dataflow>
<dataflow id="344" from="sext_ln45_1" to="gmem_addr_2" fromId="86" toId="87">
</dataflow>
<dataflow id="345" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="269" toId="88">
</dataflow>
<dataflow id="346" from="gmem_addr_2" to="gmem_load_2_req" fromId="87" toId="88">
</dataflow>
<dataflow id="347" from="StgValue_256" to="gmem_load_2_req" fromId="256" toId="88">
</dataflow>
<dataflow id="348" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="269" toId="89">
</dataflow>
<dataflow id="349" from="gmem_addr_2" to="gmem_load_2_req" fromId="87" toId="89">
</dataflow>
<dataflow id="350" from="StgValue_256" to="gmem_load_2_req" fromId="256" toId="89">
</dataflow>
<dataflow id="351" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="269" toId="90">
</dataflow>
<dataflow id="352" from="gmem_addr_2" to="gmem_load_2_req" fromId="87" toId="90">
</dataflow>
<dataflow id="353" from="StgValue_256" to="gmem_load_2_req" fromId="256" toId="90">
</dataflow>
<dataflow id="354" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="269" toId="91">
</dataflow>
<dataflow id="355" from="gmem_addr_2" to="gmem_load_2_req" fromId="87" toId="91">
</dataflow>
<dataflow id="356" from="StgValue_256" to="gmem_load_2_req" fromId="256" toId="91">
</dataflow>
<dataflow id="357" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="269" toId="92">
</dataflow>
<dataflow id="358" from="gmem_addr_2" to="gmem_load_2_req" fromId="87" toId="92">
</dataflow>
<dataflow id="359" from="StgValue_256" to="gmem_load_2_req" fromId="256" toId="92">
</dataflow>
<dataflow id="360" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="269" toId="93">
</dataflow>
<dataflow id="361" from="gmem_addr_2" to="gmem_load_2_req" fromId="87" toId="93">
</dataflow>
<dataflow id="362" from="StgValue_256" to="gmem_load_2_req" fromId="256" toId="93">
</dataflow>
<dataflow id="363" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="269" toId="94">
</dataflow>
<dataflow id="364" from="gmem_addr_2" to="gmem_load_2_req" fromId="87" toId="94">
</dataflow>
<dataflow id="365" from="StgValue_256" to="gmem_load_2_req" fromId="256" toId="94">
</dataflow>
<dataflow id="366" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="269" toId="95">
</dataflow>
<dataflow id="367" from="gmem_addr_2" to="gmem_load_2_req" fromId="87" toId="95">
</dataflow>
<dataflow id="368" from="StgValue_256" to="gmem_load_2_req" fromId="256" toId="95">
</dataflow>
<dataflow id="369" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_2_read" fromId="319" toId="96">
</dataflow>
<dataflow id="370" from="gmem_addr_2" to="gmem_addr_2_read" fromId="87" toId="96">
</dataflow>
<dataflow id="371" from="gmem_addr_read" to="bitcast_ln45" fromId="79" toId="97">
</dataflow>
<dataflow id="372" from="gmem_addr_2_read" to="bitcast_ln45_1" fromId="96" toId="98">
</dataflow>
<dataflow id="373" from="bitcast_ln45" to="mul" fromId="97" toId="99">
</dataflow>
<dataflow id="374" from="bitcast_ln45_1" to="mul" fromId="98" toId="99">
</dataflow>
<dataflow id="375" from="bitcast_ln45" to="mul" fromId="97" toId="100">
</dataflow>
<dataflow id="376" from="bitcast_ln45_1" to="mul" fromId="98" toId="100">
</dataflow>
<dataflow id="377" from="bitcast_ln45" to="mul" fromId="97" toId="101">
</dataflow>
<dataflow id="378" from="bitcast_ln45_1" to="mul" fromId="98" toId="101">
</dataflow>
<dataflow id="379" from="bitcast_ln45" to="mul" fromId="97" toId="102">
</dataflow>
<dataflow id="380" from="bitcast_ln45_1" to="mul" fromId="98" toId="102">
</dataflow>
<dataflow id="381" from="sum" to="sum_load" fromId="34" toId="103">
</dataflow>
<dataflow id="382" from="sum_load" to="sum_1" fromId="103" toId="104">
</dataflow>
<dataflow id="383" from="mul" to="sum_1" fromId="102" toId="104">
</dataflow>
<dataflow id="384" from="sum_load" to="sum_1" fromId="103" toId="105">
</dataflow>
<dataflow id="385" from="mul" to="sum_1" fromId="102" toId="105">
</dataflow>
<dataflow id="386" from="sum_load" to="sum_1" fromId="103" toId="106">
</dataflow>
<dataflow id="387" from="mul" to="sum_1" fromId="102" toId="106">
</dataflow>
<dataflow id="388" from="sum_load" to="sum_1" fromId="103" toId="107">
</dataflow>
<dataflow id="389" from="mul" to="sum_1" fromId="102" toId="107">
</dataflow>
<dataflow id="390" from="sum_load" to="sum_1" fromId="103" toId="108">
</dataflow>
<dataflow id="391" from="mul" to="sum_1" fromId="102" toId="108">
</dataflow>
<dataflow id="393" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="392" toId="109">
</dataflow>
<dataflow id="394" from="StgValue_236" to="specpipeline_ln40" fromId="236" toId="109">
</dataflow>
<dataflow id="395" from="StgValue_217" to="specpipeline_ln40" fromId="217" toId="109">
</dataflow>
<dataflow id="396" from="StgValue_217" to="specpipeline_ln40" fromId="217" toId="109">
</dataflow>
<dataflow id="397" from="StgValue_217" to="specpipeline_ln40" fromId="217" toId="109">
</dataflow>
<dataflow id="398" from="empty_7" to="specpipeline_ln40" fromId="220" toId="109">
</dataflow>
<dataflow id="400" from="_ssdm_op_SpecLoopName" to="specloopname_ln43" fromId="399" toId="110">
</dataflow>
<dataflow id="402" from="empty_15" to="specloopname_ln43" fromId="401" toId="110">
</dataflow>
<dataflow id="403" from="sum_1" to="store_ln40" fromId="108" toId="111">
</dataflow>
<dataflow id="404" from="sum" to="store_ln40" fromId="34" toId="111">
</dataflow>
<dataflow id="405" from="sum" to="sum_load_1" fromId="34" toId="113">
</dataflow>
<dataflow id="407" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="406" toId="114">
</dataflow>
<dataflow id="408" from="sum_out" to="write_ln0" fromId="190" toId="114">
</dataflow>
<dataflow id="409" from="sum_load_1" to="write_ln0" fromId="113" toId="114">
</dataflow>
<dataflow id="410" from="icmp_ln43" to="StgValue_2" fromId="54" toId="2">
</dataflow>
<dataflow id="411" from="icmp_ln43" to="StgValue_3" fromId="54" toId="3">
</dataflow>
<dataflow id="412" from="icmp_ln43" to="StgValue_4" fromId="54" toId="4">
</dataflow>
<dataflow id="413" from="icmp_ln43" to="StgValue_5" fromId="54" toId="5">
</dataflow>
<dataflow id="414" from="icmp_ln43" to="StgValue_6" fromId="54" toId="6">
</dataflow>
<dataflow id="415" from="icmp_ln43" to="StgValue_7" fromId="54" toId="7">
</dataflow>
<dataflow id="416" from="icmp_ln43" to="StgValue_26" fromId="54" toId="26">
</dataflow>
</dataflows>


</stg>
