Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 20:16:54 2025
| Host         : LAPTOP-huy running 64-bit major release  (build 9200)
| Command      : report_methodology -file i2c_core_test_methodology_drc_routed.rpt -pb i2c_core_test_methodology_drc_routed.pb -rpx i2c_core_test_methodology_drc_routed.rpx
| Design       : i2c_core_test
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 26
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 26     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on bus_data_in[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on bus_data_in[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on bus_data_in[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on bus_data_in[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on bus_data_in[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on bus_data_in[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on bus_data_in[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on bus_data_in[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ctrl_reset relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ctrl_rw relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ctrl_start relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ctrl_stop relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on i2c_sda relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on bus_data_out[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on bus_data_out[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on bus_data_out[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on bus_data_out[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on bus_data_out[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on bus_data_out[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on bus_data_out[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on bus_data_out[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on i2c_scl relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on i2c_sda relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on status_busy relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on status_done relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on status_error relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>


