#OPTIONS:"|-layerid|0|-orig_srs|/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/synwork/MantaTest_First_Implementation_comp.srs|-top|top_level|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-lattice|-I|/home/user/SDR-HLS/Testing/MantaTest|-I|/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/|-I|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib|-v2001|-devicelib|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|-devicelib|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|-encrypt|-pro|-dup|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fv2001|-lib|work|-fsysv"
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/c_ver":1691686800
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v":1691686808
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v":1691686809
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v":1691686317
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v":1691686317
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh":1691686317
#CUR:"/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v":1716472352
#CUR:"/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv":1716472294
#CUR:"/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v":1716472352
0			"/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/manta.v" verilog
1			"/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/source/top_level.sv" verilog
#Dependency Lists(Uses List)
0 1
1 0
#Dependency Lists(Users Of)
0 1
1 0
#Design Unit to File Association
module work top_level 1
module work \manta.my_logic_analyzer.trig_blk.registers 0
module work \manta.my_logic_analyzer.trig_blk.probe3_trigger 0
module work \manta.my_logic_analyzer.trig_blk.probe2_trigger 0
module work \manta.my_logic_analyzer.trig_blk.probe1_trigger 0
module work \manta.my_logic_analyzer.trig_blk.probe0_trigger 0
module work \manta.my_logic_analyzer.trig_blk 0
module work \manta.my_logic_analyzer.sample_mem 0
module work \manta.my_logic_analyzer.fsm.registers 0
module work \manta.my_logic_analyzer.fsm 0
module work \manta.my_logic_analyzer 0
module work \manta.interface.uart_tx 0
module work \manta.interface.uart_rx 0
module work \manta.interface.bridge_tx 0
module work \manta.interface.bridge_rx 0
module work \manta.interface 0
module work manta 0
