{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572720054206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572720054207 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572720054263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572720054401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572720054401 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572720055156 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572720055221 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572720056271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572720056271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572720056364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572720056364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572720056364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572720056364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572720056364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572720056364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572720056364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572720056364 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572720056364 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572720056387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572720056387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572720056387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572720056387 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572720056404 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572720059148 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572720059151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572720059203 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: counted\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: counted\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: counted\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: counted\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~46  from: datad  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~47  from: datab  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~47  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~48  from: datab  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: counted\|Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~48  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|StageOut\[43\]~3  from: datad  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|StageOut\[43\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|StageOut\[44\]~2  from: datad  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|StageOut\[44\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|StageOut\[45\]~1  from: datad  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|StageOut\[45\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|StageOut\[46\]~0  from: datad  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|StageOut\[46\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~10  from: cin  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~12  from: cin  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~6  from: cin  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~8  from: cin  to: combout " "Cell: monthDayCalc\|Mod0\|auto_generated\|divider\|divider\|op_5~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~16  from: datad  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[43\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[44\]~13  from: datad  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[44\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[45\]~12  from: datab  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[45\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[46\]~11  from: datab  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[46\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[47\]~10  from: datab  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|StageOut\[47\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Cell: monthDayCalc\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|StageOut\[43\]~3  from: datad  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|StageOut\[43\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|StageOut\[44\]~2  from: datad  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|StageOut\[44\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|StageOut\[45\]~1  from: datad  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|StageOut\[45\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|StageOut\[46\]~0  from: datad  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|StageOut\[46\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~6  from: cin  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~8  from: cin  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~10  from: cin  to: combout " "Cell: monthDayCalc\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[43\]~16  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[43\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[44\]~15  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[44\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[45\]~14  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[45\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[46\]~13  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[46\]~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[47\]~0  from: datad  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|StageOut\[47\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~10  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~6  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~8  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~10  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~10  from: dataa  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~10  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~6  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~6  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~8  from: cin  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~8  from: dataa  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~8  from: datab  to: combout " "Cell: monthDayCalc\|Mod3\|auto_generated\|divider\|divider\|op_5~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|StageOut\[31\]~51  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|StageOut\[31\]~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|StageOut\[32\]~50  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|StageOut\[32\]~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|StageOut\[33\]~49  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|StageOut\[33\]~49  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|StageOut\[34\]~48  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|StageOut\[34\]~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~6  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~8  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_3~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~6  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~6  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~6  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~8  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~8  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~8  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_4~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~6  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~6  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~8  from: cin  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~8  from: dataa  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~8  from: datab  to: combout " "Cell: monthDayCalc\|Mod4\|auto_generated\|divider\|divider\|op_5~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~51  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~52  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~43  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~44  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~45  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~45  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~28  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[1\]~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~30  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[1\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~30  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~31  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[1\]~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~31  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~24  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[2\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~26  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[2\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~26  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[2\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~27  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[2\]~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~27  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[2\]~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~20  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[3\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~20  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[3\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~21  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[3\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~21  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[3\]~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~14  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[4\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~14  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[4\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~15  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[4\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~15  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[4\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[5\]~10  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[5\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[5\]~11  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[5\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[5\]~5  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[5\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[5\]~6  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[5\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[5\]~7  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[5\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572720059264 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1572720059264 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572720059277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572720059288 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572720059306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572720059373 ""}  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572720059373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dualSevenSeg:dualSevenSegCNT\|Mux15~0  " "Automatically promoted node dualSevenSeg:dualSevenSegCNT\|Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572720059373 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572720059373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dualSevenSeg:dualSevenSegCNT\|Mux7~0  " "Automatically promoted node dualSevenSeg:dualSevenSegCNT\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572720059373 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572720059373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dualSevenSeg:dualSevenSegMD\|Mux15~0  " "Automatically promoted node dualSevenSeg:dualSevenSegMD\|Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572720059377 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572720059377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dualSevenSeg:dualSevenSegMD\|Mux7~0  " "Automatically promoted node dualSevenSeg:dualSevenSegMD\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572720059377 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572720059377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divide\|clock_out\[0\]  " "Automatically promoted node clock_divider:clock_divide\|clock_out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572720059377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[0\] " "Destination node count\[0\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572720059377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[3\] " "Destination node count\[3\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572720059377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[4\] " "Destination node count\[4\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572720059377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[5\] " "Destination node count\[5\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572720059377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[6\] " "Destination node count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572720059377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divide\|clock_out\[0\]~8 " "Destination node clock_divider:clock_divide\|clock_out\[0\]~8" {  } { { "clock_divider.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/clock_divider.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572720059377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572720059377 ""}  } { { "clock_divider.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/clock_divider.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572720059377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572720060178 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572720060178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572720060181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572720060184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572720060188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572720060189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572720060189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572720060190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572720060425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572720060425 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572720060425 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572720060623 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1572720060623 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572720060623 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572720060797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572720063828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572720064431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572720064568 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572720068727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572720068727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572720070193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.2% " "1e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1572720073903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572720074227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572720074227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572720081730 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572720081730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572720081738 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.87 " "Total time spent on timing analysis during the Fitter is 3.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572720082129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572720082166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572720083164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572720083164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572720084301 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572720086067 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572720086473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572720086841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5647 " "Peak virtual memory: 5647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572720087601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 12:41:27 2019 " "Processing ended: Sat Nov 02 12:41:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572720087601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572720087601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572720087601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572720087601 ""}
