0.7
2020.2
<<<<<<< HEAD
Apr 18 2022
16:05:34
E:/Vivado/steve/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1666565483,verilog,,,,glbl,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/ALU_decoder.sv,1666574919,systemVerilog,,E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/control_unit.sv,,ALU_decoder,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/control_unit.sv,1666575498,systemVerilog,,E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/control_unit_tb.sv,,control_unit,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/control_unit_tb.sv,1666576778,systemVerilog,,,,control_unit_tb,,uvm,,,,,,
=======
<<<<<<< HEAD
Apr 18 2022
16:05:34
C:/Users/steve/Downloads/riscvsingle_top.sv,1666471410,systemVerilog,,,,testbench;top,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender.sv,1666505672,systemVerilog,,E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender_tb.sv,,sign_extender,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender_tb.sv,1666505346,systemVerilog,,,,sign_extender_tb,,uvm,,,,,,
=======
Jun 10 2021
20:04:57
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc.sv,1666550562,systemVerilog,,,,tb_pc,,uvm,,,,,,
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv,1666553508,systemVerilog,,,,tb_pc_plus_4,,uvm,,,,,,
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_target.sv,1666555007,systemVerilog,,,,tb_pc_target,,uvm,,,,,,
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv,1666558824,systemVerilog,,,,tb_register_file,,uvm,,,,,,
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc.sv,1666550560,systemVerilog,,C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc.sv,,pc,,uvm,,,,,,
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_plus_4.sv,1666552915,systemVerilog,,C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_plus_4.sv,,pc_plus_4,,uvm,,,,,,
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/pc_target.sv,1666553901,systemVerilog,,C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_pc_target.sv,,pc_target,,uvm,,,,,,
C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/register_file.sv,1666556580,systemVerilog,,C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv,,register_file,,uvm,,,,,,
>>>>>>> master
>>>>>>> master
