# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../copy1_poc.srcs/sources_1/imports/new/axi_fifo.vhd" \
"../../../../copy1_poc.srcs/sources_1/imports/new/copy1_wrapper.vhdl" \
"../../../../copy1_poc.srcs/sources_1/imports/new/entity_node.vhdl" \
"../../../../copy1_poc.srcs/sources_1/imports/new/copy1_tb.vhdl" \

# Do not sort compile order
nosort
