{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583102775023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583102775024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  1 16:46:14 2020 " "Processing started: Sun Mar  1 16:46:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583102775024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102775024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad06 -c actividad06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad06 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102775025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583102775288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583102775289 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../actividad05/ALU.v " "Can't analyze file -- file ../actividad05/ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583102789218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583102789225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583102789226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_tb " "Found entity 1: memoria_tb" {  } { { "memoria_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583102789228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoria " "Elaborating entity \"memoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583102789348 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datoSalida memoria.v(12) " "Verilog HDL Always Construct warning at memoria.v(12): inferring latch(es) for variable \"datoSalida\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583102789350 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[0\] memoria.v(18) " "Inferred latch for \"datoSalida\[0\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789351 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[1\] memoria.v(18) " "Inferred latch for \"datoSalida\[1\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789351 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[2\] memoria.v(18) " "Inferred latch for \"datoSalida\[2\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789352 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[3\] memoria.v(18) " "Inferred latch for \"datoSalida\[3\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789352 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[4\] memoria.v(18) " "Inferred latch for \"datoSalida\[4\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789352 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[5\] memoria.v(18) " "Inferred latch for \"datoSalida\[5\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789352 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[6\] memoria.v(18) " "Inferred latch for \"datoSalida\[6\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789352 "|memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoSalida\[7\] memoria.v(18) " "Inferred latch for \"datoSalida\[7\]\" at memoria.v(18)" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102789352 "|memoria"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "memoria.v" "" { Text "/home/jorozco/Documentos/semArq/actividad06/memoria.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583102790899 "|memoria|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583102790899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1885 " "Implemented 1885 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583102790900 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583102790900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1860 " "Implemented 1860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583102790900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583102790900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "905 " "Peak virtual memory: 905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583102791051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  1 16:46:31 2020 " "Processing ended: Sun Mar  1 16:46:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583102791051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583102791051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583102791051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583102791051 ""}
