# 
# Synthesis run script generated by Vivado
# 

set_param gui.test TreeTableDev
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7z020clg484-1
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.cache/wt [current_project]
set_property parent.project_path C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
read_verilog -library xil_defaultlib {
  C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v
  C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/testbench.v
}
read_xdc C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc
set_property used_in_implementation false [get_files C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc]

catch { write_hwdef -file testbench.hwdef }
synth_design -top testbench -part xc7z020clg484-1
write_checkpoint testbench.dcp
catch { report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb }
