<dec f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='134' type='1'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='132'>/// Can load/store 2 registers/cycle, but needs an extra cycle if the access
    /// is not 64-bit aligned.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3825' c='_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='275' u='r' c='_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
