
STM32_ETHERNET3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000177d0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000034fc  080179d0  080179d0  000189d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801aecc  0801aecc  0001c1d0  2**0
                  CONTENTS
  4 .ARM          00000008  0801aecc  0801aecc  0001becc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801aed4  0801aed4  0001c1d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801aed4  0801aed4  0001bed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801aed8  0801aed8  0001bed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0801aedc  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000090  0801af6c  0001c090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000130  0801b00c  0001c130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00013ae4  200001d0  0801b0ac  0001c1d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20013cb4  0801b0ac  0001ccb4  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0001c1d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00038459  00000000  00000000  0001c1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009420  00000000  00000000  00054657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002858  00000000  00000000  0005da78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001ffe  00000000  00000000  000602d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003c0d7  00000000  00000000  000622ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000411bf  00000000  00000000  0009e3a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00128c2e  00000000  00000000  000df564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00208192  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000ae40  00000000  00000000  002081d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000004d  00000000  00000000  00213018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d0 	.word	0x200001d0
 800021c:	00000000 	.word	0x00000000
 8000220:	080179b8 	.word	0x080179b8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d4 	.word	0x200001d4
 800023c:	080179b8 	.word	0x080179b8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <BL_Flag_InitBackupDomain>:


#include "bl_flag.h"

void BL_Flag_InitBackupDomain(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
    __HAL_RCC_PWR_CLK_ENABLE();
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <BL_Flag_InitBackupDomain+0x38>)
 8000624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000626:	4a0b      	ldr	r2, [pc, #44]	@ (8000654 <BL_Flag_InitBackupDomain+0x38>)
 8000628:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800062c:	6413      	str	r3, [r2, #64]	@ 0x40
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <BL_Flag_InitBackupDomain+0x38>)
 8000630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]
    HAL_PWR_EnableBkUpAccess();            // allow write to backup domain :contentReference[oaicite:3]{index=3}
 800063a:	f004 f9f5 	bl	8004a28 <HAL_PWR_EnableBkUpAccess>
    // Optional but commonly done:
    __HAL_RCC_RTC_ENABLE();                // if RTC clocking is used in your project
 800063e:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <BL_Flag_InitBackupDomain+0x38>)
 8000640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <BL_Flag_InitBackupDomain+0x38>)
 8000644:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000648:	6713      	str	r3, [r2, #112]	@ 0x70
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40023800 	.word	0x40023800

08000658 <BL_Flag_IsOtaRequested>:
    BL_Flag_InitBackupDomain();
    HAL_RTCEx_BKUPWrite(hrtc, BL_OTA_BKP_REG, BL_OTA_MAGIC);
}

uint8_t BL_Flag_IsOtaRequested(RTC_HandleTypeDef *hrtc)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
    uint32_t v = HAL_RTCEx_BKUPRead(hrtc, BL_OTA_BKP_REG);
 8000660:	2100      	movs	r1, #0
 8000662:	6878      	ldr	r0, [r7, #4]
 8000664:	f005 fd6c 	bl	8006140 <HAL_RTCEx_BKUPRead>
 8000668:	60f8      	str	r0, [r7, #12]
    return (v == BL_OTA_MAGIC) ? 1u : 0u;
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	4a04      	ldr	r2, [pc, #16]	@ (8000680 <BL_Flag_IsOtaRequested+0x28>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d101      	bne.n	8000676 <BL_Flag_IsOtaRequested+0x1e>
 8000672:	2301      	movs	r3, #1
 8000674:	e000      	b.n	8000678 <BL_Flag_IsOtaRequested+0x20>
 8000676:	2300      	movs	r3, #0
}
 8000678:	4618      	mov	r0, r3
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	b00710ad 	.word	0xb00710ad

08000684 <BL_Flag_ClearOtaRequest>:

void BL_Flag_ClearOtaRequest(RTC_HandleTypeDef *hrtc)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
    BL_Flag_InitBackupDomain();
 800068c:	f7ff ffc6 	bl	800061c <BL_Flag_InitBackupDomain>
    HAL_RTCEx_BKUPWrite(hrtc, BL_OTA_BKP_REG, 0u);
 8000690:	2200      	movs	r2, #0
 8000692:	2100      	movs	r1, #0
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f005 fd39 	bl	800610c <HAL_RTCEx_BKUPWrite>
}
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <drop_bytes>:

static uint8_t s_rxbuf[COMM_RXBUF_SIZE];
static size_t  s_rxlen = 0;

static void drop_bytes(size_t n)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
    if (n == 0 || s_rxlen == 0) return;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d01e      	beq.n	80006f0 <drop_bytes+0x4c>
 80006b2:	4b11      	ldr	r3, [pc, #68]	@ (80006f8 <drop_bytes+0x54>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d01a      	beq.n	80006f0 <drop_bytes+0x4c>
    if (n >= s_rxlen) { s_rxlen = 0; return; }
 80006ba:	4b0f      	ldr	r3, [pc, #60]	@ (80006f8 <drop_bytes+0x54>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	687a      	ldr	r2, [r7, #4]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	d303      	bcc.n	80006cc <drop_bytes+0x28>
 80006c4:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <drop_bytes+0x54>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	e012      	b.n	80006f2 <drop_bytes+0x4e>
    memmove(s_rxbuf, s_rxbuf + n, s_rxlen - n);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4a0b      	ldr	r2, [pc, #44]	@ (80006fc <drop_bytes+0x58>)
 80006d0:	1899      	adds	r1, r3, r2
 80006d2:	4b09      	ldr	r3, [pc, #36]	@ (80006f8 <drop_bytes+0x54>)
 80006d4:	681a      	ldr	r2, [r3, #0]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	1ad3      	subs	r3, r2, r3
 80006da:	461a      	mov	r2, r3
 80006dc:	4807      	ldr	r0, [pc, #28]	@ (80006fc <drop_bytes+0x58>)
 80006de:	f016 f957 	bl	8016990 <memmove>
    s_rxlen -= n;
 80006e2:	4b05      	ldr	r3, [pc, #20]	@ (80006f8 <drop_bytes+0x54>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	4a03      	ldr	r2, [pc, #12]	@ (80006f8 <drop_bytes+0x54>)
 80006ec:	6013      	str	r3, [r2, #0]
 80006ee:	e000      	b.n	80006f2 <drop_bytes+0x4e>
    if (n == 0 || s_rxlen == 0) return;
 80006f0:	bf00      	nop
}
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	200011ec 	.word	0x200011ec
 80006fc:	200001ec 	.word	0x200001ec

08000700 <comm_ota_rx_bytes>:

/* Call from tcp_server_recv() after copying pbuf chain */
void comm_ota_rx_bytes(const uint8_t *data, size_t len)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b086      	sub	sp, #24
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	6039      	str	r1, [r7, #0]
    if (!data || len == 0) return;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d070      	beq.n	80007f2 <comm_ota_rx_bytes+0xf2>
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d06d      	beq.n	80007f2 <comm_ota_rx_bytes+0xf2>

    /* Append with simple overflow policy: drop oldest bytes (never drop in middle of a frame ideally) */
    if (len > (COMM_RXBUF_SIZE - s_rxlen)) {
 8000716:	4b3b      	ldr	r3, [pc, #236]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800071e:	683a      	ldr	r2, [r7, #0]
 8000720:	429a      	cmp	r2, r3
 8000722:	d912      	bls.n	800074a <comm_ota_rx_bytes+0x4a>
        size_t need = len - (COMM_RXBUF_SIZE - s_rxlen);
 8000724:	4b37      	ldr	r3, [pc, #220]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	4413      	add	r3, r2
 800072c:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8000730:	617b      	str	r3, [r7, #20]
        if (need >= s_rxlen) {
 8000732:	4b34      	ldr	r3, [pc, #208]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	697a      	ldr	r2, [r7, #20]
 8000738:	429a      	cmp	r2, r3
 800073a:	d303      	bcc.n	8000744 <comm_ota_rx_bytes+0x44>
            s_rxlen = 0;
 800073c:	4b31      	ldr	r3, [pc, #196]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	e002      	b.n	800074a <comm_ota_rx_bytes+0x4a>
        } else {
            drop_bytes(need);
 8000744:	6978      	ldr	r0, [r7, #20]
 8000746:	f7ff ffad 	bl	80006a4 <drop_bytes>
        }
    }

    memcpy(s_rxbuf + s_rxlen, data, len);
 800074a:	4b2e      	ldr	r3, [pc, #184]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a2e      	ldr	r2, [pc, #184]	@ (8000808 <comm_ota_rx_bytes+0x108>)
 8000750:	4413      	add	r3, r2
 8000752:	683a      	ldr	r2, [r7, #0]
 8000754:	6879      	ldr	r1, [r7, #4]
 8000756:	4618      	mov	r0, r3
 8000758:	f016 fa07 	bl	8016b6a <memcpy>
    s_rxlen += len;
 800075c:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	4413      	add	r3, r2
 8000764:	4a27      	ldr	r2, [pc, #156]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 8000766:	6013      	str	r3, [r2, #0]

    for (;;) {
        /* Find SOF */
        while (s_rxlen && s_rxbuf[0] != ETX_OTA_SOF) {
 8000768:	e002      	b.n	8000770 <comm_ota_rx_bytes+0x70>
            drop_bytes(1);
 800076a:	2001      	movs	r0, #1
 800076c:	f7ff ff9a 	bl	80006a4 <drop_bytes>
        while (s_rxlen && s_rxbuf[0] != ETX_OTA_SOF) {
 8000770:	4b24      	ldr	r3, [pc, #144]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d003      	beq.n	8000780 <comm_ota_rx_bytes+0x80>
 8000778:	4b23      	ldr	r3, [pc, #140]	@ (8000808 <comm_ota_rx_bytes+0x108>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2baa      	cmp	r3, #170	@ 0xaa
 800077e:	d1f4      	bne.n	800076a <comm_ota_rx_bytes+0x6a>
        }
        if (s_rxlen < 4) return; /* need SOF+TYPE+LEN(2) */
 8000780:	4b20      	ldr	r3, [pc, #128]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b03      	cmp	r3, #3
 8000786:	d936      	bls.n	80007f6 <comm_ota_rx_bytes+0xf6>

        uint8_t  typ  = s_rxbuf[1];
 8000788:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <comm_ota_rx_bytes+0x108>)
 800078a:	785b      	ldrb	r3, [r3, #1]
 800078c:	74fb      	strb	r3, [r7, #19]
        uint16_t dlen = (uint16_t)(s_rxbuf[2] | ((uint16_t)s_rxbuf[3] << 8));
 800078e:	4b1e      	ldr	r3, [pc, #120]	@ (8000808 <comm_ota_rx_bytes+0x108>)
 8000790:	789b      	ldrb	r3, [r3, #2]
 8000792:	b21a      	sxth	r2, r3
 8000794:	4b1c      	ldr	r3, [pc, #112]	@ (8000808 <comm_ota_rx_bytes+0x108>)
 8000796:	78db      	ldrb	r3, [r3, #3]
 8000798:	b21b      	sxth	r3, r3
 800079a:	021b      	lsls	r3, r3, #8
 800079c:	b21b      	sxth	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	823b      	strh	r3, [r7, #16]
        (void)typ;

        /* Total frame size */
        size_t total = 1u + 1u + 2u + (size_t)dlen + 4u + 1u;
 80007a4:	8a3b      	ldrh	r3, [r7, #16]
 80007a6:	3309      	adds	r3, #9
 80007a8:	60fb      	str	r3, [r7, #12]

        /* Sanity */
        if (total < (1u+1u+2u+4u+1u) || total > COMM_RXBUF_SIZE) {
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2b08      	cmp	r3, #8
 80007ae:	d903      	bls.n	80007b8 <comm_ota_rx_bytes+0xb8>
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80007b6:	d903      	bls.n	80007c0 <comm_ota_rx_bytes+0xc0>
            /* Bad length → resync by dropping SOF */
            drop_bytes(1);
 80007b8:	2001      	movs	r0, #1
 80007ba:	f7ff ff73 	bl	80006a4 <drop_bytes>
            continue;
 80007be:	e017      	b.n	80007f0 <comm_ota_rx_bytes+0xf0>
        }

        if (s_rxlen < total) {
 80007c0:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <comm_ota_rx_bytes+0x104>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	68fa      	ldr	r2, [r7, #12]
 80007c6:	429a      	cmp	r2, r3
 80007c8:	d817      	bhi.n	80007fa <comm_ota_rx_bytes+0xfa>
            /* wait for more bytes */
            return;
        }

        if (s_rxbuf[total - 1] != ETX_OTA_EOF) {
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	3b01      	subs	r3, #1
 80007ce:	4a0e      	ldr	r2, [pc, #56]	@ (8000808 <comm_ota_rx_bytes+0x108>)
 80007d0:	5cd3      	ldrb	r3, [r2, r3]
 80007d2:	2bbb      	cmp	r3, #187	@ 0xbb
 80007d4:	d003      	beq.n	80007de <comm_ota_rx_bytes+0xde>
            /* Bad EOF → resync by dropping SOF */
            drop_bytes(1);
 80007d6:	2001      	movs	r0, #1
 80007d8:	f7ff ff64 	bl	80006a4 <drop_bytes>
            continue;
 80007dc:	e008      	b.n	80007f0 <comm_ota_rx_bytes+0xf0>
        }

        /* We have a full frame. Post to OTA worker. */
        etx_ota_post_frame(s_rxbuf, (uint16_t)total);
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	4619      	mov	r1, r3
 80007e4:	4808      	ldr	r0, [pc, #32]	@ (8000808 <comm_ota_rx_bytes+0x108>)
 80007e6:	f000 fa4d 	bl	8000c84 <etx_ota_post_frame>

        /* Consume */
        drop_bytes(total);
 80007ea:	68f8      	ldr	r0, [r7, #12]
 80007ec:	f7ff ff5a 	bl	80006a4 <drop_bytes>
    for (;;) {
 80007f0:	e7ba      	b.n	8000768 <comm_ota_rx_bytes+0x68>
    if (!data || len == 0) return;
 80007f2:	bf00      	nop
 80007f4:	e002      	b.n	80007fc <comm_ota_rx_bytes+0xfc>
        if (s_rxlen < 4) return; /* need SOF+TYPE+LEN(2) */
 80007f6:	bf00      	nop
 80007f8:	e000      	b.n	80007fc <comm_ota_rx_bytes+0xfc>
            return;
 80007fa:	bf00      	nop
    }
}
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	200011ec 	.word	0x200011ec
 8000808:	200001ec 	.word	0x200001ec

0800080c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000810:	4b0d      	ldr	r3, [pc, #52]	@ (8000848 <MX_CRC_Init+0x3c>)
 8000812:	4a0e      	ldr	r2, [pc, #56]	@ (800084c <MX_CRC_Init+0x40>)
 8000814:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000816:	4b0c      	ldr	r3, [pc, #48]	@ (8000848 <MX_CRC_Init+0x3c>)
 8000818:	2200      	movs	r2, #0
 800081a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800081c:	4b0a      	ldr	r3, [pc, #40]	@ (8000848 <MX_CRC_Init+0x3c>)
 800081e:	2200      	movs	r2, #0
 8000820:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000822:	4b09      	ldr	r3, [pc, #36]	@ (8000848 <MX_CRC_Init+0x3c>)
 8000824:	2200      	movs	r2, #0
 8000826:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000828:	4b07      	ldr	r3, [pc, #28]	@ (8000848 <MX_CRC_Init+0x3c>)
 800082a:	2200      	movs	r2, #0
 800082c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800082e:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <MX_CRC_Init+0x3c>)
 8000830:	2201      	movs	r2, #1
 8000832:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000834:	4804      	ldr	r0, [pc, #16]	@ (8000848 <MX_CRC_Init+0x3c>)
 8000836:	f002 f911 	bl	8002a5c <HAL_CRC_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000840:	f001 f944 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	200011f0 	.word	0x200011f0
 800084c:	40023000 	.word	0x40023000

08000850 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a0a      	ldr	r2, [pc, #40]	@ (8000888 <HAL_CRC_MspInit+0x38>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d10b      	bne.n	800087a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <HAL_CRC_MspInit+0x3c>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a09      	ldr	r2, [pc, #36]	@ (800088c <HAL_CRC_MspInit+0x3c>)
 8000868:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b07      	ldr	r3, [pc, #28]	@ (800088c <HAL_CRC_MspInit+0x3c>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800087a:	bf00      	nop
 800087c:	3714      	adds	r7, #20
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40023000 	.word	0x40023000
 800088c:	40023800 	.word	0x40023800

08000890 <etx_ota_set_resp_sender>:

static etx_tx_fn_t s_resp_tx  = NULL;
static void       *s_resp_ctx = NULL;

void etx_ota_set_resp_sender(etx_tx_fn_t fn, void *ctx)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
    s_resp_tx  = fn;
 800089a:	4a06      	ldr	r2, [pc, #24]	@ (80008b4 <etx_ota_set_resp_sender+0x24>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	6013      	str	r3, [r2, #0]
    s_resp_ctx = ctx;
 80008a0:	4a05      	ldr	r2, [pc, #20]	@ (80008b8 <etx_ota_set_resp_sender+0x28>)
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	6013      	str	r3, [r2, #0]
}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20001214 	.word	0x20001214
 80008b8:	20001218 	.word	0x20001218

080008bc <crc32_stm32_bytes>:

/* -------------------- CRC32 (STM32 poly) -------------------- */
static uint32_t crc32_stm32_bytes(const uint8_t *data, uint32_t len)
{
 80008bc:	b480      	push	{r7}
 80008be:	b087      	sub	sp, #28
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
 80008c4:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 80008c6:	f04f 33ff 	mov.w	r3, #4294967295
 80008ca:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; ++i) {
 80008cc:	2300      	movs	r3, #0
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	e01e      	b.n	8000910 <crc32_stm32_bytes+0x54>
        crc ^= ((uint32_t)data[i] << 24);
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	693b      	ldr	r3, [r7, #16]
 80008d6:	4413      	add	r3, r2
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	061b      	lsls	r3, r3, #24
 80008dc:	697a      	ldr	r2, [r7, #20]
 80008de:	4053      	eors	r3, r2
 80008e0:	617b      	str	r3, [r7, #20]
        for (uint8_t b = 0; b < 8; ++b) {
 80008e2:	2300      	movs	r3, #0
 80008e4:	73fb      	strb	r3, [r7, #15]
 80008e6:	e00d      	b.n	8000904 <crc32_stm32_bytes+0x48>
            crc = (crc & 0x80000000u) ? ((crc << 1) ^ 0x04C11DB7u) : (crc << 1);
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	da04      	bge.n	80008f8 <crc32_stm32_bytes+0x3c>
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	005a      	lsls	r2, r3, #1
 80008f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000928 <crc32_stm32_bytes+0x6c>)
 80008f4:	4053      	eors	r3, r2
 80008f6:	e001      	b.n	80008fc <crc32_stm32_bytes+0x40>
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	617b      	str	r3, [r7, #20]
        for (uint8_t b = 0; b < 8; ++b) {
 80008fe:	7bfb      	ldrb	r3, [r7, #15]
 8000900:	3301      	adds	r3, #1
 8000902:	73fb      	strb	r3, [r7, #15]
 8000904:	7bfb      	ldrb	r3, [r7, #15]
 8000906:	2b07      	cmp	r3, #7
 8000908:	d9ee      	bls.n	80008e8 <crc32_stm32_bytes+0x2c>
    for (uint32_t i = 0; i < len; ++i) {
 800090a:	693b      	ldr	r3, [r7, #16]
 800090c:	3301      	adds	r3, #1
 800090e:	613b      	str	r3, [r7, #16]
 8000910:	693a      	ldr	r2, [r7, #16]
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	429a      	cmp	r2, r3
 8000916:	d3dc      	bcc.n	80008d2 <crc32_stm32_bytes+0x16>
        }
    }
    return crc;
 8000918:	697b      	ldr	r3, [r7, #20]
}
 800091a:	4618      	mov	r0, r3
 800091c:	371c      	adds	r7, #28
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	04c11db7 	.word	0x04c11db7

0800092c <ota_uart_write>:

/* -------------------- UART logging (optional) -------------------- */
static void ota_uart_write(const char *s)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
    if (!s) return;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d00b      	beq.n	8000952 <ota_uart_write+0x26>
    HAL_UART_Transmit(&huart3, (uint8_t*)s, (uint16_t)strlen(s), HAL_MAX_DELAY);
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff fc80 	bl	8000240 <strlen>
 8000940:	4603      	mov	r3, r0
 8000942:	b29a      	uxth	r2, r3
 8000944:	f04f 33ff 	mov.w	r3, #4294967295
 8000948:	6879      	ldr	r1, [r7, #4]
 800094a:	4804      	ldr	r0, [pc, #16]	@ (800095c <ota_uart_write+0x30>)
 800094c:	f006 f914 	bl	8006b78 <HAL_UART_Transmit>
 8000950:	e000      	b.n	8000954 <ota_uart_write+0x28>
    if (!s) return;
 8000952:	bf00      	nop
}
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20003c1c 	.word	0x20003c1c

08000960 <OTA_LOGF>:

void OTA_LOGF(const char *fmt, ...)
{
 8000960:	b40f      	push	{r0, r1, r2, r3}
 8000962:	b580      	push	{r7, lr}
 8000964:	b0c2      	sub	sp, #264	@ 0x108
 8000966:	af00      	add	r7, sp, #0
    char buf[256];
    va_list ap;
    va_start(ap, fmt);
 8000968:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800096c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000970:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000974:	601a      	str	r2, [r3, #0]
    int n = vsnprintf(buf, sizeof buf, fmt, ap);
 8000976:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800097a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800097e:	1d38      	adds	r0, r7, #4
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000986:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800098a:	f015 ff4f 	bl	801682c <vsniprintf>
 800098e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    va_end(ap);

    if (n <= 0) return;
 8000992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000996:	2b00      	cmp	r3, #0
 8000998:	dd14      	ble.n	80009c4 <OTA_LOGF+0x64>
    if (n >= (int)sizeof(buf)) n = (int)sizeof(buf) - 1;
 800099a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800099e:	2bff      	cmp	r3, #255	@ 0xff
 80009a0:	dd02      	ble.n	80009a8 <OTA_LOGF+0x48>
 80009a2:	23ff      	movs	r3, #255	@ 0xff
 80009a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    buf[n] = 0;
 80009a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80009ac:	f5a3 7282 	sub.w	r2, r3, #260	@ 0x104
 80009b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80009b4:	4413      	add	r3, r2
 80009b6:	2200      	movs	r2, #0
 80009b8:	701a      	strb	r2, [r3, #0]
    ota_uart_write(buf);
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ffb5 	bl	800092c <ota_uart_write>
 80009c2:	e000      	b.n	80009c6 <OTA_LOGF+0x66>
    if (n <= 0) return;
 80009c4:	bf00      	nop
}
 80009c6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80009ca:	46bd      	mov	sp, r7
 80009cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80009d0:	b004      	add	sp, #16
 80009d2:	4770      	bx	lr

080009d4 <etx_ota_send_resp>:

/* -------------------- Send ACK/NACK response frame -------------------- */
static void etx_ota_send_resp(uint8_t status)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
    ETX_OTA_RESP_ rsp =
 80009de:	f107 030c 	add.w	r3, r7, #12
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	811a      	strh	r2, [r3, #8]
 80009ea:	23aa      	movs	r3, #170	@ 0xaa
 80009ec:	733b      	strb	r3, [r7, #12]
 80009ee:	2303      	movs	r3, #3
 80009f0:	737b      	strb	r3, [r7, #13]
 80009f2:	2301      	movs	r3, #1
 80009f4:	81fb      	strh	r3, [r7, #14]
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	743b      	strb	r3, [r7, #16]
 80009fa:	23bb      	movs	r3, #187	@ 0xbb
 80009fc:	757b      	strb	r3, [r7, #21]
        .data_len    = 1u,
        .status      = status,
        .eof         = ETX_OTA_EOF
    };

    rsp.crc = crc32_stm32_bytes(&rsp.status, 1u);
 80009fe:	f107 030c 	add.w	r3, r7, #12
 8000a02:	3304      	adds	r3, #4
 8000a04:	2101      	movs	r1, #1
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff58 	bl	80008bc <crc32_stm32_bytes>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	f8c7 3011 	str.w	r3, [r7, #17]

    if (s_resp_tx) {
 8000a12:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <etx_ota_send_resp+0x70>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d008      	beq.n	8000a2c <etx_ota_send_resp+0x58>
        /* Must be lwIP-safe wrapper (tcpip_callback) */
        s_resp_tx((const uint8_t*)&rsp, (uint16_t)sizeof(rsp), s_resp_ctx);
 8000a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a44 <etx_ota_send_resp+0x70>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a48 <etx_ota_send_resp+0x74>)
 8000a20:	6812      	ldr	r2, [r2, #0]
 8000a22:	f107 000c 	add.w	r0, r7, #12
 8000a26:	210a      	movs	r1, #10
 8000a28:	4798      	blx	r3
    } else {
        /* fallback: UART */
        HAL_UART_Transmit(&huart3, (uint8_t*)&rsp, (uint16_t)sizeof(rsp), HAL_MAX_DELAY);
    }
}
 8000a2a:	e007      	b.n	8000a3c <etx_ota_send_resp+0x68>
        HAL_UART_Transmit(&huart3, (uint8_t*)&rsp, (uint16_t)sizeof(rsp), HAL_MAX_DELAY);
 8000a2c:	f107 010c 	add.w	r1, r7, #12
 8000a30:	f04f 33ff 	mov.w	r3, #4294967295
 8000a34:	220a      	movs	r2, #10
 8000a36:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <etx_ota_send_resp+0x78>)
 8000a38:	f006 f89e 	bl	8006b78 <HAL_UART_Transmit>
}
 8000a3c:	bf00      	nop
 8000a3e:	3718      	adds	r7, #24
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	20001214 	.word	0x20001214
 8000a48:	20001218 	.word	0x20001218
 8000a4c:	20003c1c 	.word	0x20003c1c

08000a50 <ota_reset_session>:
#ifdef OTA_HAVE_STATE_STR
extern const char* ota_state_str(ETX_OTA_STATE_ s);
#endif

static void ota_reset_session(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
    ota_fw_total_size    = 0u;
 8000a54:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <ota_reset_session+0x2c>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
    ota_fw_received_size = 0u;
 8000a5a:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <ota_reset_session+0x30>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
    ota_fw_crc           = 0u;
 8000a60:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <ota_reset_session+0x34>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
    slot_num_to_write    = 0xFFu;
 8000a66:	4b08      	ldr	r3, [pc, #32]	@ (8000a88 <ota_reset_session+0x38>)
 8000a68:	22ff      	movs	r2, #255	@ 0xff
 8000a6a:	701a      	strb	r2, [r3, #0]
    ota_state            = ETX_OTA_STATE_START;
 8000a6c:	4b07      	ldr	r3, [pc, #28]	@ (8000a8c <ota_reset_session+0x3c>)
 8000a6e:	2201      	movs	r2, #1
 8000a70:	701a      	strb	r2, [r3, #0]
}
 8000a72:	bf00      	nop
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	20001628 	.word	0x20001628
 8000a80:	20001630 	.word	0x20001630
 8000a84:	2000162c 	.word	0x2000162c
 8000a88:	20001634 	.word	0x20001634
 8000a8c:	20001625 	.word	0x20001625

08000a90 <goto_application>:
void goto_application(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
  printf("Jumping to application...\r\n");
 8000a96:	4812      	ldr	r0, [pc, #72]	@ (8000ae0 <goto_application+0x50>)
 8000a98:	f015 fe4e 	bl	8016738 <puts>

  void (*app_reset_handler)(void) =
      (void*)(*((volatile uint32_t*) (ETX_APP_FLASH_ADDR + 4U)));
 8000a9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <goto_application+0x54>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
  void (*app_reset_handler)(void) =
 8000aa0:	607b      	str	r3, [r7, #4]

  // Turn OFF LED before leaving BL
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	4810      	ldr	r0, [pc, #64]	@ (8000ae8 <goto_application+0x58>)
 8000aa8:	f003 ffa4 	bl	80049f4 <HAL_GPIO_WritePin>

  HAL_RCC_DeInit();
 8000aac:	f004 f81c 	bl	8004ae8 <HAL_RCC_DeInit>
  HAL_DeInit();
 8000ab0:	f001 fe6e 	bl	8002790 <HAL_DeInit>
  __set_MSP(*(volatile uint32_t*) ETX_APP_FLASH_ADDR);
 8000ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8000aec <goto_application+0x5c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	f383 8808 	msr	MSP, r3
}
 8000ac0:	bf00      	nop
  SysTick->CTRL = 0;
 8000ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8000af0 <goto_application+0x60>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 8000ac8:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <goto_application+0x60>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	605a      	str	r2, [r3, #4]
  SysTick->VAL  = 0;
 8000ace:	4b08      	ldr	r3, [pc, #32]	@ (8000af0 <goto_application+0x60>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]

  app_reset_handler();
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4798      	blx	r3
}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	080179d0 	.word	0x080179d0
 8000ae4:	08040004 	.word	0x08040004
 8000ae8:	40020400 	.word	0x40020400
 8000aec:	08040000 	.word	0x08040000
 8000af0:	e000e010 	.word	0xe000e010

08000af4 <pool_alloc>:
osMutexDef(OTA_POOL_MUTEX);
osMessageQDef(OTA_Q, OTA_POOL_ITEMS, uint32_t);
osThreadDef(OTA_WORKER, ota_worker, osPriorityNormal, 0, 2048);

static ota_frame_t* pool_alloc(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
    ota_frame_t *f = NULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	607b      	str	r3, [r7, #4]
    if (!s_pool_mutex) return NULL;
 8000afe:	4b1a      	ldr	r3, [pc, #104]	@ (8000b68 <pool_alloc+0x74>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d101      	bne.n	8000b0a <pool_alloc+0x16>
 8000b06:	2300      	movs	r3, #0
 8000b08:	e029      	b.n	8000b5e <pool_alloc+0x6a>

    osMutexWait(s_pool_mutex, osWaitForever);
 8000b0a:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <pool_alloc+0x74>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000b12:	4618      	mov	r0, r3
 8000b14:	f007 fca8 	bl	8008468 <osMutexWait>
    for (uint32_t i = 0; i < OTA_POOL_ITEMS; i++) {
 8000b18:	2300      	movs	r3, #0
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	e016      	b.n	8000b4c <pool_alloc+0x58>
        if (s_pool_used[i] == 0u) {
 8000b1e:	4a13      	ldr	r2, [pc, #76]	@ (8000b6c <pool_alloc+0x78>)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	4413      	add	r3, r2
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d10d      	bne.n	8000b46 <pool_alloc+0x52>
            s_pool_used[i] = 1u;
 8000b2a:	4a10      	ldr	r2, [pc, #64]	@ (8000b6c <pool_alloc+0x78>)
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	4413      	add	r3, r2
 8000b30:	2201      	movs	r2, #1
 8000b32:	701a      	strb	r2, [r3, #0]
            f = &s_pool_mem[i];
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	f240 420c 	movw	r2, #1036	@ 0x40c
 8000b3a:	fb02 f303 	mul.w	r3, r2, r3
 8000b3e:	4a0c      	ldr	r2, [pc, #48]	@ (8000b70 <pool_alloc+0x7c>)
 8000b40:	4413      	add	r3, r2
 8000b42:	607b      	str	r3, [r7, #4]
            break;
 8000b44:	e005      	b.n	8000b52 <pool_alloc+0x5e>
    for (uint32_t i = 0; i < OTA_POOL_ITEMS; i++) {
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	603b      	str	r3, [r7, #0]
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	2b07      	cmp	r3, #7
 8000b50:	d9e5      	bls.n	8000b1e <pool_alloc+0x2a>
        }
    }
    osMutexRelease(s_pool_mutex);
 8000b52:	4b05      	ldr	r3, [pc, #20]	@ (8000b68 <pool_alloc+0x74>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f007 fcd4 	bl	8008504 <osMutexRelease>

    return f;
 8000b5c:	687b      	ldr	r3, [r7, #4]
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	200036a0 	.word	0x200036a0
 8000b6c:	20003698 	.word	0x20003698
 8000b70:	20001638 	.word	0x20001638

08000b74 <pool_free>:

static void pool_free(ota_frame_t *f)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
    if (!f || !s_pool_mutex) return;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d029      	beq.n	8000bd6 <pool_free+0x62>
 8000b82:	4b17      	ldr	r3, [pc, #92]	@ (8000be0 <pool_free+0x6c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d025      	beq.n	8000bd6 <pool_free+0x62>

    osMutexWait(s_pool_mutex, osWaitForever);
 8000b8a:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <pool_free+0x6c>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f04f 31ff 	mov.w	r1, #4294967295
 8000b92:	4618      	mov	r0, r3
 8000b94:	f007 fc68 	bl	8008468 <osMutexWait>
    for (uint32_t i = 0; i < OTA_POOL_ITEMS; i++) {
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60fb      	str	r3, [r7, #12]
 8000b9c:	e012      	b.n	8000bc4 <pool_free+0x50>
        if (f == &s_pool_mem[i]) {
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	f240 420c 	movw	r2, #1036	@ 0x40c
 8000ba4:	fb02 f303 	mul.w	r3, r2, r3
 8000ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8000be4 <pool_free+0x70>)
 8000baa:	4413      	add	r3, r2
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d105      	bne.n	8000bbe <pool_free+0x4a>
            s_pool_used[i] = 0u;
 8000bb2:	4a0d      	ldr	r2, [pc, #52]	@ (8000be8 <pool_free+0x74>)
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
            break;
 8000bbc:	e005      	b.n	8000bca <pool_free+0x56>
    for (uint32_t i = 0; i < OTA_POOL_ITEMS; i++) {
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2b07      	cmp	r3, #7
 8000bc8:	d9e9      	bls.n	8000b9e <pool_free+0x2a>
        }
    }
    osMutexRelease(s_pool_mutex);
 8000bca:	4b05      	ldr	r3, [pc, #20]	@ (8000be0 <pool_free+0x6c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f007 fc98 	bl	8008504 <osMutexRelease>
 8000bd4:	e000      	b.n	8000bd8 <pool_free+0x64>
    if (!f || !s_pool_mutex) return;
 8000bd6:	bf00      	nop
}
 8000bd8:	3710      	adds	r7, #16
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	200036a0 	.word	0x200036a0
 8000be4:	20001638 	.word	0x20001638
 8000be8:	20003698 	.word	0x20003698

08000bec <etx_ota_worker_start>:

/* Call once after kernel is running */
void etx_ota_worker_start(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
    if (s_tid) return;
 8000bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <etx_ota_worker_start+0x74>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d130      	bne.n	8000c5a <etx_ota_worker_start+0x6e>

    memset(s_pool_used, 0, sizeof(s_pool_used));
 8000bf8:	2208      	movs	r2, #8
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	4819      	ldr	r0, [pc, #100]	@ (8000c64 <etx_ota_worker_start+0x78>)
 8000bfe:	f015 fee1 	bl	80169c4 <memset>

    s_pool_mutex = osMutexCreate(osMutex(OTA_POOL_MUTEX));
 8000c02:	4819      	ldr	r0, [pc, #100]	@ (8000c68 <etx_ota_worker_start+0x7c>)
 8000c04:	f007 fc17 	bl	8008436 <osMutexCreate>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	4a18      	ldr	r2, [pc, #96]	@ (8000c6c <etx_ota_worker_start+0x80>)
 8000c0c:	6013      	str	r3, [r2, #0]
    s_q          = osMessageCreate(osMessageQ(OTA_Q), NULL);
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4817      	ldr	r0, [pc, #92]	@ (8000c70 <etx_ota_worker_start+0x84>)
 8000c12:	f007 fd71 	bl	80086f8 <osMessageCreate>
 8000c16:	4603      	mov	r3, r0
 8000c18:	4a16      	ldr	r2, [pc, #88]	@ (8000c74 <etx_ota_worker_start+0x88>)
 8000c1a:	6013      	str	r3, [r2, #0]

    if (!s_pool_mutex || !s_q) {
 8000c1c:	4b13      	ldr	r3, [pc, #76]	@ (8000c6c <etx_ota_worker_start+0x80>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d003      	beq.n	8000c2c <etx_ota_worker_start+0x40>
 8000c24:	4b13      	ldr	r3, [pc, #76]	@ (8000c74 <etx_ota_worker_start+0x88>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d108      	bne.n	8000c3e <etx_ota_worker_start+0x52>
        OTA_LOGF("[OTA] worker_start FAILED mutex=%p q=%p\r\n", s_pool_mutex, s_q);
 8000c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c6c <etx_ota_worker_start+0x80>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a10      	ldr	r2, [pc, #64]	@ (8000c74 <etx_ota_worker_start+0x88>)
 8000c32:	6812      	ldr	r2, [r2, #0]
 8000c34:	4619      	mov	r1, r3
 8000c36:	4810      	ldr	r0, [pc, #64]	@ (8000c78 <etx_ota_worker_start+0x8c>)
 8000c38:	f7ff fe92 	bl	8000960 <OTA_LOGF>
        return;
 8000c3c:	e00e      	b.n	8000c5c <etx_ota_worker_start+0x70>
    }

    s_tid = osThreadCreate(osThread(OTA_WORKER), NULL);
 8000c3e:	2100      	movs	r1, #0
 8000c40:	480e      	ldr	r0, [pc, #56]	@ (8000c7c <etx_ota_worker_start+0x90>)
 8000c42:	f007 fb8c 	bl	800835e <osThreadCreate>
 8000c46:	4603      	mov	r3, r0
 8000c48:	4a05      	ldr	r2, [pc, #20]	@ (8000c60 <etx_ota_worker_start+0x74>)
 8000c4a:	6013      	str	r3, [r2, #0]
    OTA_LOGF("[OTA] worker_start tid=%p\r\n", s_tid);
 8000c4c:	4b04      	ldr	r3, [pc, #16]	@ (8000c60 <etx_ota_worker_start+0x74>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4619      	mov	r1, r3
 8000c52:	480b      	ldr	r0, [pc, #44]	@ (8000c80 <etx_ota_worker_start+0x94>)
 8000c54:	f7ff fe84 	bl	8000960 <OTA_LOGF>
 8000c58:	e000      	b.n	8000c5c <etx_ota_worker_start+0x70>
    if (s_tid) return;
 8000c5a:	bf00      	nop
}
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	200036a8 	.word	0x200036a8
 8000c64:	20003698 	.word	0x20003698
 8000c68:	0801ac68 	.word	0x0801ac68
 8000c6c:	200036a0 	.word	0x200036a0
 8000c70:	0801ac70 	.word	0x0801ac70
 8000c74:	200036a4 	.word	0x200036a4
 8000c78:	080179f8 	.word	0x080179f8
 8000c7c:	0801ac80 	.word	0x0801ac80
 8000c80:	08017a24 	.word	0x08017a24

08000c84 <etx_ota_post_frame>:

/* comm.c posts complete frames here (fast + non-blocking) */
void etx_ota_post_frame(const uint8_t *frame, uint16_t len)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	807b      	strh	r3, [r7, #2]
    if (!frame || len == 0) return;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d02e      	beq.n	8000cf4 <etx_ota_post_frame+0x70>
 8000c96:	887b      	ldrh	r3, [r7, #2]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d02b      	beq.n	8000cf4 <etx_ota_post_frame+0x70>
    if (!s_q || !s_pool_mutex) return;
 8000c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d08 <etx_ota_post_frame+0x84>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d029      	beq.n	8000cf8 <etx_ota_post_frame+0x74>
 8000ca4:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <etx_ota_post_frame+0x88>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d025      	beq.n	8000cf8 <etx_ota_post_frame+0x74>
    if (len > ETX_OTA_PACKET_MAX_SIZE) return;
 8000cac:	887b      	ldrh	r3, [r7, #2]
 8000cae:	f240 4209 	movw	r2, #1033	@ 0x409
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d822      	bhi.n	8000cfc <etx_ota_post_frame+0x78>

    ota_frame_t *f = pool_alloc();
 8000cb6:	f7ff ff1d 	bl	8000af4 <pool_alloc>
 8000cba:	60f8      	str	r0, [r7, #12]
    if (!f) {
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d01e      	beq.n	8000d00 <etx_ota_post_frame+0x7c>
        /* pool exhausted: drop frame */
        return;
    }

    f->len = len;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	887a      	ldrh	r2, [r7, #2]
 8000cc6:	801a      	strh	r2, [r3, #0]
    memcpy(f->buf, frame, len);
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	3302      	adds	r3, #2
 8000ccc:	887a      	ldrh	r2, [r7, #2]
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f015 ff4a 	bl	8016b6a <memcpy>

    /* queue pointer as uint32_t (OK on STM32F7 - 32-bit pointers) */
    osStatus st = osMessagePut(s_q, (uint32_t)f, 0);
 8000cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <etx_ota_post_frame+0x84>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	68f9      	ldr	r1, [r7, #12]
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f007 fd32 	bl	8008748 <osMessagePut>
 8000ce4:	60b8      	str	r0, [r7, #8]
    if (st != osOK) {
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d00a      	beq.n	8000d02 <etx_ota_post_frame+0x7e>
        pool_free(f);
 8000cec:	68f8      	ldr	r0, [r7, #12]
 8000cee:	f7ff ff41 	bl	8000b74 <pool_free>
 8000cf2:	e006      	b.n	8000d02 <etx_ota_post_frame+0x7e>
    if (!frame || len == 0) return;
 8000cf4:	bf00      	nop
 8000cf6:	e004      	b.n	8000d02 <etx_ota_post_frame+0x7e>
    if (!s_q || !s_pool_mutex) return;
 8000cf8:	bf00      	nop
 8000cfa:	e002      	b.n	8000d02 <etx_ota_post_frame+0x7e>
    if (len > ETX_OTA_PACKET_MAX_SIZE) return;
 8000cfc:	bf00      	nop
 8000cfe:	e000      	b.n	8000d02 <etx_ota_post_frame+0x7e>
        return;
 8000d00:	bf00      	nop
    }
}
 8000d02:	3710      	adds	r7, #16
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	200036a4 	.word	0x200036a4
 8000d0c:	200036a0 	.word	0x200036a0

08000d10 <ota_worker>:

/* Worker processes: validate envelope+CRC -> etx_process_data() -> respond */
static void ota_worker(void const *arg)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08e      	sub	sp, #56	@ 0x38
 8000d14:	af02      	add	r7, sp, #8
 8000d16:	6078      	str	r0, [r7, #4]
    (void)arg;

    for (;;) {
        osEvent evt = osMessageGet(s_q, osWaitForever);
 8000d18:	4b5a      	ldr	r3, [pc, #360]	@ (8000e84 <ota_worker+0x174>)
 8000d1a:	6819      	ldr	r1, [r3, #0]
 8000d1c:	f107 0308 	add.w	r3, r7, #8
 8000d20:	f04f 32ff 	mov.w	r2, #4294967295
 8000d24:	4618      	mov	r0, r3
 8000d26:	f007 fd4f 	bl	80087c8 <osMessageGet>
        if (evt.status != osEventMessage) {
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	2b10      	cmp	r3, #16
 8000d2e:	f040 80a5 	bne.w	8000e7c <ota_worker+0x16c>
            continue;
        }

        ota_frame_t *f = (ota_frame_t*)evt.value.p;
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (!f) continue;
 8000d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	f000 80a1 	beq.w	8000e80 <ota_worker+0x170>

        ETX_OTA_EX_ ret = ETX_OTA_EX_ERR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        do {
            if (f->len < (1u+1u+2u+4u+1u)) break;
 8000d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	2b08      	cmp	r3, #8
 8000d4a:	f240 8082 	bls.w	8000e52 <ota_worker+0x142>
            if (f->buf[0] != ETX_OTA_SOF) break;
 8000d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d50:	789b      	ldrb	r3, [r3, #2]
 8000d52:	2baa      	cmp	r3, #170	@ 0xaa
 8000d54:	d17f      	bne.n	8000e56 <ota_worker+0x146>
            if (f->buf[f->len - 1] != ETX_OTA_EOF) break;
 8000d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d58:	881b      	ldrh	r3, [r3, #0]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d5e:	4413      	add	r3, r2
 8000d60:	789b      	ldrb	r3, [r3, #2]
 8000d62:	2bbb      	cmp	r3, #187	@ 0xbb
 8000d64:	d179      	bne.n	8000e5a <ota_worker+0x14a>

            uint8_t  typ  = f->buf[1];
 8000d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d68:	78db      	ldrb	r3, [r3, #3]
 8000d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            uint16_t dlen = (uint16_t)(f->buf[2] | ((uint16_t)f->buf[3] << 8));
 8000d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d70:	791b      	ldrb	r3, [r3, #4]
 8000d72:	b21a      	sxth	r2, r3
 8000d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d76:	795b      	ldrb	r3, [r3, #5]
 8000d78:	b21b      	sxth	r3, r3
 8000d7a:	021b      	lsls	r3, r3, #8
 8000d7c:	b21b      	sxth	r3, r3
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	b21b      	sxth	r3, r3
 8000d82:	84bb      	strh	r3, [r7, #36]	@ 0x24

            uint32_t need = (uint32_t)(1u+1u+2u) + (uint32_t)dlen + 4u + 1u;
 8000d84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d86:	3309      	adds	r3, #9
 8000d88:	623b      	str	r3, [r7, #32]
            if (need != f->len) break;
 8000d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d8c:	881b      	ldrh	r3, [r3, #0]
 8000d8e:	461a      	mov	r2, r3
 8000d90:	6a3b      	ldr	r3, [r7, #32]
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d163      	bne.n	8000e5e <ota_worker+0x14e>

            const uint8_t *payload = &f->buf[4];
 8000d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d98:	3306      	adds	r3, #6
 8000d9a:	61fb      	str	r3, [r7, #28]

            uint32_t rec_crc =  (uint32_t)payload[dlen]
 8000d9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	4413      	add	r3, r2
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	4619      	mov	r1, r3
                              | ((uint32_t)payload[dlen + 1] << 8)
 8000da6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000da8:	3301      	adds	r3, #1
 8000daa:	69fa      	ldr	r2, [r7, #28]
 8000dac:	4413      	add	r3, r2
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	021b      	lsls	r3, r3, #8
 8000db2:	ea41 0203 	orr.w	r2, r1, r3
                              | ((uint32_t)payload[dlen + 2] << 16)
 8000db6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000db8:	3302      	adds	r3, #2
 8000dba:	69f9      	ldr	r1, [r7, #28]
 8000dbc:	440b      	add	r3, r1
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	041b      	lsls	r3, r3, #16
 8000dc2:	431a      	orrs	r2, r3
                              | ((uint32_t)payload[dlen + 3] << 24);
 8000dc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000dc6:	3303      	adds	r3, #3
 8000dc8:	69f9      	ldr	r1, [r7, #28]
 8000dca:	440b      	add	r3, r1
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	061b      	lsls	r3, r3, #24
            uint32_t rec_crc =  (uint32_t)payload[dlen]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	61bb      	str	r3, [r7, #24]

            uint32_t cal_crc = crc32_stm32_bytes(payload, dlen);
 8000dd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	69f8      	ldr	r0, [r7, #28]
 8000dda:	f7ff fd6f 	bl	80008bc <crc32_stm32_bytes>
 8000dde:	6178      	str	r0, [r7, #20]
            if (cal_crc != rec_crc) {
 8000de0:	697a      	ldr	r2, [r7, #20]
 8000de2:	69bb      	ldr	r3, [r7, #24]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d00c      	beq.n	8000e02 <ota_worker+0xf2>
                OTA_LOGF("[OTA] CRC mismatch typ=%u dlen=%u calc=0x%08lX rec=0x%08lX\r\n",
 8000de8:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8000dec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	4824      	ldr	r0, [pc, #144]	@ (8000e88 <ota_worker+0x178>)
 8000df6:	f7ff fdb3 	bl	8000960 <OTA_LOGF>
                         (unsigned)typ, (unsigned)dlen,
                         (unsigned long)cal_crc, (unsigned long)rec_crc);
                ret = ETX_OTA_EX_ERR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                break;
 8000e00:	e02e      	b.n	8000e60 <ota_worker+0x150>
            }

            /* Gate IDLE: must start with CMD_START */
            if (ota_state == ETX_OTA_STATE_IDLE) {
 8000e02:	4b22      	ldr	r3, [pc, #136]	@ (8000e8c <ota_worker+0x17c>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d111      	bne.n	8000e2e <ota_worker+0x11e>
                if (typ == ETX_OTA_PACKET_TYPE_CMD && dlen == 1 && payload[0] == ETX_OTA_CMD_START) {
 8000e0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d109      	bne.n	8000e26 <ota_worker+0x116>
 8000e12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d106      	bne.n	8000e26 <ota_worker+0x116>
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d102      	bne.n	8000e26 <ota_worker+0x116>
                    ota_reset_session();
 8000e20:	f7ff fe16 	bl	8000a50 <ota_reset_session>
 8000e24:	e003      	b.n	8000e2e <ota_worker+0x11e>
                } else {
                    ret = ETX_OTA_EX_ERR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    break;
 8000e2c:	e018      	b.n	8000e60 <ota_worker+0x150>
                }
            }

            memcpy(Rx_Buffer, f->buf, f->len);
 8000e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e30:	1c99      	adds	r1, r3, #2
 8000e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	461a      	mov	r2, r3
 8000e38:	4815      	ldr	r0, [pc, #84]	@ (8000e90 <ota_worker+0x180>)
 8000e3a:	f015 fe96 	bl	8016b6a <memcpy>
            ret = etx_process_data(Rx_Buffer, f->len);
 8000e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e40:	881b      	ldrh	r3, [r3, #0]
 8000e42:	4619      	mov	r1, r3
 8000e44:	4812      	ldr	r0, [pc, #72]	@ (8000e90 <ota_worker+0x180>)
 8000e46:	f000 f825 	bl	8000e94 <etx_process_data>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e50:	e006      	b.n	8000e60 <ota_worker+0x150>
            if (f->len < (1u+1u+2u+4u+1u)) break;
 8000e52:	bf00      	nop
 8000e54:	e004      	b.n	8000e60 <ota_worker+0x150>
            if (f->buf[0] != ETX_OTA_SOF) break;
 8000e56:	bf00      	nop
 8000e58:	e002      	b.n	8000e60 <ota_worker+0x150>
            if (f->buf[f->len - 1] != ETX_OTA_EOF) break;
 8000e5a:	bf00      	nop
 8000e5c:	e000      	b.n	8000e60 <ota_worker+0x150>
            if (need != f->len) break;
 8000e5e:	bf00      	nop

        } while (0);

        etx_ota_send_resp((ret == ETX_OTA_EX_OK) ? ETX_OTA_ACK : ETX_OTA_NACK);
 8000e60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	bf14      	ite	ne
 8000e68:	2301      	movne	r3, #1
 8000e6a:	2300      	moveq	r3, #0
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fdb0 	bl	80009d4 <etx_ota_send_resp>
        pool_free(f);
 8000e74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000e76:	f7ff fe7d 	bl	8000b74 <pool_free>
 8000e7a:	e74d      	b.n	8000d18 <ota_worker+0x8>
            continue;
 8000e7c:	bf00      	nop
 8000e7e:	e74b      	b.n	8000d18 <ota_worker+0x8>
        if (!f) continue;
 8000e80:	bf00      	nop
    for (;;) {
 8000e82:	e749      	b.n	8000d18 <ota_worker+0x8>
 8000e84:	200036a4 	.word	0x200036a4
 8000e88:	08017a40 	.word	0x08017a40
 8000e8c:	20001625 	.word	0x20001625
 8000e90:	2000121c 	.word	0x2000121c

08000e94 <etx_process_data>:
    return ret;
}
#endif /* ETX_OTA_ENABLE_UART_PATH */

static ETX_OTA_EX_ etx_process_data(uint8_t *buf, uint16_t len)
{
 8000e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e96:	b09d      	sub	sp, #116	@ 0x74
 8000e98:	af04      	add	r7, sp, #16
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	807b      	strh	r3, [r7, #2]
    ETX_OTA_EX_ ret = ETX_OTA_EX_ERR;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    do {
        if ((buf == NULL) || (len == 0u)) {
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d002      	beq.n	8000eb2 <etx_process_data+0x1e>
 8000eac:	887b      	ldrh	r3, [r7, #2]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d106      	bne.n	8000ec0 <etx_process_data+0x2c>
            OTA_LOGF("[OTA] process_data: bad args buf=%p len=%u\r\n", buf, len);
 8000eb2:	887b      	ldrh	r3, [r7, #2]
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	6879      	ldr	r1, [r7, #4]
 8000eb8:	4882      	ldr	r0, [pc, #520]	@ (80010c4 <etx_process_data+0x230>)
 8000eba:	f7ff fd51 	bl	8000960 <OTA_LOGF>
            break;
 8000ebe:	e1e8      	b.n	8001292 <etx_process_data+0x3fe>
        }

#ifdef OTA_HAVE_STATE_STR
        OTA_LOGF("[OTA] process_data: state=%s len=%u\r\n", ota_state_str(ota_state), (unsigned)len);
#else
        OTA_LOGF("[OTA] process_data: state=%u len=%u\r\n", (unsigned)ota_state, (unsigned)len);
 8000ec0:	4b81      	ldr	r3, [pc, #516]	@ (80010c8 <etx_process_data+0x234>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	887b      	ldrh	r3, [r7, #2]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	4880      	ldr	r0, [pc, #512]	@ (80010cc <etx_process_data+0x238>)
 8000ecc:	f7ff fd48 	bl	8000960 <OTA_LOGF>
#endif

        ETX_OTA_COMMAND_ *cmd = (ETX_OTA_COMMAND_*)buf;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	65bb      	str	r3, [r7, #88]	@ 0x58
        if (cmd->packet_type == ETX_OTA_PACKET_TYPE_CMD && cmd->cmd == ETX_OTA_CMD_ABORT) {
 8000ed4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000ed6:	785b      	ldrb	r3, [r3, #1]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d107      	bne.n	8000eec <etx_process_data+0x58>
 8000edc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000ede:	791b      	ldrb	r3, [r3, #4]
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d103      	bne.n	8000eec <etx_process_data+0x58>
            OTA_LOGF("[OTA] ABORT received\r\n");
 8000ee4:	487a      	ldr	r0, [pc, #488]	@ (80010d0 <etx_process_data+0x23c>)
 8000ee6:	f7ff fd3b 	bl	8000960 <OTA_LOGF>
            break;
 8000eea:	e1d2      	b.n	8001292 <etx_process_data+0x3fe>
        }

        switch (ota_state) {
 8000eec:	4b76      	ldr	r3, [pc, #472]	@ (80010c8 <etx_process_data+0x234>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b04      	cmp	r3, #4
 8000ef2:	f200 81be 	bhi.w	8001272 <etx_process_data+0x3de>
 8000ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8000efc <etx_process_data+0x68>)
 8000ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000efc:	08000f11 	.word	0x08000f11
 8000f00:	08000f19 	.word	0x08000f19
 8000f04:	08000f57 	.word	0x08000f57
 8000f08:	0800102b 	.word	0x0800102b
 8000f0c:	080011ff 	.word	0x080011ff

        case ETX_OTA_STATE_IDLE:
            ret = ETX_OTA_EX_OK;
 8000f10:	2300      	movs	r3, #0
 8000f12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            break;
 8000f16:	e1bc      	b.n	8001292 <etx_process_data+0x3fe>

        case ETX_OTA_STATE_START:
        {
            ETX_OTA_COMMAND_ *c = (ETX_OTA_COMMAND_*)buf;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	643b      	str	r3, [r7, #64]	@ 0x40
            OTA_LOGF("[OTA] START: pkt_type=%u cmd=%u\r\n", (unsigned)c->packet_type, (unsigned)c->cmd);
 8000f1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f1e:	785b      	ldrb	r3, [r3, #1]
 8000f20:	4619      	mov	r1, r3
 8000f22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f24:	791b      	ldrb	r3, [r3, #4]
 8000f26:	461a      	mov	r2, r3
 8000f28:	486a      	ldr	r0, [pc, #424]	@ (80010d4 <etx_process_data+0x240>)
 8000f2a:	f7ff fd19 	bl	8000960 <OTA_LOGF>
            if (c->packet_type == ETX_OTA_PACKET_TYPE_CMD && c->cmd == ETX_OTA_CMD_START) {
 8000f2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f30:	785b      	ldrb	r3, [r3, #1]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	f040 81a4 	bne.w	8001280 <etx_process_data+0x3ec>
 8000f38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f3a:	791b      	ldrb	r3, [r3, #4]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f040 819f 	bne.w	8001280 <etx_process_data+0x3ec>
                OTA_LOGF("[OTA] Started...\r\n");
 8000f42:	4865      	ldr	r0, [pc, #404]	@ (80010d8 <etx_process_data+0x244>)
 8000f44:	f7ff fd0c 	bl	8000960 <OTA_LOGF>
                ota_state = ETX_OTA_STATE_HEADER;
 8000f48:	4b5f      	ldr	r3, [pc, #380]	@ (80010c8 <etx_process_data+0x234>)
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	701a      	strb	r2, [r3, #0]
                ret = ETX_OTA_EX_OK;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            }
        } break;
 8000f54:	e194      	b.n	8001280 <etx_process_data+0x3ec>

        case ETX_OTA_STATE_HEADER:
        {
            ETX_OTA_HEADER_ *header = (ETX_OTA_HEADER_*)buf;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	647b      	str	r3, [r7, #68]	@ 0x44
            OTA_LOGF("[OTA] HEADER: pkt_type=%u dlen=%u\r\n",
                     (unsigned)header->packet_type, (unsigned)header->data_len);
 8000f5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f5c:	785b      	ldrb	r3, [r3, #1]
            OTA_LOGF("[OTA] HEADER: pkt_type=%u dlen=%u\r\n",
 8000f5e:	4619      	mov	r1, r3
                     (unsigned)header->packet_type, (unsigned)header->data_len);
 8000f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f62:	885b      	ldrh	r3, [r3, #2]
 8000f64:	b29b      	uxth	r3, r3
            OTA_LOGF("[OTA] HEADER: pkt_type=%u dlen=%u\r\n",
 8000f66:	461a      	mov	r2, r3
 8000f68:	485c      	ldr	r0, [pc, #368]	@ (80010dc <etx_process_data+0x248>)
 8000f6a:	f7ff fcf9 	bl	8000960 <OTA_LOGF>

            if (header->packet_type == ETX_OTA_PACKET_TYPE_HEADER) {
 8000f6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f70:	785b      	ldrb	r3, [r3, #1]
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	f040 8186 	bne.w	8001284 <etx_process_data+0x3f0>

                ota_fw_total_size = header->meta_data.package_size;
 8000f78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	4a58      	ldr	r2, [pc, #352]	@ (80010e0 <etx_process_data+0x24c>)
 8000f7e:	6013      	str	r3, [r2, #0]
                ota_fw_crc        = header->meta_data.package_crc;
 8000f80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	4a57      	ldr	r2, [pc, #348]	@ (80010e4 <etx_process_data+0x250>)
 8000f86:	6013      	str	r3, [r2, #0]

                OTA_LOGF("[OTA] HEADER meta: size=%lu crc=0x%08lX\r\n",
 8000f88:	4b55      	ldr	r3, [pc, #340]	@ (80010e0 <etx_process_data+0x24c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a55      	ldr	r2, [pc, #340]	@ (80010e4 <etx_process_data+0x250>)
 8000f8e:	6812      	ldr	r2, [r2, #0]
 8000f90:	4619      	mov	r1, r3
 8000f92:	4855      	ldr	r0, [pc, #340]	@ (80010e8 <etx_process_data+0x254>)
 8000f94:	f7ff fce4 	bl	8000960 <OTA_LOGF>
                         (unsigned long)ota_fw_total_size,
                         (unsigned long)ota_fw_crc);

                ETX_GNRL_CFG_ cfg;
                memcpy(&cfg, cfg_flash, sizeof(cfg));
 8000f98:	4b54      	ldr	r3, [pc, #336]	@ (80010ec <etx_process_data+0x258>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	461c      	mov	r4, r3
 8000f9e:	f107 060c 	add.w	r6, r7, #12
 8000fa2:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8000fa6:	4635      	mov	r5, r6
 8000fa8:	4623      	mov	r3, r4
 8000faa:	6818      	ldr	r0, [r3, #0]
 8000fac:	6859      	ldr	r1, [r3, #4]
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fb4:	3410      	adds	r4, #16
 8000fb6:	3610      	adds	r6, #16
 8000fb8:	4564      	cmp	r4, ip
 8000fba:	d1f4      	bne.n	8000fa6 <etx_process_data+0x112>
 8000fbc:	4632      	mov	r2, r6
 8000fbe:	4623      	mov	r3, r4
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	8013      	strh	r3, [r2, #0]
                OTA_LOGF("[OTA] CFG: s0 act=%u inv=%u run=%u | s1 act=%u inv=%u run=%u\r\n",
                         cfg.slot_table[0].is_this_slot_active,
 8000fc4:	7c7b      	ldrb	r3, [r7, #17]
                OTA_LOGF("[OTA] CFG: s0 act=%u inv=%u run=%u | s1 act=%u inv=%u run=%u\r\n",
 8000fc6:	4618      	mov	r0, r3
                         cfg.slot_table[0].is_this_slot_not_valid,
 8000fc8:	7c3b      	ldrb	r3, [r7, #16]
                OTA_LOGF("[OTA] CFG: s0 act=%u inv=%u run=%u | s1 act=%u inv=%u run=%u\r\n",
 8000fca:	461c      	mov	r4, r3
                         cfg.slot_table[0].should_we_run_this_fw,
 8000fcc:	7cbb      	ldrb	r3, [r7, #18]
                OTA_LOGF("[OTA] CFG: s0 act=%u inv=%u run=%u | s1 act=%u inv=%u run=%u\r\n",
 8000fce:	461d      	mov	r5, r3
                         cfg.slot_table[1].is_this_slot_active,
 8000fd0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
                         cfg.slot_table[1].is_this_slot_not_valid,
 8000fd4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
                         cfg.slot_table[1].should_we_run_this_fw);
 8000fd8:	f897 1029 	ldrb.w	r1, [r7, #41]	@ 0x29
                OTA_LOGF("[OTA] CFG: s0 act=%u inv=%u run=%u | s1 act=%u inv=%u run=%u\r\n",
 8000fdc:	9102      	str	r1, [sp, #8]
 8000fde:	9201      	str	r2, [sp, #4]
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	462b      	mov	r3, r5
 8000fe4:	4622      	mov	r2, r4
 8000fe6:	4601      	mov	r1, r0
 8000fe8:	4841      	ldr	r0, [pc, #260]	@ (80010f0 <etx_process_data+0x25c>)
 8000fea:	f7ff fcb9 	bl	8000960 <OTA_LOGF>

                slot_num_to_write = get_available_slot_number();
 8000fee:	f000 fae7 	bl	80015c0 <get_available_slot_number>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b3f      	ldr	r3, [pc, #252]	@ (80010f4 <etx_process_data+0x260>)
 8000ff8:	701a      	strb	r2, [r3, #0]
                OTA_LOGF("[OTA] slot_num_to_write=%u\r\n", (unsigned)slot_num_to_write);
 8000ffa:	4b3e      	ldr	r3, [pc, #248]	@ (80010f4 <etx_process_data+0x260>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	4619      	mov	r1, r3
 8001000:	483d      	ldr	r0, [pc, #244]	@ (80010f8 <etx_process_data+0x264>)
 8001002:	f7ff fcad 	bl	8000960 <OTA_LOGF>

                if (slot_num_to_write != 0xFFu) {
 8001006:	4b3b      	ldr	r3, [pc, #236]	@ (80010f4 <etx_process_data+0x260>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2bff      	cmp	r3, #255	@ 0xff
 800100c:	d009      	beq.n	8001022 <etx_process_data+0x18e>
                    ota_state = ETX_OTA_STATE_DATA;
 800100e:	4b2e      	ldr	r3, [pc, #184]	@ (80010c8 <etx_process_data+0x234>)
 8001010:	2203      	movs	r2, #3
 8001012:	701a      	strb	r2, [r3, #0]
                    OTA_LOGF("[OTA] HEADER OK -> state=DATA\r\n");
 8001014:	4839      	ldr	r0, [pc, #228]	@ (80010fc <etx_process_data+0x268>)
 8001016:	f7ff fca3 	bl	8000960 <OTA_LOGF>
                    ret = ETX_OTA_EX_OK;
 800101a:	2300      	movs	r3, #0
 800101c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                } else {
                    OTA_LOGF("[OTA] No available slot -> ERR\r\n");
                }
            }
        } break;
 8001020:	e130      	b.n	8001284 <etx_process_data+0x3f0>
                    OTA_LOGF("[OTA] No available slot -> ERR\r\n");
 8001022:	4837      	ldr	r0, [pc, #220]	@ (8001100 <etx_process_data+0x26c>)
 8001024:	f7ff fc9c 	bl	8000960 <OTA_LOGF>
        } break;
 8001028:	e12c      	b.n	8001284 <etx_process_data+0x3f0>

        case ETX_OTA_STATE_DATA:
        {
            /* IMPORTANT: parse dlen from raw bytes to avoid struct packing issues */
            uint8_t  pkt_type = buf[1];
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	785b      	ldrb	r3, [r3, #1]
 800102e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            uint16_t dlen     = (uint16_t)(buf[2] | ((uint16_t)buf[3] << 8));
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3302      	adds	r3, #2
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	b21a      	sxth	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3303      	adds	r3, #3
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	b21b      	sxth	r3, r3
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

            OTA_LOGF("[OTA] DATA: pkt_type=%u dlen=%u rx_total=%lu/%lu\r\n",
 800104e:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 8001052:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001056:	4b2b      	ldr	r3, [pc, #172]	@ (8001104 <etx_process_data+0x270>)
 8001058:	6818      	ldr	r0, [r3, #0]
 800105a:	4b21      	ldr	r3, [pc, #132]	@ (80010e0 <etx_process_data+0x24c>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	4603      	mov	r3, r0
 8001062:	4829      	ldr	r0, [pc, #164]	@ (8001108 <etx_process_data+0x274>)
 8001064:	f7ff fc7c 	bl	8000960 <OTA_LOGF>
                     (unsigned)pkt_type,
                     (unsigned)dlen,
                     (unsigned long)ota_fw_received_size,
                     (unsigned long)ota_fw_total_size);

            if (pkt_type == ETX_OTA_PACKET_TYPE_DATA) {
 8001068:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800106c:	2b01      	cmp	r3, #1
 800106e:	f040 810b 	bne.w	8001288 <etx_process_data+0x3f4>

                if (ota_fw_received_size >= ota_fw_total_size) {
 8001072:	4b24      	ldr	r3, [pc, #144]	@ (8001104 <etx_process_data+0x270>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	4b1a      	ldr	r3, [pc, #104]	@ (80010e0 <etx_process_data+0x24c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	429a      	cmp	r2, r3
 800107c:	d306      	bcc.n	800108c <etx_process_data+0x1f8>
                    OTA_LOGF("[OTA] Extra DATA after completion -> NACK\r\n");
 800107e:	4823      	ldr	r0, [pc, #140]	@ (800110c <etx_process_data+0x278>)
 8001080:	f7ff fc6e 	bl	8000960 <OTA_LOGF>
                    ret = ETX_OTA_EX_ERR;
 8001084:	2301      	movs	r3, #1
 8001086:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                    break;
 800108a:	e102      	b.n	8001292 <etx_process_data+0x3fe>
                }

                uint32_t remaining = ota_fw_total_size - ota_fw_received_size;
 800108c:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <etx_process_data+0x24c>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4b1c      	ldr	r3, [pc, #112]	@ (8001104 <etx_process_data+0x270>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if ((uint32_t)dlen > remaining) {
 8001098:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800109c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800109e:	429a      	cmp	r2, r3
 80010a0:	d238      	bcs.n	8001114 <etx_process_data+0x280>
                    OTA_LOGF("[OTA] DATA overflow: dlen=%u remaining=%lu (rx=%lu total=%lu) -> NACK\r\n",
 80010a2:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 80010a6:	4b17      	ldr	r3, [pc, #92]	@ (8001104 <etx_process_data+0x270>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	4b0d      	ldr	r3, [pc, #52]	@ (80010e0 <etx_process_data+0x24c>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	4613      	mov	r3, r2
 80010b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80010b4:	4816      	ldr	r0, [pc, #88]	@ (8001110 <etx_process_data+0x27c>)
 80010b6:	f7ff fc53 	bl	8000960 <OTA_LOGF>
                             (unsigned)dlen,
                             (unsigned long)remaining,
                             (unsigned long)ota_fw_received_size,
                             (unsigned long)ota_fw_total_size);
                    ret = ETX_OTA_EX_ERR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                    break;
 80010c0:	e0e7      	b.n	8001292 <etx_process_data+0x3fe>
 80010c2:	bf00      	nop
 80010c4:	08017a80 	.word	0x08017a80
 80010c8:	20001625 	.word	0x20001625
 80010cc:	08017ab0 	.word	0x08017ab0
 80010d0:	08017ad8 	.word	0x08017ad8
 80010d4:	08017af0 	.word	0x08017af0
 80010d8:	08017b14 	.word	0x08017b14
 80010dc:	08017b28 	.word	0x08017b28
 80010e0:	20001628 	.word	0x20001628
 80010e4:	2000162c 	.word	0x2000162c
 80010e8:	08017b4c 	.word	0x08017b4c
 80010ec:	20000000 	.word	0x20000000
 80010f0:	08017b78 	.word	0x08017b78
 80010f4:	20001634 	.word	0x20001634
 80010f8:	08017bb8 	.word	0x08017bb8
 80010fc:	08017bd8 	.word	0x08017bd8
 8001100:	08017bf8 	.word	0x08017bf8
 8001104:	20001630 	.word	0x20001630
 8001108:	08017c1c 	.word	0x08017c1c
 800110c:	08017c50 	.word	0x08017c50
 8001110:	08017c7c 	.word	0x08017c7c
                }

                bool first_block = (ota_fw_received_size == 0u);
 8001114:	4b62      	ldr	r3, [pc, #392]	@ (80012a0 <etx_process_data+0x40c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	bf0c      	ite	eq
 800111c:	2301      	moveq	r3, #1
 800111e:	2300      	movne	r3, #0
 8001120:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

                if (first_block) {
 8001124:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001128:	2b00      	cmp	r3, #0
 800112a:	d037      	beq.n	800119c <etx_process_data+0x308>
                    OTA_LOGF("[OTA] First DATA block\r\n");
 800112c:	485d      	ldr	r0, [pc, #372]	@ (80012a4 <etx_process_data+0x410>)
 800112e:	f7ff fc17 	bl	8000960 <OTA_LOGF>
                    ETX_GNRL_CFG_ cfg;
                    memcpy(&cfg, cfg_flash, sizeof(cfg));
 8001132:	4b5d      	ldr	r3, [pc, #372]	@ (80012a8 <etx_process_data+0x414>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	461c      	mov	r4, r3
 8001138:	f107 060c 	add.w	r6, r7, #12
 800113c:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001140:	4635      	mov	r5, r6
 8001142:	4623      	mov	r3, r4
 8001144:	6818      	ldr	r0, [r3, #0]
 8001146:	6859      	ldr	r1, [r3, #4]
 8001148:	689a      	ldr	r2, [r3, #8]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800114e:	3410      	adds	r4, #16
 8001150:	3610      	adds	r6, #16
 8001152:	4564      	cmp	r4, ip
 8001154:	d1f4      	bne.n	8001140 <etx_process_data+0x2ac>
 8001156:	4632      	mov	r2, r6
 8001158:	4623      	mov	r3, r4
 800115a:	881b      	ldrh	r3, [r3, #0]
 800115c:	8013      	strh	r3, [r2, #0]
                    cfg.slot_table[slot_num_to_write].is_this_slot_not_valid = 1u;
 800115e:	4b53      	ldr	r3, [pc, #332]	@ (80012ac <etx_process_data+0x418>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	4613      	mov	r3, r2
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	4413      	add	r3, r2
 800116a:	00db      	lsls	r3, r3, #3
 800116c:	1a9b      	subs	r3, r3, r2
 800116e:	3360      	adds	r3, #96	@ 0x60
 8001170:	443b      	add	r3, r7
 8001172:	3b50      	subs	r3, #80	@ 0x50
 8001174:	2201      	movs	r2, #1
 8001176:	701a      	strb	r2, [r3, #0]

                    HAL_StatusTypeDef rcfg = write_cfg_to_flash(&cfg);
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fa77 	bl	8001670 <write_cfg_to_flash>
 8001182:	4603      	mov	r3, r0
 8001184:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                    OTA_LOGF("[OTA] write_cfg_to_flash(first_block) rc=%d\r\n", (int)rcfg);
 8001188:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800118c:	4619      	mov	r1, r3
 800118e:	4848      	ldr	r0, [pc, #288]	@ (80012b0 <etx_process_data+0x41c>)
 8001190:	f7ff fbe6 	bl	8000960 <OTA_LOGF>
                    if (rcfg != HAL_OK) break;
 8001194:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001198:	2b00      	cmp	r3, #0
 800119a:	d177      	bne.n	800128c <etx_process_data+0x3f8>
                }

                HAL_StatusTypeDef ex = write_data_to_slot(slot_num_to_write, buf + 4, dlen, first_block);
 800119c:	4b43      	ldr	r3, [pc, #268]	@ (80012ac <etx_process_data+0x418>)
 800119e:	7818      	ldrb	r0, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	1d19      	adds	r1, r3, #4
 80011a4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80011a8:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80011ac:	f000 f89c 	bl	80012e8 <write_data_to_slot>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
                OTA_LOGF("[OTA] write_data_to_slot rc=%d new_rx=%lu\r\n",
 80011b6:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80011ba:	4a39      	ldr	r2, [pc, #228]	@ (80012a0 <etx_process_data+0x40c>)
 80011bc:	6812      	ldr	r2, [r2, #0]
 80011be:	4619      	mov	r1, r3
 80011c0:	483c      	ldr	r0, [pc, #240]	@ (80012b4 <etx_process_data+0x420>)
 80011c2:	f7ff fbcd 	bl	8000960 <OTA_LOGF>
                         (int)ex, (unsigned long)ota_fw_received_size);

                if (ex == HAL_OK) {
 80011c6:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d113      	bne.n	80011f6 <etx_process_data+0x362>
                    if (ota_fw_received_size == ota_fw_total_size) {
 80011ce:	4b34      	ldr	r3, [pc, #208]	@ (80012a0 <etx_process_data+0x40c>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	4b39      	ldr	r3, [pc, #228]	@ (80012b8 <etx_process_data+0x424>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d109      	bne.n	80011ee <etx_process_data+0x35a>
                        ota_state = ETX_OTA_STATE_END;
 80011da:	4b38      	ldr	r3, [pc, #224]	@ (80012bc <etx_process_data+0x428>)
 80011dc:	2204      	movs	r2, #4
 80011de:	701a      	strb	r2, [r3, #0]
                        OTA_LOGF("[OTA] All bytes received -> state=END (wait CMD_END)\r\n");
 80011e0:	4837      	ldr	r0, [pc, #220]	@ (80012c0 <etx_process_data+0x42c>)
 80011e2:	f7ff fbbd 	bl	8000960 <OTA_LOGF>
                        ret = ETX_OTA_EX_OK;
 80011e6:	2300      	movs	r3, #0
 80011e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                        break;
 80011ec:	e051      	b.n	8001292 <etx_process_data+0x3fe>
                    }
                    ret = ETX_OTA_EX_OK;
 80011ee:	2300      	movs	r3, #0
 80011f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                } else {
                    OTA_LOGF("[OTA] DATA write error!\r\n");
                }
            }
        } break;
 80011f4:	e048      	b.n	8001288 <etx_process_data+0x3f4>
                    OTA_LOGF("[OTA] DATA write error!\r\n");
 80011f6:	4833      	ldr	r0, [pc, #204]	@ (80012c4 <etx_process_data+0x430>)
 80011f8:	f7ff fbb2 	bl	8000960 <OTA_LOGF>
        } break;
 80011fc:	e044      	b.n	8001288 <etx_process_data+0x3f4>

        case ETX_OTA_STATE_END:
        {
            ETX_OTA_COMMAND_ *c = (ETX_OTA_COMMAND_*)buf;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	657b      	str	r3, [r7, #84]	@ 0x54
            OTA_LOGF("[OTA] END: pkt_type=%u cmd=%u\r\n", (unsigned)c->packet_type, (unsigned)c->cmd);
 8001202:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001204:	785b      	ldrb	r3, [r3, #1]
 8001206:	4619      	mov	r1, r3
 8001208:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800120a:	791b      	ldrb	r3, [r3, #4]
 800120c:	461a      	mov	r2, r3
 800120e:	482e      	ldr	r0, [pc, #184]	@ (80012c8 <etx_process_data+0x434>)
 8001210:	f7ff fba6 	bl	8000960 <OTA_LOGF>
            if (c->packet_type == ETX_OTA_PACKET_TYPE_CMD && c->cmd == ETX_OTA_CMD_END) {
 8001214:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001216:	785b      	ldrb	r3, [r3, #1]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d139      	bne.n	8001290 <etx_process_data+0x3fc>
 800121c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800121e:	791b      	ldrb	r3, [r3, #4]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d135      	bne.n	8001290 <etx_process_data+0x3fc>
                OTA_LOGF("[OTA] END received -> finalize\r\n");
 8001224:	4829      	ldr	r0, [pc, #164]	@ (80012cc <etx_process_data+0x438>)
 8001226:	f7ff fb9b 	bl	8000960 <OTA_LOGF>

                ret = finalize_staged_image_and_mark();
 800122a:	f000 f8f7 	bl	800141c <finalize_staged_image_and_mark>
 800122e:	4603      	mov	r3, r0
 8001230:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                OTA_LOGF("[OTA] finalize ret=%u\r\n", (unsigned)ret);
 8001234:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001238:	4619      	mov	r1, r3
 800123a:	4825      	ldr	r0, [pc, #148]	@ (80012d0 <etx_process_data+0x43c>)
 800123c:	f7ff fb90 	bl	8000960 <OTA_LOGF>

                if (ret == ETX_OTA_EX_OK) {
 8001240:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001244:	2b00      	cmp	r3, #0
 8001246:	d123      	bne.n	8001290 <etx_process_data+0x3fc>
                  ota_state = ETX_OTA_STATE_IDLE;
 8001248:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <etx_process_data+0x428>)
 800124a:	2200      	movs	r2, #0
 800124c:	701a      	strb	r2, [r3, #0]
                  updateComplete = 1;
 800124e:	4b21      	ldr	r3, [pc, #132]	@ (80012d4 <etx_process_data+0x440>)
 8001250:	2201      	movs	r2, #1
 8001252:	701a      	strb	r2, [r3, #0]

                  bl_send_text_2000_from_task("OTA_DONE\r\n");
 8001254:	4820      	ldr	r0, [pc, #128]	@ (80012d8 <etx_process_data+0x444>)
 8001256:	f000 fe79 	bl	8001f4c <bl_send_text_2000_from_task>
                  bl_send_text_2000_from_task("BL_JUMPING\r\n");
 800125a:	4820      	ldr	r0, [pc, #128]	@ (80012dc <etx_process_data+0x448>)
 800125c:	f000 fe76 	bl	8001f4c <bl_send_text_2000_from_task>

                  osDelay(200);   // give lwIP time to push out packets
 8001260:	20c8      	movs	r0, #200	@ 0xc8
 8001262:	f007 f8d4 	bl	800840e <osDelay>
                  BL_Flag_ClearOtaRequest(&hrtc);
 8001266:	481e      	ldr	r0, [pc, #120]	@ (80012e0 <etx_process_data+0x44c>)
 8001268:	f7ff fa0c 	bl	8000684 <BL_Flag_ClearOtaRequest>
                  goto_application();
 800126c:	f7ff fc10 	bl	8000a90 <goto_application>
                }
            }
        } break;
 8001270:	e00e      	b.n	8001290 <etx_process_data+0x3fc>

        default:
            OTA_LOGF("[OTA] default: unknown state\r\n");
 8001272:	481c      	ldr	r0, [pc, #112]	@ (80012e4 <etx_process_data+0x450>)
 8001274:	f7ff fb74 	bl	8000960 <OTA_LOGF>
            ret = ETX_OTA_EX_ERR;
 8001278:	2301      	movs	r3, #1
 800127a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            break;
 800127e:	e008      	b.n	8001292 <etx_process_data+0x3fe>
        } break;
 8001280:	bf00      	nop
 8001282:	e006      	b.n	8001292 <etx_process_data+0x3fe>
        } break;
 8001284:	bf00      	nop
 8001286:	e004      	b.n	8001292 <etx_process_data+0x3fe>
        } break;
 8001288:	bf00      	nop
 800128a:	e002      	b.n	8001292 <etx_process_data+0x3fe>
                    if (rcfg != HAL_OK) break;
 800128c:	bf00      	nop
 800128e:	e000      	b.n	8001292 <etx_process_data+0x3fe>
        } break;
 8001290:	bf00      	nop
        }

    } while (false);

    return ret;
 8001292:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8001296:	4618      	mov	r0, r3
 8001298:	3764      	adds	r7, #100	@ 0x64
 800129a:	46bd      	mov	sp, r7
 800129c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800129e:	bf00      	nop
 80012a0:	20001630 	.word	0x20001630
 80012a4:	08017cc4 	.word	0x08017cc4
 80012a8:	20000000 	.word	0x20000000
 80012ac:	20001634 	.word	0x20001634
 80012b0:	08017ce0 	.word	0x08017ce0
 80012b4:	08017d10 	.word	0x08017d10
 80012b8:	20001628 	.word	0x20001628
 80012bc:	20001625 	.word	0x20001625
 80012c0:	08017d3c 	.word	0x08017d3c
 80012c4:	08017d74 	.word	0x08017d74
 80012c8:	08017d90 	.word	0x08017d90
 80012cc:	08017db0 	.word	0x08017db0
 80012d0:	08017dd4 	.word	0x08017dd4
 80012d4:	20003b50 	.word	0x20003b50
 80012d8:	08017dec 	.word	0x08017dec
 80012dc:	08017df8 	.word	0x08017df8
 80012e0:	20003b54 	.word	0x20003b54
 80012e4:	08017e08 	.word	0x08017e08

080012e8 <write_data_to_slot>:

static HAL_StatusTypeDef write_data_to_slot(uint8_t slot_num,
                                            uint8_t *data,
                                            uint16_t data_len,
                                            bool is_first_block)
{
 80012e8:	b5b0      	push	{r4, r5, r7, lr}
 80012ea:	b08c      	sub	sp, #48	@ 0x30
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6039      	str	r1, [r7, #0]
 80012f0:	4611      	mov	r1, r2
 80012f2:	461a      	mov	r2, r3
 80012f4:	4603      	mov	r3, r0
 80012f6:	71fb      	strb	r3, [r7, #7]
 80012f8:	460b      	mov	r3, r1
 80012fa:	80bb      	strh	r3, [r7, #4]
 80012fc:	4613      	mov	r3, r2
 80012fe:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef ret;

    do {
        if (slot_num >= ETX_NO_OF_SLOTS) { ret = HAL_ERROR; break; }
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d903      	bls.n	800130e <write_data_to_slot+0x26>
 8001306:	2301      	movs	r3, #1
 8001308:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800130c:	e073      	b.n	80013f6 <write_data_to_slot+0x10e>

        ret = HAL_FLASH_Unlock();
 800130e:	f002 ff67 	bl	80041e0 <HAL_FLASH_Unlock>
 8001312:	4603      	mov	r3, r0
 8001314:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 8001318:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800131c:	2b00      	cmp	r3, #0
 800131e:	d167      	bne.n	80013f0 <write_data_to_slot+0x108>

        if (is_first_block) {
 8001320:	79bb      	ldrb	r3, [r7, #6]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d024      	beq.n	8001370 <write_data_to_slot+0x88>
            OTA_LOGF("[OTA] Erasing Slot %d...\r\n", slot_num);
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	4619      	mov	r1, r3
 800132a:	4836      	ldr	r0, [pc, #216]	@ (8001404 <write_data_to_slot+0x11c>)
 800132c:	f7ff fb18 	bl	8000960 <OTA_LOGF>
            FLASH_EraseInitTypeDef EraseInitStruct;
            uint32_t SectorError;

            EraseInitStruct.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8001330:	2300      	movs	r3, #0
 8001332:	613b      	str	r3, [r7, #16]
            EraseInitStruct.Sector       = (slot_num == 0) ? FLASH_SECTOR_7 : FLASH_SECTOR_9;
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d101      	bne.n	800133e <write_data_to_slot+0x56>
 800133a:	2307      	movs	r3, #7
 800133c:	e000      	b.n	8001340 <write_data_to_slot+0x58>
 800133e:	2309      	movs	r3, #9
 8001340:	61bb      	str	r3, [r7, #24]
            EraseInitStruct.NbSectors    = 2;
 8001342:	2302      	movs	r3, #2
 8001344:	61fb      	str	r3, [r7, #28]
            EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001346:	2302      	movs	r3, #2
 8001348:	623b      	str	r3, [r7, #32]

            ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800134a:	f107 020c 	add.w	r2, r7, #12
 800134e:	f107 0310 	add.w	r3, r7, #16
 8001352:	4611      	mov	r1, r2
 8001354:	4618      	mov	r0, r3
 8001356:	f003 f8a5 	bl	80044a4 <HAL_FLASHEx_Erase>
 800135a:	4603      	mov	r3, r0
 800135c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (ret != HAL_OK) { OTA_LOGF("[OTA] Erase error\r\n"); break; }
 8001360:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001364:	2b00      	cmp	r3, #0
 8001366:	d003      	beq.n	8001370 <write_data_to_slot+0x88>
 8001368:	4827      	ldr	r0, [pc, #156]	@ (8001408 <write_data_to_slot+0x120>)
 800136a:	f7ff faf9 	bl	8000960 <OTA_LOGF>
 800136e:	e042      	b.n	80013f6 <write_data_to_slot+0x10e>
        }

        uint32_t flash_addr = (slot_num == 0) ? ETX_APP_SLOT0_FLASH_ADDR : ETX_APP_SLOT1_FLASH_ADDR;
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d101      	bne.n	800137a <write_data_to_slot+0x92>
 8001376:	4b25      	ldr	r3, [pc, #148]	@ (800140c <write_data_to_slot+0x124>)
 8001378:	e000      	b.n	800137c <write_data_to_slot+0x94>
 800137a:	4b25      	ldr	r3, [pc, #148]	@ (8001410 <write_data_to_slot+0x128>)
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24

        for (uint32_t i = 0; i < (uint32_t)data_len; i++) {
 800137e:	2300      	movs	r3, #0
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001382:	e024      	b.n	80013ce <write_data_to_slot+0xe6>
            ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8001384:	4b23      	ldr	r3, [pc, #140]	@ (8001414 <write_data_to_slot+0x12c>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800138a:	18d1      	adds	r1, r2, r3
                                    (flash_addr + ota_fw_received_size),
                                    data[i]);
 800138c:	683a      	ldr	r2, [r7, #0]
 800138e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001390:	4413      	add	r3, r2
 8001392:	781b      	ldrb	r3, [r3, #0]
            ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8001394:	b2db      	uxtb	r3, r3
 8001396:	2200      	movs	r2, #0
 8001398:	461c      	mov	r4, r3
 800139a:	4615      	mov	r5, r2
 800139c:	4622      	mov	r2, r4
 800139e:	462b      	mov	r3, r5
 80013a0:	2000      	movs	r0, #0
 80013a2:	f002 fec3 	bl	800412c <HAL_FLASH_Program>
 80013a6:	4603      	mov	r3, r0
 80013a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (ret == HAL_OK) {
 80013ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d105      	bne.n	80013c0 <write_data_to_slot+0xd8>
                ota_fw_received_size += 1u;
 80013b4:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <write_data_to_slot+0x12c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	3301      	adds	r3, #1
 80013ba:	4a16      	ldr	r2, [pc, #88]	@ (8001414 <write_data_to_slot+0x12c>)
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	e003      	b.n	80013c8 <write_data_to_slot+0xe0>
            } else {
                OTA_LOGF("[OTA] Write error\r\n");
 80013c0:	4815      	ldr	r0, [pc, #84]	@ (8001418 <write_data_to_slot+0x130>)
 80013c2:	f7ff facd 	bl	8000960 <OTA_LOGF>
                break;
 80013c6:	e006      	b.n	80013d6 <write_data_to_slot+0xee>
        for (uint32_t i = 0; i < (uint32_t)data_len; i++) {
 80013c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013ca:	3301      	adds	r3, #1
 80013cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013ce:	88bb      	ldrh	r3, [r7, #4]
 80013d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d3d6      	bcc.n	8001384 <write_data_to_slot+0x9c>
            }
        }

        if (ret != HAL_OK) break;
 80013d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10a      	bne.n	80013f4 <write_data_to_slot+0x10c>

        ret = HAL_FLASH_Lock();
 80013de:	f002 ff21 	bl	8004224 <HAL_FLASH_Lock>
 80013e2:	4603      	mov	r3, r0
 80013e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 80013e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	e002      	b.n	80013f6 <write_data_to_slot+0x10e>
        if (ret != HAL_OK) break;
 80013f0:	bf00      	nop
 80013f2:	e000      	b.n	80013f6 <write_data_to_slot+0x10e>
        if (ret != HAL_OK) break;
 80013f4:	bf00      	nop

    } while (false);

    return ret;
 80013f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3730      	adds	r7, #48	@ 0x30
 80013fe:	46bd      	mov	sp, r7
 8001400:	bdb0      	pop	{r4, r5, r7, pc}
 8001402:	bf00      	nop
 8001404:	08017e28 	.word	0x08017e28
 8001408:	08017e44 	.word	0x08017e44
 800140c:	080c0000 	.word	0x080c0000
 8001410:	08140000 	.word	0x08140000
 8001414:	20001630 	.word	0x20001630
 8001418:	08017e58 	.word	0x08017e58

0800141c <finalize_staged_image_and_mark>:

    return ret;
}

static ETX_OTA_EX_ finalize_staged_image_and_mark(void)
{
 800141c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800141e:	b093      	sub	sp, #76	@ 0x4c
 8001420:	af02      	add	r7, sp, #8
    uint32_t slot_addr = (slot_num_to_write == 0u) ? ETX_APP_SLOT0_FLASH_ADDR
 8001422:	4b5b      	ldr	r3, [pc, #364]	@ (8001590 <finalize_staged_image_and_mark+0x174>)
 8001424:	781b      	ldrb	r3, [r3, #0]
                                                   : ETX_APP_SLOT1_FLASH_ADDR;
 8001426:	2b00      	cmp	r3, #0
 8001428:	d101      	bne.n	800142e <finalize_staged_image_and_mark+0x12>
 800142a:	4b5a      	ldr	r3, [pc, #360]	@ (8001594 <finalize_staged_image_and_mark+0x178>)
 800142c:	e000      	b.n	8001430 <finalize_staged_image_and_mark+0x14>
 800142e:	4b5a      	ldr	r3, [pc, #360]	@ (8001598 <finalize_staged_image_and_mark+0x17c>)
    uint32_t slot_addr = (slot_num_to_write == 0u) ? ETX_APP_SLOT0_FLASH_ADDR
 8001430:	63bb      	str	r3, [r7, #56]	@ 0x38

    OTA_LOGF("[OTA] finalize: slot=%u addr=0x%08lX size=%lu exp_crc=0x%08lX\r\n",
 8001432:	4b57      	ldr	r3, [pc, #348]	@ (8001590 <finalize_staged_image_and_mark+0x174>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	4619      	mov	r1, r3
 8001438:	4b58      	ldr	r3, [pc, #352]	@ (800159c <finalize_staged_image_and_mark+0x180>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4b58      	ldr	r3, [pc, #352]	@ (80015a0 <finalize_staged_image_and_mark+0x184>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	4613      	mov	r3, r2
 8001444:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001446:	4857      	ldr	r0, [pc, #348]	@ (80015a4 <finalize_staged_image_and_mark+0x188>)
 8001448:	f7ff fa8a 	bl	8000960 <OTA_LOGF>
             (unsigned)slot_num_to_write,
             (unsigned long)slot_addr,
             (unsigned long)ota_fw_total_size,
             (unsigned long)ota_fw_crc);

    uint32_t cal_crc = crc32_stm32_bytes((const uint8_t*)slot_addr, ota_fw_total_size);
 800144c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800144e:	4a53      	ldr	r2, [pc, #332]	@ (800159c <finalize_staged_image_and_mark+0x180>)
 8001450:	6812      	ldr	r2, [r2, #0]
 8001452:	4611      	mov	r1, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fa31 	bl	80008bc <crc32_stm32_bytes>
 800145a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (cal_crc != ota_fw_crc) {
 800145c:	4b50      	ldr	r3, [pc, #320]	@ (80015a0 <finalize_staged_image_and_mark+0x184>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001462:	429a      	cmp	r2, r3
 8001464:	d008      	beq.n	8001478 <finalize_staged_image_and_mark+0x5c>
        OTA_LOGF("[OTA] CRC mismatch: calc=0x%08lX expected=0x%08lX\r\n",
 8001466:	4b4e      	ldr	r3, [pc, #312]	@ (80015a0 <finalize_staged_image_and_mark+0x184>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	461a      	mov	r2, r3
 800146c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800146e:	484e      	ldr	r0, [pc, #312]	@ (80015a8 <finalize_staged_image_and_mark+0x18c>)
 8001470:	f7ff fa76 	bl	8000960 <OTA_LOGF>
                 (unsigned long)cal_crc, (unsigned long)ota_fw_crc);
        return ETX_OTA_EX_ERR;
 8001474:	2301      	movs	r3, #1
 8001476:	e086      	b.n	8001586 <finalize_staged_image_and_mark+0x16a>
    }
    OTA_LOGF("[OTA] CRC OK\r\n");
 8001478:	484c      	ldr	r0, [pc, #304]	@ (80015ac <finalize_staged_image_and_mark+0x190>)
 800147a:	f7ff fa71 	bl	8000960 <OTA_LOGF>

    ETX_GNRL_CFG_ cfg;
    memcpy(&cfg, cfg_flash, sizeof(cfg));
 800147e:	4b4c      	ldr	r3, [pc, #304]	@ (80015b0 <finalize_staged_image_and_mark+0x194>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	461c      	mov	r4, r3
 8001484:	463e      	mov	r6, r7
 8001486:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800148a:	4635      	mov	r5, r6
 800148c:	4623      	mov	r3, r4
 800148e:	6818      	ldr	r0, [r3, #0]
 8001490:	6859      	ldr	r1, [r3, #4]
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	68db      	ldr	r3, [r3, #12]
 8001496:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001498:	3410      	adds	r4, #16
 800149a:	3610      	adds	r6, #16
 800149c:	4564      	cmp	r4, ip
 800149e:	d1f4      	bne.n	800148a <finalize_staged_image_and_mark+0x6e>
 80014a0:	4632      	mov	r2, r6
 80014a2:	4623      	mov	r3, r4
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	8013      	strh	r3, [r2, #0]

    cfg.slot_table[slot_num_to_write].fw_crc                 = cal_crc;
 80014a8:	4b39      	ldr	r3, [pc, #228]	@ (8001590 <finalize_staged_image_and_mark+0x174>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	461a      	mov	r2, r3
 80014ae:	4613      	mov	r3, r2
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	4413      	add	r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	1a9b      	subs	r3, r3, r2
 80014b8:	3340      	adds	r3, #64	@ 0x40
 80014ba:	443b      	add	r3, r7
 80014bc:	3b40      	subs	r3, #64	@ 0x40
 80014be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014c0:	f8c3 200b 	str.w	r2, [r3, #11]
    cfg.slot_table[slot_num_to_write].fw_size                = ota_fw_total_size;
 80014c4:	4b32      	ldr	r3, [pc, #200]	@ (8001590 <finalize_staged_image_and_mark+0x174>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b34      	ldr	r3, [pc, #208]	@ (800159c <finalize_staged_image_and_mark+0x180>)
 80014cc:	6819      	ldr	r1, [r3, #0]
 80014ce:	4613      	mov	r3, r2
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	4413      	add	r3, r2
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	1a9b      	subs	r3, r3, r2
 80014d8:	3340      	adds	r3, #64	@ 0x40
 80014da:	443b      	add	r3, r7
 80014dc:	3b40      	subs	r3, #64	@ 0x40
 80014de:	f8c3 1007 	str.w	r1, [r3, #7]
    cfg.slot_table[slot_num_to_write].is_this_slot_not_valid = 0u;
 80014e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001590 <finalize_staged_image_and_mark+0x174>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	461a      	mov	r2, r3
 80014e8:	4613      	mov	r3, r2
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	4413      	add	r3, r2
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	1a9b      	subs	r3, r3, r2
 80014f2:	3340      	adds	r3, #64	@ 0x40
 80014f4:	443b      	add	r3, r7
 80014f6:	3b3c      	subs	r3, #60	@ 0x3c
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
    cfg.slot_table[slot_num_to_write].should_we_run_this_fw  = 1u;
 80014fc:	4b24      	ldr	r3, [pc, #144]	@ (8001590 <finalize_staged_image_and_mark+0x174>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4613      	mov	r3, r2
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4413      	add	r3, r2
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	1a9b      	subs	r3, r3, r2
 800150c:	3340      	adds	r3, #64	@ 0x40
 800150e:	443b      	add	r3, r7
 8001510:	3b3a      	subs	r3, #58	@ 0x3a
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++) {
 8001516:	2300      	movs	r3, #0
 8001518:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800151c:	e016      	b.n	800154c <finalize_staged_image_and_mark+0x130>
        if (i != slot_num_to_write) { cfg.slot_table[i].should_we_run_this_fw = 0u; }
 800151e:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <finalize_staged_image_and_mark+0x174>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001526:	429a      	cmp	r2, r3
 8001528:	d00b      	beq.n	8001542 <finalize_staged_image_and_mark+0x126>
 800152a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800152e:	4613      	mov	r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	4413      	add	r3, r2
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	1a9b      	subs	r3, r3, r2
 8001538:	3340      	adds	r3, #64	@ 0x40
 800153a:	443b      	add	r3, r7
 800153c:	3b3a      	subs	r3, #58	@ 0x3a
 800153e:	2200      	movs	r2, #0
 8001540:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++) {
 8001542:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001546:	3301      	adds	r3, #1
 8001548:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800154c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001550:	2b01      	cmp	r3, #1
 8001552:	d9e4      	bls.n	800151e <finalize_staged_image_and_mark+0x102>
    }

    cfg.reboot_cause = ETX_NORMAL_BOOT;
 8001554:	4b17      	ldr	r3, [pc, #92]	@ (80015b4 <finalize_staged_image_and_mark+0x198>)
 8001556:	603b      	str	r3, [r7, #0]

    HAL_StatusTypeDef wr = write_cfg_to_flash(&cfg);
 8001558:	463b      	mov	r3, r7
 800155a:	4618      	mov	r0, r3
 800155c:	f000 f888 	bl	8001670 <write_cfg_to_flash>
 8001560:	4603      	mov	r3, r0
 8001562:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    OTA_LOGF("[OTA] write_cfg_to_flash(finalize) rc=%d\r\n", (int)wr);
 8001566:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800156a:	4619      	mov	r1, r3
 800156c:	4812      	ldr	r0, [pc, #72]	@ (80015b8 <finalize_staged_image_and_mark+0x19c>)
 800156e:	f7ff f9f7 	bl	8000960 <OTA_LOGF>
    if (wr != HAL_OK) {
 8001572:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001576:	2b00      	cmp	r3, #0
 8001578:	d004      	beq.n	8001584 <finalize_staged_image_and_mark+0x168>
        OTA_LOGF("[OTA] Config write error\r\n");
 800157a:	4810      	ldr	r0, [pc, #64]	@ (80015bc <finalize_staged_image_and_mark+0x1a0>)
 800157c:	f7ff f9f0 	bl	8000960 <OTA_LOGF>
        return ETX_OTA_EX_ERR;
 8001580:	2301      	movs	r3, #1
 8001582:	e000      	b.n	8001586 <finalize_staged_image_and_mark+0x16a>
    }

    return ETX_OTA_EX_OK;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3744      	adds	r7, #68	@ 0x44
 800158a:	46bd      	mov	sp, r7
 800158c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800158e:	bf00      	nop
 8001590:	20001634 	.word	0x20001634
 8001594:	080c0000 	.word	0x080c0000
 8001598:	08140000 	.word	0x08140000
 800159c:	20001628 	.word	0x20001628
 80015a0:	2000162c 	.word	0x2000162c
 80015a4:	08017ebc 	.word	0x08017ebc
 80015a8:	08017efc 	.word	0x08017efc
 80015ac:	08017f30 	.word	0x08017f30
 80015b0:	20000000 	.word	0x20000000
 80015b4:	beeffeed 	.word	0xbeeffeed
 80015b8:	08017f40 	.word	0x08017f40
 80015bc:	08017f6c 	.word	0x08017f6c

080015c0 <get_available_slot_number>:

static uint8_t get_available_slot_number(void)
{
 80015c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015c2:	b08f      	sub	sp, #60	@ 0x3c
 80015c4:	af00      	add	r7, sp, #0
    uint8_t slot_number = 0xFF;
 80015c6:	23ff      	movs	r3, #255	@ 0xff
 80015c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    ETX_GNRL_CFG_ cfg;
    memcpy(&cfg, cfg_flash, sizeof(cfg));
 80015cc:	4b26      	ldr	r3, [pc, #152]	@ (8001668 <get_available_slot_number+0xa8>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	461c      	mov	r4, r3
 80015d2:	1d3e      	adds	r6, r7, #4
 80015d4:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80015d8:	4635      	mov	r5, r6
 80015da:	4623      	mov	r3, r4
 80015dc:	6818      	ldr	r0, [r3, #0]
 80015de:	6859      	ldr	r1, [r3, #4]
 80015e0:	689a      	ldr	r2, [r3, #8]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015e6:	3410      	adds	r4, #16
 80015e8:	3610      	adds	r6, #16
 80015ea:	4564      	cmp	r4, ip
 80015ec:	d1f4      	bne.n	80015d8 <get_available_slot_number+0x18>
 80015ee:	4632      	mov	r2, r6
 80015f0:	4623      	mov	r3, r4
 80015f2:	881b      	ldrh	r3, [r3, #0]
 80015f4:	8013      	strh	r3, [r2, #0]

    for (uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++) {
 80015f6:	2300      	movs	r3, #0
 80015f8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80015fc:	e029      	b.n	8001652 <get_available_slot_number+0x92>
        if ((cfg.slot_table[i].is_this_slot_not_valid != 0u) ||
 80015fe:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8001602:	4613      	mov	r3, r2
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	4413      	add	r3, r2
 8001608:	00db      	lsls	r3, r3, #3
 800160a:	1a9b      	subs	r3, r3, r2
 800160c:	3338      	adds	r3, #56	@ 0x38
 800160e:	443b      	add	r3, r7
 8001610:	3b30      	subs	r3, #48	@ 0x30
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d10c      	bne.n	8001632 <get_available_slot_number+0x72>
            (cfg.slot_table[i].is_this_slot_active == 0u)) {
 8001618:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800161c:	4613      	mov	r3, r2
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	4413      	add	r3, r2
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	1a9b      	subs	r3, r3, r2
 8001626:	3338      	adds	r3, #56	@ 0x38
 8001628:	443b      	add	r3, r7
 800162a:	3b2f      	subs	r3, #47	@ 0x2f
 800162c:	781b      	ldrb	r3, [r3, #0]
        if ((cfg.slot_table[i].is_this_slot_not_valid != 0u) ||
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10a      	bne.n	8001648 <get_available_slot_number+0x88>
            slot_number = i;
 8001632:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001636:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            OTA_LOGF("[OTA] Using Slot %u\r\n", slot_number);
 800163a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800163e:	4619      	mov	r1, r3
 8001640:	480a      	ldr	r0, [pc, #40]	@ (800166c <get_available_slot_number+0xac>)
 8001642:	f7ff f98d 	bl	8000960 <OTA_LOGF>
            break;
 8001646:	e008      	b.n	800165a <get_available_slot_number+0x9a>
    for (uint8_t i = 0; i < ETX_NO_OF_SLOTS; i++) {
 8001648:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800164c:	3301      	adds	r3, #1
 800164e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001652:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001656:	2b01      	cmp	r3, #1
 8001658:	d9d1      	bls.n	80015fe <get_available_slot_number+0x3e>
        }
    }
    return slot_number;
 800165a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800165e:	4618      	mov	r0, r3
 8001660:	373c      	adds	r7, #60	@ 0x3c
 8001662:	46bd      	mov	sp, r7
 8001664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001666:	bf00      	nop
 8001668:	20000000 	.word	0x20000000
 800166c:	08017f88 	.word	0x08017f88

08001670 <write_cfg_to_flash>:
        OTA_LOGF("[OTA] Application verified.\r\n");
    }
}

static HAL_StatusTypeDef write_cfg_to_flash(ETX_GNRL_CFG_ *cfg)
{
 8001670:	b5b0      	push	{r4, r5, r7, lr}
 8001672:	b08c      	sub	sp, #48	@ 0x30
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    do {
        if (cfg == NULL) { ret = HAL_ERROR; break; }
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d103      	bne.n	8001686 <write_cfg_to_flash+0x16>
 800167e:	2301      	movs	r3, #1
 8001680:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001684:	e062      	b.n	800174c <write_cfg_to_flash+0xdc>

        ret = HAL_FLASH_Unlock();
 8001686:	f002 fdab 	bl	80041e0 <HAL_FLASH_Unlock>
 800168a:	4603      	mov	r3, r0
 800168c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 8001690:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001694:	2b00      	cmp	r3, #0
 8001696:	d154      	bne.n	8001742 <write_cfg_to_flash+0xd2>

        FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 8001698:	f04f 30ff 	mov.w	r0, #4294967295
 800169c:	f002 fdd2 	bl	8004244 <FLASH_WaitForLastOperation>

        FLASH_EraseInitTypeDef EraseInitStruct;
        uint32_t SectorError;

        EraseInitStruct.TypeErase    = FLASH_TYPEERASE_SECTORS;
 80016a0:	2300      	movs	r3, #0
 80016a2:	613b      	str	r3, [r7, #16]
        EraseInitStruct.Sector       = FLASH_SECTOR_4;
 80016a4:	2304      	movs	r3, #4
 80016a6:	61bb      	str	r3, [r7, #24]
        EraseInitStruct.NbSectors    = 1;
 80016a8:	2301      	movs	r3, #1
 80016aa:	61fb      	str	r3, [r7, #28]
        EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80016ac:	2302      	movs	r3, #2
 80016ae:	623b      	str	r3, [r7, #32]

        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 80016b0:	4b29      	ldr	r3, [pc, #164]	@ (8001758 <write_cfg_to_flash+0xe8>)
 80016b2:	2273      	movs	r2, #115	@ 0x73
 80016b4:	60da      	str	r2, [r3, #12]
                               FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

        ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 80016b6:	f107 020c 	add.w	r2, r7, #12
 80016ba:	f107 0310 	add.w	r3, r7, #16
 80016be:	4611      	mov	r1, r2
 80016c0:	4618      	mov	r0, r3
 80016c2:	f002 feef 	bl	80044a4 <HAL_FLASHEx_Erase>
 80016c6:	4603      	mov	r3, r0
 80016c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 80016cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d138      	bne.n	8001746 <write_cfg_to_flash+0xd6>

        uint8_t *data = (uint8_t *)cfg;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24
        for (uint32_t i = 0u; i < sizeof(ETX_GNRL_CFG_); i++) {
 80016d8:	2300      	movs	r3, #0
 80016da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016dc:	e01d      	b.n	800171a <write_cfg_to_flash+0xaa>
            ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, ETX_CONFIG_FLASH_ADDR + i, data[i]);
 80016de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e0:	491e      	ldr	r1, [pc, #120]	@ (800175c <write_cfg_to_flash+0xec>)
 80016e2:	4419      	add	r1, r3
 80016e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e8:	4413      	add	r3, r2
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2200      	movs	r2, #0
 80016f0:	461c      	mov	r4, r3
 80016f2:	4615      	mov	r5, r2
 80016f4:	4622      	mov	r2, r4
 80016f6:	462b      	mov	r3, r5
 80016f8:	2000      	movs	r0, #0
 80016fa:	f002 fd17 	bl	800412c <HAL_FLASH_Program>
 80016fe:	4603      	mov	r3, r0
 8001700:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (ret != HAL_OK) { OTA_LOGF("[OTA] Config write error\r\n"); break; }
 8001704:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001708:	2b00      	cmp	r3, #0
 800170a:	d003      	beq.n	8001714 <write_cfg_to_flash+0xa4>
 800170c:	4814      	ldr	r0, [pc, #80]	@ (8001760 <write_cfg_to_flash+0xf0>)
 800170e:	f7ff f927 	bl	8000960 <OTA_LOGF>
 8001712:	e005      	b.n	8001720 <write_cfg_to_flash+0xb0>
        for (uint32_t i = 0u; i < sizeof(ETX_GNRL_CFG_); i++) {
 8001714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001716:	3301      	adds	r3, #1
 8001718:	62bb      	str	r3, [r7, #40]	@ 0x28
 800171a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800171c:	2b31      	cmp	r3, #49	@ 0x31
 800171e:	d9de      	bls.n	80016de <write_cfg_to_flash+0x6e>
        }

        FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 8001720:	f04f 30ff 	mov.w	r0, #4294967295
 8001724:	f002 fd8e 	bl	8004244 <FLASH_WaitForLastOperation>
        if (ret != HAL_OK) break;
 8001728:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800172c:	2b00      	cmp	r3, #0
 800172e:	d10c      	bne.n	800174a <write_cfg_to_flash+0xda>

        ret = HAL_FLASH_Lock();
 8001730:	f002 fd78 	bl	8004224 <HAL_FLASH_Lock>
 8001734:	4603      	mov	r3, r0
 8001736:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (ret != HAL_OK) break;
 800173a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800173e:	2b00      	cmp	r3, #0
 8001740:	e004      	b.n	800174c <write_cfg_to_flash+0xdc>
        if (ret != HAL_OK) break;
 8001742:	bf00      	nop
 8001744:	e002      	b.n	800174c <write_cfg_to_flash+0xdc>
        if (ret != HAL_OK) break;
 8001746:	bf00      	nop
 8001748:	e000      	b.n	800174c <write_cfg_to_flash+0xdc>
        if (ret != HAL_OK) break;
 800174a:	bf00      	nop

    } while (false);

    return ret;
 800174c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001750:	4618      	mov	r0, r3
 8001752:	3730      	adds	r7, #48	@ 0x30
 8001754:	46bd      	mov	sp, r7
 8001756:	bdb0      	pop	{r4, r5, r7, pc}
 8001758:	40023c00 	.word	0x40023c00
 800175c:	08020000 	.word	0x08020000
 8001760:	08017f6c 	.word	0x08017f6c

08001764 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4a07      	ldr	r2, [pc, #28]	@ (8001790 <vApplicationGetIdleTaskMemory+0x2c>)
 8001774:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	4a06      	ldr	r2, [pc, #24]	@ (8001794 <vApplicationGetIdleTaskMemory+0x30>)
 800177a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001782:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	200036b0 	.word	0x200036b0
 8001794:	20003750 	.word	0x20003750

08001798 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001798:	b5b0      	push	{r4, r5, r7, lr}
 800179a:	b088      	sub	sp, #32
 800179c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 800179e:	4b0a      	ldr	r3, [pc, #40]	@ (80017c8 <MX_FREERTOS_Init+0x30>)
 80017a0:	1d3c      	adds	r4, r7, #4
 80017a2:	461d      	mov	r5, r3
 80017a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2100      	movs	r1, #0
 80017b4:	4618      	mov	r0, r3
 80017b6:	f006 fdd2 	bl	800835e <osThreadCreate>
 80017ba:	4603      	mov	r3, r0
 80017bc:	4a03      	ldr	r2, [pc, #12]	@ (80017cc <MX_FREERTOS_Init+0x34>)
 80017be:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80017c0:	bf00      	nop
 80017c2:	3720      	adds	r7, #32
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bdb0      	pop	{r4, r5, r7, pc}
 80017c8:	08018058 	.word	0x08018058
 80017cc:	200036ac 	.word	0x200036ac

080017d0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */


  MX_LWIP_Init();
 80017d8:	f005 fed8 	bl	800758c <MX_LWIP_Init>

  /* USER CODE BEGIN StartDefaultTask */
  etx_ota_worker_start();
 80017dc:	f7ff fa06 	bl	8000bec <etx_ota_worker_start>
  osSemaphoreDef(TCP_READY_SEM);
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	2300      	movs	r3, #0
 80017e6:	613b      	str	r3, [r7, #16]
  tcpReadySem = osSemaphoreCreate(osSemaphore(TCP_READY_SEM), 1);
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	2101      	movs	r1, #1
 80017ee:	4618      	mov	r0, r3
 80017f0:	f006 febe 	bl	8008570 <osSemaphoreCreate>
 80017f4:	4603      	mov	r3, r0
 80017f6:	4a1d      	ldr	r2, [pc, #116]	@ (800186c <StartDefaultTask+0x9c>)
 80017f8:	6013      	str	r3, [r2, #0]
  osSemaphoreWait(tcpReadySem, 0);
 80017fa:	4b1c      	ldr	r3, [pc, #112]	@ (800186c <StartDefaultTask+0x9c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2100      	movs	r1, #0
 8001800:	4618      	mov	r0, r3
 8001802:	f006 fef5 	bl	80085f0 <osSemaphoreWait>
  tcp_server_init();
 8001806:	f000 fc61 	bl	80020cc <tcp_server_init>
  if (tcpReadySem == NULL)
 800180a:	4b18      	ldr	r3, [pc, #96]	@ (800186c <StartDefaultTask+0x9c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d104      	bne.n	800181c <StartDefaultTask+0x4c>
  {
  	OTA_LOGF("Semaphore did not create..\r\n");
 8001812:	4817      	ldr	r0, [pc, #92]	@ (8001870 <StartDefaultTask+0xa0>)
 8001814:	f7ff f8a4 	bl	8000960 <OTA_LOGF>
      Error_Handler();
 8001818:	f000 f958 	bl	8001acc <Error_Handler>
  }
  osSemaphoreWait(tcpReadySem, osWaitForever);
 800181c:	4b13      	ldr	r3, [pc, #76]	@ (800186c <StartDefaultTask+0x9c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f04f 31ff 	mov.w	r1, #4294967295
 8001824:	4618      	mov	r0, r3
 8001826:	f006 fee3 	bl	80085f0 <osSemaphoreWait>

  int flag = 0;
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
  while (BL_Flag_IsOtaRequested(&hrtc))
 800182e:	e00a      	b.n	8001846 <StartDefaultTask+0x76>
  {
	  if (flag == 0)
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d104      	bne.n	8001840 <StartDefaultTask+0x70>
	  {
		  bl_send_text_2000_from_task("Waiting for bin file. \r\n");
 8001836:	480f      	ldr	r0, [pc, #60]	@ (8001874 <StartDefaultTask+0xa4>)
 8001838:	f000 fb88 	bl	8001f4c <bl_send_text_2000_from_task>
		  flag = 1;
 800183c:	2301      	movs	r3, #1
 800183e:	617b      	str	r3, [r7, #20]
	  }

	  osDelay(200);
 8001840:	20c8      	movs	r0, #200	@ 0xc8
 8001842:	f006 fde4 	bl	800840e <osDelay>
  while (BL_Flag_IsOtaRequested(&hrtc))
 8001846:	480c      	ldr	r0, [pc, #48]	@ (8001878 <StartDefaultTask+0xa8>)
 8001848:	f7fe ff06 	bl	8000658 <BL_Flag_IsOtaRequested>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1ee      	bne.n	8001830 <StartDefaultTask+0x60>
  }
  bl_send_text_2000_from_task("Jumping to the main application... \r\n");
 8001852:	480a      	ldr	r0, [pc, #40]	@ (800187c <StartDefaultTask+0xac>)
 8001854:	f000 fb7a 	bl	8001f4c <bl_send_text_2000_from_task>
  osDelay(200);
 8001858:	20c8      	movs	r0, #200	@ 0xc8
 800185a:	f006 fdd8 	bl	800840e <osDelay>
  goto_application();
 800185e:	f7ff f917 	bl	8000a90 <goto_application>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001862:	2001      	movs	r0, #1
 8001864:	f006 fdd3 	bl	800840e <osDelay>
 8001868:	e7fb      	b.n	8001862 <StartDefaultTask+0x92>
 800186a:	bf00      	nop
 800186c:	20003bcc 	.word	0x20003bcc
 8001870:	08018074 	.word	0x08018074
 8001874:	08018094 	.word	0x08018094
 8001878:	20003b54 	.word	0x20003b54
 800187c:	080180b0 	.word	0x080180b0

08001880 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08c      	sub	sp, #48	@ 0x30
 8001884:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001886:	f107 031c 	add.w	r3, r7, #28
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
 8001894:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001896:	4b3b      	ldr	r3, [pc, #236]	@ (8001984 <MX_GPIO_Init+0x104>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a3a      	ldr	r2, [pc, #232]	@ (8001984 <MX_GPIO_Init+0x104>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b38      	ldr	r3, [pc, #224]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	61bb      	str	r3, [r7, #24]
 80018ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ae:	4b35      	ldr	r3, [pc, #212]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	4a34      	ldr	r2, [pc, #208]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ba:	4b32      	ldr	r3, [pc, #200]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	4a2e      	ldr	r2, [pc, #184]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018de:	4b29      	ldr	r3, [pc, #164]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	4a28      	ldr	r2, [pc, #160]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ea:	4b26      	ldr	r3, [pc, #152]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018f6:	4b23      	ldr	r3, [pc, #140]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	4a22      	ldr	r2, [pc, #136]	@ (8001984 <MX_GPIO_Init+0x104>)
 80018fc:	f043 0308 	orr.w	r3, r3, #8
 8001900:	6313      	str	r3, [r2, #48]	@ 0x30
 8001902:	4b20      	ldr	r3, [pc, #128]	@ (8001984 <MX_GPIO_Init+0x104>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	f003 0308 	and.w	r3, r3, #8
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800190e:	4b1d      	ldr	r3, [pc, #116]	@ (8001984 <MX_GPIO_Init+0x104>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	4a1c      	ldr	r2, [pc, #112]	@ (8001984 <MX_GPIO_Init+0x104>)
 8001914:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001918:	6313      	str	r3, [r2, #48]	@ 0x30
 800191a:	4b1a      	ldr	r3, [pc, #104]	@ (8001984 <MX_GPIO_Init+0x104>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	f244 1181 	movw	r1, #16769	@ 0x4181
 800192c:	4816      	ldr	r0, [pc, #88]	@ (8001988 <MX_GPIO_Init+0x108>)
 800192e:	f003 f861 	bl	80049f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8001932:	2200      	movs	r2, #0
 8001934:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001938:	4814      	ldr	r0, [pc, #80]	@ (800198c <MX_GPIO_Init+0x10c>)
 800193a:	f003 f85b 	bl	80049f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin PB8 */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin|GPIO_PIN_8;
 800193e:	f244 1381 	movw	r3, #16769	@ 0x4181
 8001942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001944:	2301      	movs	r3, #1
 8001946:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	2300      	movs	r3, #0
 800194e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001950:	f107 031c 	add.w	r3, r7, #28
 8001954:	4619      	mov	r1, r3
 8001956:	480c      	ldr	r0, [pc, #48]	@ (8001988 <MX_GPIO_Init+0x108>)
 8001958:	f002 fea0 	bl	800469c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800195c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001962:	2301      	movs	r3, #1
 8001964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001966:	2302      	movs	r3, #2
 8001968:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196a:	2300      	movs	r3, #0
 800196c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800196e:	f107 031c 	add.w	r3, r7, #28
 8001972:	4619      	mov	r1, r3
 8001974:	4805      	ldr	r0, [pc, #20]	@ (800198c <MX_GPIO_Init+0x10c>)
 8001976:	f002 fe91 	bl	800469c <HAL_GPIO_Init>

}
 800197a:	bf00      	nop
 800197c:	3730      	adds	r7, #48	@ 0x30
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40023800 	.word	0x40023800
 8001988:	40020400 	.word	0x40020400
 800198c:	40020c00 	.word	0x40020c00

08001990 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001994:	f000 feef 	bl	8002776 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001998:	f000 f814 	bl	80019c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800199c:	f7ff ff70 	bl	8001880 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80019a0:	f000 fd2a 	bl	80023f8 <MX_USART3_UART_Init>
  MX_CRC_Init();
 80019a4:	f7fe ff32 	bl	800080c <MX_CRC_Init>
  MX_TIM2_Init();
 80019a8:	f000 fcb4 	bl	8002314 <MX_TIM2_Init>
  MX_RTC_Init();
 80019ac:	f000 f894 	bl	8001ad8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_Base_Start_IT(&htim2);
  HAL_Delay(400);
 80019b0:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80019b4:	f000 ff40 	bl	8002838 <HAL_Delay>
//  goto_application(); // comment this if you want the bootloader to not load the app.
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80019b8:	f7ff feee 	bl	8001798 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80019bc:	f006 fcb8 	bl	8008330 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <main+0x30>

080019c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b094      	sub	sp, #80	@ 0x50
 80019c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ca:	f107 031c 	add.w	r3, r7, #28
 80019ce:	2234      	movs	r2, #52	@ 0x34
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f014 fff6 	bl	80169c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d8:	f107 0308 	add.w	r3, r7, #8
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80019e8:	f003 f81e 	bl	8004a28 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ec:	4b2c      	ldr	r3, [pc, #176]	@ (8001aa0 <SystemClock_Config+0xdc>)
 80019ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f0:	4a2b      	ldr	r2, [pc, #172]	@ (8001aa0 <SystemClock_Config+0xdc>)
 80019f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f8:	4b29      	ldr	r3, [pc, #164]	@ (8001aa0 <SystemClock_Config+0xdc>)
 80019fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a04:	4b27      	ldr	r3, [pc, #156]	@ (8001aa4 <SystemClock_Config+0xe0>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a26      	ldr	r2, [pc, #152]	@ (8001aa4 <SystemClock_Config+0xe0>)
 8001a0a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a0e:	6013      	str	r3, [r2, #0]
 8001a10:	4b24      	ldr	r3, [pc, #144]	@ (8001aa4 <SystemClock_Config+0xe0>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a18:	603b      	str	r3, [r7, #0]
 8001a1a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a1c:	2309      	movs	r3, #9
 8001a1e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a20:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001a24:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a26:	2301      	movs	r3, #1
 8001a28:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a2e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a32:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a34:	2304      	movs	r3, #4
 8001a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001a38:	23d8      	movs	r3, #216	@ 0xd8
 8001a3a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a40:	2304      	movs	r3, #4
 8001a42:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a44:	2302      	movs	r3, #2
 8001a46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a48:	f107 031c 	add.w	r3, r7, #28
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f003 f92b 	bl	8004ca8 <HAL_RCC_OscConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a58:	f000 f838 	bl	8001acc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a5c:	f002 fff4 	bl	8004a48 <HAL_PWREx_EnableOverDrive>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001a66:	f000 f831 	bl	8001acc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a6a:	230f      	movs	r3, #15
 8001a6c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a72:	2300      	movs	r3, #0
 8001a74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a76:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a80:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001a82:	f107 0308 	add.w	r3, r7, #8
 8001a86:	2107      	movs	r1, #7
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f003 fbbb 	bl	8005204 <HAL_RCC_ClockConfig>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001a94:	f000 f81a 	bl	8001acc <Error_Handler>
  }
}
 8001a98:	bf00      	nop
 8001a9a:	3750      	adds	r7, #80	@ 0x50
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40007000 	.word	0x40007000

08001aa8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a04      	ldr	r2, [pc, #16]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d101      	bne.n	8001abe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001aba:	f000 fe9d 	bl	80027f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40002000 	.word	0x40002000

08001acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad0:	b672      	cpsid	i
}
 8001ad2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <Error_Handler+0x8>

08001ad8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001adc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <MX_RTC_Init+0x44>)
 8001ade:	4a10      	ldr	r2, [pc, #64]	@ (8001b20 <MX_RTC_Init+0x48>)
 8001ae0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <MX_RTC_Init+0x44>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <MX_RTC_Init+0x44>)
 8001aea:	227f      	movs	r2, #127	@ 0x7f
 8001aec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001aee:	4b0b      	ldr	r3, [pc, #44]	@ (8001b1c <MX_RTC_Init+0x44>)
 8001af0:	22ff      	movs	r2, #255	@ 0xff
 8001af2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001af4:	4b09      	ldr	r3, [pc, #36]	@ (8001b1c <MX_RTC_Init+0x44>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001afa:	4b08      	ldr	r3, [pc, #32]	@ (8001b1c <MX_RTC_Init+0x44>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b00:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <MX_RTC_Init+0x44>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b06:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <MX_RTC_Init+0x44>)
 8001b08:	f004 f9fc 	bl	8005f04 <HAL_RTC_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001b12:	f7ff ffdb 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20003b54 	.word	0x20003b54
 8001b20:	40002800 	.word	0x40002800

08001b24 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b0a6      	sub	sp, #152	@ 0x98
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b2c:	f107 0308 	add.w	r3, r7, #8
 8001b30:	2290      	movs	r2, #144	@ 0x90
 8001b32:	2100      	movs	r1, #0
 8001b34:	4618      	mov	r0, r3
 8001b36:	f014 ff45 	bl	80169c4 <memset>
  if(rtcHandle->Instance==RTC)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001b78 <HAL_RTC_MspInit+0x54>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d114      	bne.n	8001b6e <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001b44:	2320      	movs	r3, #32
 8001b46:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001b48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b4e:	f107 0308 	add.w	r3, r7, #8
 8001b52:	4618      	mov	r0, r3
 8001b54:	f003 fdae 	bl	80056b4 <HAL_RCCEx_PeriphCLKConfig>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001b5e:	f7ff ffb5 	bl	8001acc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b62:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <HAL_RTC_MspInit+0x58>)
 8001b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b66:	4a05      	ldr	r2, [pc, #20]	@ (8001b7c <HAL_RTC_MspInit+0x58>)
 8001b68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b6c:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001b6e:	bf00      	nop
 8001b70:	3798      	adds	r7, #152	@ 0x98
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40002800 	.word	0x40002800
 8001b7c:	40023800 	.word	0x40023800

08001b80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b86:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <HAL_MspInit+0x4c>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8a:	4a10      	ldr	r2, [pc, #64]	@ (8001bcc <HAL_MspInit+0x4c>)
 8001b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b92:	4b0e      	ldr	r3, [pc, #56]	@ (8001bcc <HAL_MspInit+0x4c>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b9a:	607b      	str	r3, [r7, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bcc <HAL_MspInit+0x4c>)
 8001ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bcc <HAL_MspInit+0x4c>)
 8001ba4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001baa:	4b08      	ldr	r3, [pc, #32]	@ (8001bcc <HAL_MspInit+0x4c>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bb2:	603b      	str	r3, [r7, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	210f      	movs	r1, #15
 8001bba:	f06f 0001 	mvn.w	r0, #1
 8001bbe:	f000 ff23 	bl	8002a08 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40023800 	.word	0x40023800

08001bd0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08e      	sub	sp, #56	@ 0x38
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001be0:	4b33      	ldr	r3, [pc, #204]	@ (8001cb0 <HAL_InitTick+0xe0>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	4a32      	ldr	r2, [pc, #200]	@ (8001cb0 <HAL_InitTick+0xe0>)
 8001be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bea:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bec:	4b30      	ldr	r3, [pc, #192]	@ (8001cb0 <HAL_InitTick+0xe0>)
 8001bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bf8:	f107 0210 	add.w	r2, r7, #16
 8001bfc:	f107 0314 	add.w	r3, r7, #20
 8001c00:	4611      	mov	r1, r2
 8001c02:	4618      	mov	r0, r3
 8001c04:	f003 fd24 	bl	8005650 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c08:	6a3b      	ldr	r3, [r7, #32]
 8001c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d103      	bne.n	8001c1a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c12:	f003 fcf5 	bl	8005600 <HAL_RCC_GetPCLK1Freq>
 8001c16:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c18:	e004      	b.n	8001c24 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c1a:	f003 fcf1 	bl	8005600 <HAL_RCC_GetPCLK1Freq>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c26:	4a23      	ldr	r2, [pc, #140]	@ (8001cb4 <HAL_InitTick+0xe4>)
 8001c28:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2c:	0c9b      	lsrs	r3, r3, #18
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001c32:	4b21      	ldr	r3, [pc, #132]	@ (8001cb8 <HAL_InitTick+0xe8>)
 8001c34:	4a21      	ldr	r2, [pc, #132]	@ (8001cbc <HAL_InitTick+0xec>)
 8001c36:	601a      	str	r2, [r3, #0]
   * Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001c38:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb8 <HAL_InitTick+0xe8>)
 8001c3a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c3e:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001c40:	4a1d      	ldr	r2, [pc, #116]	@ (8001cb8 <HAL_InitTick+0xe8>)
 8001c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c44:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001c46:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb8 <HAL_InitTick+0xe8>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb8 <HAL_InitTick+0xe8>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c52:	4b19      	ldr	r3, [pc, #100]	@ (8001cb8 <HAL_InitTick+0xe8>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8001c58:	4817      	ldr	r0, [pc, #92]	@ (8001cb8 <HAL_InitTick+0xe8>)
 8001c5a:	f004 fa89 	bl	8006170 <HAL_TIM_Base_Init>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c64:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d11b      	bne.n	8001ca4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8001c6c:	4812      	ldr	r0, [pc, #72]	@ (8001cb8 <HAL_InitTick+0xe8>)
 8001c6e:	f004 fad7 	bl	8006220 <HAL_TIM_Base_Start_IT>
 8001c72:	4603      	mov	r3, r0
 8001c74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d111      	bne.n	8001ca4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001c80:	202d      	movs	r0, #45	@ 0x2d
 8001c82:	f000 fedd 	bl	8002a40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2b0f      	cmp	r3, #15
 8001c8a:	d808      	bhi.n	8001c9e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	202d      	movs	r0, #45	@ 0x2d
 8001c92:	f000 feb9 	bl	8002a08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c96:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc0 <HAL_InitTick+0xf0>)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6013      	str	r3, [r2, #0]
 8001c9c:	e002      	b.n	8001ca4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ca4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3738      	adds	r7, #56	@ 0x38
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	431bde83 	.word	0x431bde83
 8001cb8:	20003b74 	.word	0x20003b74
 8001cbc:	40002000 	.word	0x40002000
 8001cc0:	20000008 	.word	0x20000008

08001cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <NMI_Handler+0x4>

08001ccc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <HardFault_Handler+0x4>

08001cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <MemManage_Handler+0x4>

08001cdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <BusFault_Handler+0x4>

08001ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <UsageFault_Handler+0x4>

08001cec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
	...

08001cfc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d00:	4802      	ldr	r0, [pc, #8]	@ (8001d0c <TIM2_IRQHandler+0x10>)
 8001d02:	f004 fb05 	bl	8006310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20003bd0 	.word	0x20003bd0

08001d10 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001d14:	4802      	ldr	r0, [pc, #8]	@ (8001d20 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001d16:	f004 fafb 	bl	8006310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20003b74 	.word	0x20003b74

08001d24 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001d28:	4802      	ldr	r0, [pc, #8]	@ (8001d34 <ETH_IRQHandler+0x10>)
 8001d2a:	f001 fb17 	bl	800335c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200086a4 	.word	0x200086a4

08001d38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return 1;
 8001d3c:	2301      	movs	r3, #1
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <_kill>:

int _kill(int pid, int sig)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d52:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <_kill+0x20>)
 8001d54:	2216      	movs	r2, #22
 8001d56:	601a      	str	r2, [r3, #0]
  return -1;
 8001d58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	20013ca4 	.word	0x20013ca4

08001d6c <_exit>:

void _exit (int status)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d74:	f04f 31ff 	mov.w	r1, #4294967295
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ffe5 	bl	8001d48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d7e:	bf00      	nop
 8001d80:	e7fd      	b.n	8001d7e <_exit+0x12>

08001d82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b086      	sub	sp, #24
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	60f8      	str	r0, [r7, #12]
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8e:	2300      	movs	r3, #0
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	e00a      	b.n	8001daa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d94:	f3af 8000 	nop.w
 8001d98:	4601      	mov	r1, r0
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	60ba      	str	r2, [r7, #8]
 8001da0:	b2ca      	uxtb	r2, r1
 8001da2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	3301      	adds	r3, #1
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	dbf0      	blt.n	8001d94 <_read+0x12>
  }

  return len;
 8001db2:	687b      	ldr	r3, [r7, #4]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	e009      	b.n	8001de2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	1c5a      	adds	r2, r3, #1
 8001dd2:	60ba      	str	r2, [r7, #8]
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	3301      	adds	r3, #1
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	dbf1      	blt.n	8001dce <_write+0x12>
  }
  return len;
 8001dea:	687b      	ldr	r3, [r7, #4]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <_close>:

int _close(int file)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e1c:	605a      	str	r2, [r3, #4]
  return 0;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <_isatty>:

int _isatty(int file)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e34:	2301      	movs	r3, #1
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b085      	sub	sp, #20
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	60f8      	str	r0, [r7, #12]
 8001e4a:	60b9      	str	r1, [r7, #8]
 8001e4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b087      	sub	sp, #28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e64:	4a14      	ldr	r2, [pc, #80]	@ (8001eb8 <_sbrk+0x5c>)
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <_sbrk+0x60>)
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e70:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <_sbrk+0x64>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e78:	4b11      	ldr	r3, [pc, #68]	@ (8001ec0 <_sbrk+0x64>)
 8001e7a:	4a12      	ldr	r2, [pc, #72]	@ (8001ec4 <_sbrk+0x68>)
 8001e7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ec0 <_sbrk+0x64>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d205      	bcs.n	8001e98 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec8 <_sbrk+0x6c>)
 8001e8e:	220c      	movs	r2, #12
 8001e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
 8001e96:	e009      	b.n	8001eac <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e98:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <_sbrk+0x64>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e9e:	4b08      	ldr	r3, [pc, #32]	@ (8001ec0 <_sbrk+0x64>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	4a06      	ldr	r2, [pc, #24]	@ (8001ec0 <_sbrk+0x64>)
 8001ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	371c      	adds	r7, #28
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	20080000 	.word	0x20080000
 8001ebc:	00000400 	.word	0x00000400
 8001ec0:	20003bc0 	.word	0x20003bc0
 8001ec4:	20013cb8 	.word	0x20013cb8
 8001ec8:	20013ca4 	.word	0x20013ca4

08001ecc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ed0:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <SystemInit+0x20>)
 8001ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ed6:	4a05      	ldr	r2, [pc, #20]	@ (8001eec <SystemInit+0x20>)
 8001ed8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001edc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <do_send_txt>:
  uint16_t len;
  char     msg[96];
} txt_req_t;

static void do_send_txt(void *arg)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  txt_req_t *r = (txt_req_t*)arg;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	60fb      	str	r3, [r7, #12]
  if (!r) return;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d020      	beq.n	8001f44 <do_send_txt+0x54>

  if (r->pcb && tcp_sndbuf(r->pcb) >= r->len) {
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d018      	beq.n	8001f3c <do_send_txt+0x4c>
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	889b      	ldrh	r3, [r3, #4]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d310      	bcc.n	8001f3c <do_send_txt+0x4c>
    if (tcp_write(r->pcb, r->msg, r->len, TCP_WRITE_FLAG_COPY) == ERR_OK) {
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	1d99      	adds	r1, r3, #6
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	889a      	ldrh	r2, [r3, #4]
 8001f26:	2301      	movs	r3, #1
 8001f28:	f00f fe18 	bl	8011b5c <tcp_write>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d104      	bne.n	8001f3c <do_send_txt+0x4c>
      tcp_output(r->pcb);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f010 fbfa 	bl	8012730 <tcp_output>
    }
  }
  mem_free(r);
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f009 fe2b 	bl	800bb98 <mem_free>
 8001f42:	e000      	b.n	8001f46 <do_send_txt+0x56>
  if (!r) return;
 8001f44:	bf00      	nop
}
 8001f46:	3710      	adds	r7, #16
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <bl_send_text_2000_from_task>:

void bl_send_text_2000_from_task(const char *s)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  if (!s || !g_port2000_pcb) return;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d030      	beq.n	8001fbc <bl_send_text_2000_from_task+0x70>
 8001f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fcc <bl_send_text_2000_from_task+0x80>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d02c      	beq.n	8001fbc <bl_send_text_2000_from_task+0x70>

  size_t n = strlen(s);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7fe f96c 	bl	8000240 <strlen>
 8001f68:	60f8      	str	r0, [r7, #12]
  if (n == 0) return;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d027      	beq.n	8001fc0 <bl_send_text_2000_from_task+0x74>
  if (n > 95) n = 95;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2b5f      	cmp	r3, #95	@ 0x5f
 8001f74:	d901      	bls.n	8001f7a <bl_send_text_2000_from_task+0x2e>
 8001f76:	235f      	movs	r3, #95	@ 0x5f
 8001f78:	60fb      	str	r3, [r7, #12]

  txt_req_t *r = (txt_req_t*)mem_malloc(sizeof(txt_req_t));
 8001f7a:	2068      	movs	r0, #104	@ 0x68
 8001f7c:	f009 ffa6 	bl	800becc <mem_malloc>
 8001f80:	60b8      	str	r0, [r7, #8]
  if (!r) return;
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d01d      	beq.n	8001fc4 <bl_send_text_2000_from_task+0x78>

  r->pcb = g_port2000_pcb;
 8001f88:	4b10      	ldr	r3, [pc, #64]	@ (8001fcc <bl_send_text_2000_from_task+0x80>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	601a      	str	r2, [r3, #0]
  r->len = (uint16_t)n;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	809a      	strh	r2, [r3, #4]
  memcpy(r->msg, s, n);
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	3306      	adds	r3, #6
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f014 fde2 	bl	8016b6a <memcpy>
  r->msg[n] = '\0';
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	3306      	adds	r3, #6
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]

  tcpip_callback(do_send_txt, r);
 8001fb2:	68b9      	ldr	r1, [r7, #8]
 8001fb4:	4806      	ldr	r0, [pc, #24]	@ (8001fd0 <bl_send_text_2000_from_task+0x84>)
 8001fb6:	f009 fb99 	bl	800b6ec <tcpip_callback>
 8001fba:	e004      	b.n	8001fc6 <bl_send_text_2000_from_task+0x7a>
  if (!s || !g_port2000_pcb) return;
 8001fbc:	bf00      	nop
 8001fbe:	e002      	b.n	8001fc6 <bl_send_text_2000_from_task+0x7a>
  if (n == 0) return;
 8001fc0:	bf00      	nop
 8001fc2:	e000      	b.n	8001fc6 <bl_send_text_2000_from_task+0x7a>
  if (!r) return;
 8001fc4:	bf00      	nop
}
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20003bc4 	.word	0x20003bc4
 8001fd0:	08001ef1 	.word	0x08001ef1

08001fd4 <do_send_resp>:
static void do_send_resp(void *arg)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
    resp_send_req_t *r = (resp_send_req_t*)arg;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	60fb      	str	r3, [r7, #12]
    if (!r) return;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d020      	beq.n	8002028 <do_send_resp+0x54>

    if (r->pcb) {
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d018      	beq.n	8002020 <do_send_resp+0x4c>
        if (tcp_sndbuf(r->pcb) >= r->len) {
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	889b      	ldrh	r3, [r3, #4]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d310      	bcc.n	8002020 <do_send_resp+0x4c>
            if (tcp_write(r->pcb, r->data, r->len, TCP_WRITE_FLAG_COPY) == ERR_OK) {
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	1d99      	adds	r1, r3, #6
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	889a      	ldrh	r2, [r3, #4]
 800200a:	2301      	movs	r3, #1
 800200c:	f00f fda6 	bl	8011b5c <tcp_write>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d104      	bne.n	8002020 <do_send_resp+0x4c>
                tcp_output(r->pcb);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4618      	mov	r0, r3
 800201c:	f010 fb88 	bl	8012730 <tcp_output>
            }
        }
    }
    mem_free(r);
 8002020:	68f8      	ldr	r0, [r7, #12]
 8002022:	f009 fdb9 	bl	800bb98 <mem_free>
 8002026:	e000      	b.n	800202a <do_send_resp+0x56>
    if (!r) return;
 8002028:	bf00      	nop
}
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <ota_resp_tx_lwip>:

void ota_resp_tx_lwip(const uint8_t *data, uint16_t len, void *ctx)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	460b      	mov	r3, r1
 800203a:	607a      	str	r2, [r7, #4]
 800203c:	817b      	strh	r3, [r7, #10]
    struct tcp_pcb *pcb = (struct tcp_pcb*)ctx;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	617b      	str	r3, [r7, #20]
    if (!data || len == 0 || !pcb) return;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d023      	beq.n	8002090 <ota_resp_tx_lwip+0x60>
 8002048:	897b      	ldrh	r3, [r7, #10]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d020      	beq.n	8002090 <ota_resp_tx_lwip+0x60>
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01d      	beq.n	8002090 <ota_resp_tx_lwip+0x60>

    resp_send_req_t *r = (resp_send_req_t*)mem_malloc(sizeof(resp_send_req_t));
 8002054:	2018      	movs	r0, #24
 8002056:	f009 ff39 	bl	800becc <mem_malloc>
 800205a:	6138      	str	r0, [r7, #16]
    if (!r) return;
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d018      	beq.n	8002094 <ota_resp_tx_lwip+0x64>

    r->pcb = pcb;
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	601a      	str	r2, [r3, #0]
    r->len = (len > sizeof(r->data)) ? (uint16_t)sizeof(r->data) : len;
 8002068:	897b      	ldrh	r3, [r7, #10]
 800206a:	2b10      	cmp	r3, #16
 800206c:	bf28      	it	cs
 800206e:	2310      	movcs	r3, #16
 8002070:	b29a      	uxth	r2, r3
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	809a      	strh	r2, [r3, #4]
    memcpy(r->data, data, r->len);
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	1d98      	adds	r0, r3, #6
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	889b      	ldrh	r3, [r3, #4]
 800207e:	461a      	mov	r2, r3
 8002080:	68f9      	ldr	r1, [r7, #12]
 8002082:	f014 fd72 	bl	8016b6a <memcpy>

    tcpip_callback(do_send_resp, r);
 8002086:	6939      	ldr	r1, [r7, #16]
 8002088:	4804      	ldr	r0, [pc, #16]	@ (800209c <ota_resp_tx_lwip+0x6c>)
 800208a:	f009 fb2f 	bl	800b6ec <tcpip_callback>
 800208e:	e002      	b.n	8002096 <ota_resp_tx_lwip+0x66>
    if (!data || len == 0 || !pcb) return;
 8002090:	bf00      	nop
 8002092:	e000      	b.n	8002096 <ota_resp_tx_lwip+0x66>
    if (!r) return;
 8002094:	bf00      	nop
}
 8002096:	3718      	adds	r7, #24
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	08001fd5 	.word	0x08001fd5

080020a0 <tcp_server_err>:
static err_t tcp_server_recv2001(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err);
static void  tcp_server_close(struct tcp_pcb *tpcb);

/* NOTE: tcp_err callback arg is the value set by tcp_arg(). */
static void tcp_server_err(void *arg, err_t err)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	460b      	mov	r3, r1
 80020aa:	70fb      	strb	r3, [r7, #3]
    /* We set tcp_arg(pcb, NULL), so arg may be NULL.
       IMPORTANT: pcb is already freed here; DO NOT call any tcp_* API. */
    LWIP_UNUSED_ARG(arg);

    /* Just clear globals defensively (if you track by pointer elsewhere, do it there). */
    g_port2000_pcb = NULL;
 80020ac:	4b05      	ldr	r3, [pc, #20]	@ (80020c4 <tcp_server_err+0x24>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
    g_port2001_pcb = NULL;
 80020b2:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <tcp_server_err+0x28>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	20003bc4 	.word	0x20003bc4
 80020c8:	20003bc8 	.word	0x20003bc8

080020cc <tcp_server_init>:

void tcp_server_init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
    ip_addr_t ip;
    IP_ADDR4(&ip, 192, 168, 0, 25);
 80020d2:	4b20      	ldr	r3, [pc, #128]	@ (8002154 <tcp_server_init+0x88>)
 80020d4:	607b      	str	r3, [r7, #4]

    /* Listen on 2001 (RX from host) */
    struct tcp_pcb *pcb2001 = tcp_new();
 80020d6:	f00c fdfd 	bl	800ecd4 <tcp_new>
 80020da:	60f8      	str	r0, [r7, #12]
    if (pcb2001) {
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d016      	beq.n	8002110 <tcp_server_init+0x44>
        if (tcp_bind(pcb2001, &ip, 2001) == ERR_OK) {
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	f240 72d1 	movw	r2, #2001	@ 0x7d1
 80020e8:	4619      	mov	r1, r3
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f00b fd4c 	bl	800db88 <tcp_bind>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d109      	bne.n	800210a <tcp_server_init+0x3e>
            pcb2001 = tcp_listen(pcb2001);
 80020f6:	21ff      	movs	r1, #255	@ 0xff
 80020f8:	68f8      	ldr	r0, [r7, #12]
 80020fa:	f00b fdfd 	bl	800dcf8 <tcp_listen_with_backlog>
 80020fe:	60f8      	str	r0, [r7, #12]
            tcp_accept(pcb2001, tcp_server_accept);
 8002100:	4915      	ldr	r1, [pc, #84]	@ (8002158 <tcp_server_init+0x8c>)
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f00c fe66 	bl	800edd4 <tcp_accept>
 8002108:	e002      	b.n	8002110 <tcp_server_init+0x44>


        } else {
            tcp_close(pcb2001);
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f00b fc46 	bl	800d99c <tcp_close>
        }
    }

    /* Listen on 2000 (TX replies to host) */
    struct tcp_pcb *pcb2000 = tcp_new();
 8002110:	f00c fde0 	bl	800ecd4 <tcp_new>
 8002114:	60b8      	str	r0, [r7, #8]
    if (pcb2000) {
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d016      	beq.n	800214a <tcp_server_init+0x7e>
        if (tcp_bind(pcb2000, &ip, 2000) == ERR_OK) {
 800211c:	1d3b      	adds	r3, r7, #4
 800211e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002122:	4619      	mov	r1, r3
 8002124:	68b8      	ldr	r0, [r7, #8]
 8002126:	f00b fd2f 	bl	800db88 <tcp_bind>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d109      	bne.n	8002144 <tcp_server_init+0x78>
            pcb2000 = tcp_listen(pcb2000);
 8002130:	21ff      	movs	r1, #255	@ 0xff
 8002132:	68b8      	ldr	r0, [r7, #8]
 8002134:	f00b fde0 	bl	800dcf8 <tcp_listen_with_backlog>
 8002138:	60b8      	str	r0, [r7, #8]
            tcp_accept(pcb2000, tcp_server_accept);
 800213a:	4907      	ldr	r1, [pc, #28]	@ (8002158 <tcp_server_init+0x8c>)
 800213c:	68b8      	ldr	r0, [r7, #8]
 800213e:	f00c fe49 	bl	800edd4 <tcp_accept>
        } else {
            tcp_close(pcb2000);
        }
    }
}
 8002142:	e002      	b.n	800214a <tcp_server_init+0x7e>
            tcp_close(pcb2000);
 8002144:	68b8      	ldr	r0, [r7, #8]
 8002146:	f00b fc29 	bl	800d99c <tcp_close>
}
 800214a:	bf00      	nop
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	1900a8c0 	.word	0x1900a8c0
 8002158:	0800215d 	.word	0x0800215d

0800215c <tcp_server_accept>:

 err_t tcp_server_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	4613      	mov	r3, r2
 8002168:	71fb      	strb	r3, [r7, #7]
    LWIP_UNUSED_ARG(arg);
    LWIP_UNUSED_ARG(err);

    tcp_setprio(newpcb, TCP_PRIO_MIN);
 800216a:	2101      	movs	r1, #1
 800216c:	68b8      	ldr	r0, [r7, #8]
 800216e:	f00c fbbf 	bl	800e8f0 <tcp_setprio>
    tcp_nagle_disable(newpcb);
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	8b5b      	ldrh	r3, [r3, #26]
 8002176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800217a:	b29a      	uxth	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	835a      	strh	r2, [r3, #26]

    /* VERY IMPORTANT: set err callback (pcb can die unexpectedly) */
    tcp_err(newpcb, tcp_server_err);
 8002180:	4921      	ldr	r1, [pc, #132]	@ (8002208 <tcp_server_accept+0xac>)
 8002182:	68b8      	ldr	r0, [r7, #8]
 8002184:	f00c fe04 	bl	800ed90 <tcp_err>

    if (newpcb->local_port == 2000) {
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	8adb      	ldrh	r3, [r3, #22]
 800218c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002190:	d122      	bne.n	80021d8 <tcp_server_accept+0x7c>
        g_port2000_pcb = newpcb;
 8002192:	4a1e      	ldr	r2, [pc, #120]	@ (800220c <tcp_server_accept+0xb0>)
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	6013      	str	r3, [r2, #0]

        /* reply-only: do not receive on 2000 */
        tcp_recv(newpcb, NULL);
 8002198:	2100      	movs	r1, #0
 800219a:	68b8      	ldr	r0, [r7, #8]
 800219c:	f00c fdb4 	bl	800ed08 <tcp_recv>

        /* tell OTA core how to send ACK/NACK safely */
        etx_ota_set_resp_sender(ota_resp_tx_lwip, g_port2000_pcb);
 80021a0:	4b1a      	ldr	r3, [pc, #104]	@ (800220c <tcp_server_accept+0xb0>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4619      	mov	r1, r3
 80021a6:	481a      	ldr	r0, [pc, #104]	@ (8002210 <tcp_server_accept+0xb4>)
 80021a8:	f7fe fb72 	bl	8000890 <etx_ota_set_resp_sender>

        const char *hello = "Bootloader is running. Looking for upload command..\r\n";
 80021ac:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <tcp_server_accept+0xb8>)
 80021ae:	617b      	str	r3, [r7, #20]
        tcp_write(newpcb, hello, (u16_t)strlen(hello), TCP_WRITE_FLAG_COPY);
 80021b0:	6978      	ldr	r0, [r7, #20]
 80021b2:	f7fe f845 	bl	8000240 <strlen>
 80021b6:	4603      	mov	r3, r0
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	2301      	movs	r3, #1
 80021bc:	6979      	ldr	r1, [r7, #20]
 80021be:	68b8      	ldr	r0, [r7, #8]
 80021c0:	f00f fccc 	bl	8011b5c <tcp_write>
        tcp_output(newpcb);
 80021c4:	68b8      	ldr	r0, [r7, #8]
 80021c6:	f010 fab3 	bl	8012730 <tcp_output>
        osSemaphoreRelease(tcpReadySem);
 80021ca:	4b13      	ldr	r3, [pc, #76]	@ (8002218 <tcp_server_accept+0xbc>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f006 fa5c 	bl	800868c <osSemaphoreRelease>
        return ERR_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	e013      	b.n	8002200 <tcp_server_accept+0xa4>
    }

    if (newpcb->local_port == 2001) {
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	8adb      	ldrh	r3, [r3, #22]
 80021dc:	f240 72d1 	movw	r2, #2001	@ 0x7d1
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d108      	bne.n	80021f6 <tcp_server_accept+0x9a>
        g_port2001_pcb = newpcb;
 80021e4:	4a0d      	ldr	r2, [pc, #52]	@ (800221c <tcp_server_accept+0xc0>)
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	6013      	str	r3, [r2, #0]

        /* RX path */
        tcp_recv(newpcb, tcp_server_recv2001);
 80021ea:	490d      	ldr	r1, [pc, #52]	@ (8002220 <tcp_server_accept+0xc4>)
 80021ec:	68b8      	ldr	r0, [r7, #8]
 80021ee:	f00c fd8b 	bl	800ed08 <tcp_recv>

        return ERR_OK;
 80021f2:	2300      	movs	r3, #0
 80021f4:	e004      	b.n	8002200 <tcp_server_accept+0xa4>
    }
//    osSemaphoreRelease(tcpReadySem);
    tcp_server_close(newpcb);
 80021f6:	68b8      	ldr	r0, [r7, #8]
 80021f8:	f000 f854 	bl	80022a4 <tcp_server_close>
    return ERR_VAL;
 80021fc:	f06f 0305 	mvn.w	r3, #5
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	080020a1 	.word	0x080020a1
 800220c:	20003bc4 	.word	0x20003bc4
 8002210:	08002031 	.word	0x08002031
 8002214:	080180d8 	.word	0x080180d8
 8002218:	20003bcc 	.word	0x20003bcc
 800221c:	20003bc8 	.word	0x20003bc8
 8002220:	08002225 	.word	0x08002225

08002224 <tcp_server_recv2001>:

/* Fast path receive: copy bytes -> comm -> free */
static err_t tcp_server_recv2001(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	70fb      	strb	r3, [r7, #3]
    LWIP_UNUSED_ARG(arg);

    if (p == NULL) {
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d104      	bne.n	8002242 <tcp_server_recv2001+0x1e>
        tcp_server_close(tpcb);
 8002238:	68b8      	ldr	r0, [r7, #8]
 800223a:	f000 f833 	bl	80022a4 <tcp_server_close>
        return ERR_OK;
 800223e:	2300      	movs	r3, #0
 8002240:	e02c      	b.n	800229c <tcp_server_recv2001+0x78>
    }

    if (err != ERR_OK) {
 8002242:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d005      	beq.n	8002256 <tcp_server_recv2001+0x32>
        pbuf_free(p);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f00a fefc 	bl	800d048 <pbuf_free>
        return err;
 8002250:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002254:	e022      	b.n	800229c <tcp_server_recv2001+0x78>
    }

    /* Pass pbuf chain to stream parser */
    for (struct pbuf *q = p; q != NULL; q = q->next) {
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	e012      	b.n	8002282 <tcp_server_recv2001+0x5e>
        if (q->len && q->payload) {
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	895b      	ldrh	r3, [r3, #10]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00b      	beq.n	800227c <tcp_server_recv2001+0x58>
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d007      	beq.n	800227c <tcp_server_recv2001+0x58>
            comm_ota_rx_bytes((const uint8_t*)q->payload, (size_t)q->len);
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	895b      	ldrh	r3, [r3, #10]
 8002274:	4619      	mov	r1, r3
 8002276:	4610      	mov	r0, r2
 8002278:	f7fe fa42 	bl	8000700 <comm_ota_rx_bytes>
    for (struct pbuf *q = p; q != NULL; q = q->next) {
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d1e9      	bne.n	800225c <tcp_server_recv2001+0x38>
        }
    }

    tcp_recved(tpcb, p->tot_len);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	891b      	ldrh	r3, [r3, #8]
 800228c:	4619      	mov	r1, r3
 800228e:	68b8      	ldr	r0, [r7, #8]
 8002290:	f00b fe48 	bl	800df24 <tcp_recved>
    pbuf_free(p);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f00a fed7 	bl	800d048 <pbuf_free>
    return ERR_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <tcp_server_close>:

static void tcp_server_close(struct tcp_pcb *tpcb)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
    if (!tpcb) return;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d028      	beq.n	8002304 <tcp_server_close+0x60>

    if (tpcb == g_port2000_pcb) g_port2000_pcb = NULL;
 80022b2:	4b16      	ldr	r3, [pc, #88]	@ (800230c <tcp_server_close+0x68>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d102      	bne.n	80022c2 <tcp_server_close+0x1e>
 80022bc:	4b13      	ldr	r3, [pc, #76]	@ (800230c <tcp_server_close+0x68>)
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
    if (tpcb == g_port2001_pcb) g_port2001_pcb = NULL;
 80022c2:	4b13      	ldr	r3, [pc, #76]	@ (8002310 <tcp_server_close+0x6c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d102      	bne.n	80022d2 <tcp_server_close+0x2e>
 80022cc:	4b10      	ldr	r3, [pc, #64]	@ (8002310 <tcp_server_close+0x6c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	601a      	str	r2, [r3, #0]

    tcp_arg(tpcb, NULL);
 80022d2:	2100      	movs	r1, #0
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f00c fd05 	bl	800ece4 <tcp_arg>
    tcp_err(tpcb, NULL);
 80022da:	2100      	movs	r1, #0
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f00c fd57 	bl	800ed90 <tcp_err>
    tcp_sent(tpcb, NULL);
 80022e2:	2100      	movs	r1, #0
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f00c fd31 	bl	800ed4c <tcp_sent>
    tcp_recv(tpcb, NULL);
 80022ea:	2100      	movs	r1, #0
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f00c fd0b 	bl	800ed08 <tcp_recv>
    tcp_poll(tpcb, NULL, 0);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2100      	movs	r1, #0
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f00c fd84 	bl	800ee04 <tcp_poll>

    tcp_close(tpcb);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f00b fb4d 	bl	800d99c <tcp_close>
 8002302:	e000      	b.n	8002306 <tcp_server_close+0x62>
    if (!tpcb) return;
 8002304:	bf00      	nop
}
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20003bc4 	.word	0x20003bc4
 8002310:	20003bc8 	.word	0x20003bc8

08002314 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800231a:	f107 0310 	add.w	r3, r7, #16
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	605a      	str	r2, [r3, #4]
 8002324:	609a      	str	r2, [r3, #8]
 8002326:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002328:	1d3b      	adds	r3, r7, #4
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	605a      	str	r2, [r3, #4]
 8002330:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002332:	4b1e      	ldr	r3, [pc, #120]	@ (80023ac <MX_TIM2_Init+0x98>)
 8002334:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002338:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 21600;
 800233a:	4b1c      	ldr	r3, [pc, #112]	@ (80023ac <MX_TIM2_Init+0x98>)
 800233c:	f245 4260 	movw	r2, #21600	@ 0x5460
 8002340:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002342:	4b1a      	ldr	r3, [pc, #104]	@ (80023ac <MX_TIM2_Init+0x98>)
 8002344:	2200      	movs	r2, #0
 8002346:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8002348:	4b18      	ldr	r3, [pc, #96]	@ (80023ac <MX_TIM2_Init+0x98>)
 800234a:	2264      	movs	r2, #100	@ 0x64
 800234c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800234e:	4b17      	ldr	r3, [pc, #92]	@ (80023ac <MX_TIM2_Init+0x98>)
 8002350:	2200      	movs	r2, #0
 8002352:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002354:	4b15      	ldr	r3, [pc, #84]	@ (80023ac <MX_TIM2_Init+0x98>)
 8002356:	2280      	movs	r2, #128	@ 0x80
 8002358:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800235a:	4814      	ldr	r0, [pc, #80]	@ (80023ac <MX_TIM2_Init+0x98>)
 800235c:	f003 ff08 	bl	8006170 <HAL_TIM_Base_Init>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002366:	f7ff fbb1 	bl	8001acc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800236a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800236e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002370:	f107 0310 	add.w	r3, r7, #16
 8002374:	4619      	mov	r1, r3
 8002376:	480d      	ldr	r0, [pc, #52]	@ (80023ac <MX_TIM2_Init+0x98>)
 8002378:	f004 f8d2 	bl	8006520 <HAL_TIM_ConfigClockSource>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002382:	f7ff fba3 	bl	8001acc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002386:	2300      	movs	r3, #0
 8002388:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238a:	2300      	movs	r3, #0
 800238c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800238e:	1d3b      	adds	r3, r7, #4
 8002390:	4619      	mov	r1, r3
 8002392:	4806      	ldr	r0, [pc, #24]	@ (80023ac <MX_TIM2_Init+0x98>)
 8002394:	f004 faf6 	bl	8006984 <HAL_TIMEx_MasterConfigSynchronization>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800239e:	f7ff fb95 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80023a2:	bf00      	nop
 80023a4:	3720      	adds	r7, #32
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20003bd0 	.word	0x20003bd0

080023b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023c0:	d113      	bne.n	80023ea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023c2:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <HAL_TIM_Base_MspInit+0x44>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	4a0b      	ldr	r2, [pc, #44]	@ (80023f4 <HAL_TIM_Base_MspInit+0x44>)
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ce:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HAL_TIM_Base_MspInit+0x44>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	2105      	movs	r1, #5
 80023de:	201c      	movs	r0, #28
 80023e0:	f000 fb12 	bl	8002a08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023e4:	201c      	movs	r0, #28
 80023e6:	f000 fb2b 	bl	8002a40 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80023ea:	bf00      	nop
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40023800 	.word	0x40023800

080023f8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023fc:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 80023fe:	4a15      	ldr	r2, [pc, #84]	@ (8002454 <MX_USART3_UART_Init+0x5c>)
 8002400:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002402:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 8002404:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002408:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800240a:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 800240c:	2200      	movs	r2, #0
 800240e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002410:	4b0f      	ldr	r3, [pc, #60]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 8002412:	2200      	movs	r2, #0
 8002414:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002416:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 8002418:	2200      	movs	r2, #0
 800241a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800241c:	4b0c      	ldr	r3, [pc, #48]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 800241e:	220c      	movs	r2, #12
 8002420:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002422:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 8002424:	2200      	movs	r2, #0
 8002426:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002428:	4b09      	ldr	r3, [pc, #36]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 800242a:	2200      	movs	r2, #0
 800242c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800242e:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 8002430:	2200      	movs	r2, #0
 8002432:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002434:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 8002436:	2200      	movs	r2, #0
 8002438:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800243a:	4805      	ldr	r0, [pc, #20]	@ (8002450 <MX_USART3_UART_Init+0x58>)
 800243c:	f004 fb4e 	bl	8006adc <HAL_UART_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002446:	f7ff fb41 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20003c1c 	.word	0x20003c1c
 8002454:	40004800 	.word	0x40004800

08002458 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b0ae      	sub	sp, #184	@ 0xb8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
 800246e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002470:	f107 0314 	add.w	r3, r7, #20
 8002474:	2290      	movs	r2, #144	@ 0x90
 8002476:	2100      	movs	r1, #0
 8002478:	4618      	mov	r0, r3
 800247a:	f014 faa3 	bl	80169c4 <memset>
  if(uartHandle->Instance==USART3)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a22      	ldr	r2, [pc, #136]	@ (800250c <HAL_UART_MspInit+0xb4>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d13c      	bne.n	8002502 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002488:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800248c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800248e:	2300      	movs	r3, #0
 8002490:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002492:	f107 0314 	add.w	r3, r7, #20
 8002496:	4618      	mov	r0, r3
 8002498:	f003 f90c 	bl	80056b4 <HAL_RCCEx_PeriphCLKConfig>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80024a2:	f7ff fb13 	bl	8001acc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80024a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002510 <HAL_UART_MspInit+0xb8>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024aa:	4a19      	ldr	r2, [pc, #100]	@ (8002510 <HAL_UART_MspInit+0xb8>)
 80024ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024b2:	4b17      	ldr	r3, [pc, #92]	@ (8002510 <HAL_UART_MspInit+0xb8>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024ba:	613b      	str	r3, [r7, #16]
 80024bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024be:	4b14      	ldr	r3, [pc, #80]	@ (8002510 <HAL_UART_MspInit+0xb8>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c2:	4a13      	ldr	r2, [pc, #76]	@ (8002510 <HAL_UART_MspInit+0xb8>)
 80024c4:	f043 0308 	orr.w	r3, r3, #8
 80024c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ca:	4b11      	ldr	r3, [pc, #68]	@ (8002510 <HAL_UART_MspInit+0xb8>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80024d6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024de:	2302      	movs	r3, #2
 80024e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ea:	2303      	movs	r3, #3
 80024ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024f0:	2307      	movs	r3, #7
 80024f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024f6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80024fa:	4619      	mov	r1, r3
 80024fc:	4805      	ldr	r0, [pc, #20]	@ (8002514 <HAL_UART_MspInit+0xbc>)
 80024fe:	f002 f8cd 	bl	800469c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002502:	bf00      	nop
 8002504:	37b8      	adds	r7, #184	@ 0xb8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40004800 	.word	0x40004800
 8002510:	40023800 	.word	0x40023800
 8002514:	40020c00 	.word	0x40020c00

08002518 <Reset_Handler>:
 8002518:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002550 <LoopFillZerobss+0xe>
 800251c:	f7ff fcd6 	bl	8001ecc <SystemInit>
 8002520:	480c      	ldr	r0, [pc, #48]	@ (8002554 <LoopFillZerobss+0x12>)
 8002522:	490d      	ldr	r1, [pc, #52]	@ (8002558 <LoopFillZerobss+0x16>)
 8002524:	4a0d      	ldr	r2, [pc, #52]	@ (800255c <LoopFillZerobss+0x1a>)
 8002526:	2300      	movs	r3, #0
 8002528:	e002      	b.n	8002530 <LoopCopyDataInit>

0800252a <CopyDataInit>:
 800252a:	58d4      	ldr	r4, [r2, r3]
 800252c:	50c4      	str	r4, [r0, r3]
 800252e:	3304      	adds	r3, #4

08002530 <LoopCopyDataInit>:
 8002530:	18c4      	adds	r4, r0, r3
 8002532:	428c      	cmp	r4, r1
 8002534:	d3f9      	bcc.n	800252a <CopyDataInit>
 8002536:	4a0a      	ldr	r2, [pc, #40]	@ (8002560 <LoopFillZerobss+0x1e>)
 8002538:	4c0a      	ldr	r4, [pc, #40]	@ (8002564 <LoopFillZerobss+0x22>)
 800253a:	2300      	movs	r3, #0
 800253c:	e001      	b.n	8002542 <LoopFillZerobss>

0800253e <FillZerobss>:
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	3204      	adds	r2, #4

08002542 <LoopFillZerobss>:
 8002542:	42a2      	cmp	r2, r4
 8002544:	d3fb      	bcc.n	800253e <FillZerobss>
 8002546:	f014 fae9 	bl	8016b1c <__libc_init_array>
 800254a:	f7ff fa21 	bl	8001990 <main>
 800254e:	4770      	bx	lr
 8002550:	20080000 	.word	0x20080000
 8002554:	20000000 	.word	0x20000000
 8002558:	20000090 	.word	0x20000090
 800255c:	0801aedc 	.word	0x0801aedc
 8002560:	200001d0 	.word	0x200001d0
 8002564:	20013cb4 	.word	0x20013cb4

08002568 <ADC_IRQHandler>:
 8002568:	e7fe      	b.n	8002568 <ADC_IRQHandler>

0800256a <LAN8742_RegisterBusIO>:
 800256a:	b480      	push	{r7}
 800256c:	b083      	sub	sp, #12
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
 8002572:	6039      	str	r1, [r7, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00b      	beq.n	8002592 <LAN8742_RegisterBusIO+0x28>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d007      	beq.n	8002592 <LAN8742_RegisterBusIO+0x28>
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <LAN8742_RegisterBusIO+0x28>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d102      	bne.n	8002598 <LAN8742_RegisterBusIO+0x2e>
 8002592:	f04f 33ff 	mov.w	r3, #4294967295
 8002596:	e014      	b.n	80025c2 <LAN8742_RegisterBusIO+0x58>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	60da      	str	r2, [r3, #12]
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	68da      	ldr	r2, [r3, #12]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	615a      	str	r2, [r3, #20]
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	611a      	str	r2, [r3, #16]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	619a      	str	r2, [r3, #24]
 80025c0:	2300      	movs	r3, #0
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <LAN8742_Init>:
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b086      	sub	sp, #24
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	2300      	movs	r3, #0
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d139      	bne.n	800265e <LAN8742_Init+0x90>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d002      	beq.n	80025f8 <LAN8742_Init+0x2a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	4798      	blx	r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2220      	movs	r2, #32
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	2300      	movs	r3, #0
 8002600:	617b      	str	r3, [r7, #20]
 8002602:	e01c      	b.n	800263e <LAN8742_Init+0x70>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	f107 020c 	add.w	r2, r7, #12
 800260c:	2112      	movs	r1, #18
 800260e:	6978      	ldr	r0, [r7, #20]
 8002610:	4798      	blx	r3
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	da03      	bge.n	8002620 <LAN8742_Init+0x52>
 8002618:	f06f 0304 	mvn.w	r3, #4
 800261c:	613b      	str	r3, [r7, #16]
 800261e:	e00b      	b.n	8002638 <LAN8742_Init+0x6a>
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f003 031f 	and.w	r3, r3, #31
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	429a      	cmp	r2, r3
 800262a:	d105      	bne.n	8002638 <LAN8742_Init+0x6a>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	2300      	movs	r3, #0
 8002634:	613b      	str	r3, [r7, #16]
 8002636:	e005      	b.n	8002644 <LAN8742_Init+0x76>
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	3301      	adds	r3, #1
 800263c:	617b      	str	r3, [r7, #20]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2b1f      	cmp	r3, #31
 8002642:	d9df      	bls.n	8002604 <LAN8742_Init+0x36>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2b1f      	cmp	r3, #31
 800264a:	d902      	bls.n	8002652 <LAN8742_Init+0x84>
 800264c:	f06f 0302 	mvn.w	r3, #2
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d102      	bne.n	800265e <LAN8742_Init+0x90>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4618      	mov	r0, r3
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <LAN8742_GetLinkState>:
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	2300      	movs	r3, #0
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6810      	ldr	r0, [r2, #0]
 800267c:	f107 020c 	add.w	r2, r7, #12
 8002680:	2101      	movs	r1, #1
 8002682:	4798      	blx	r3
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	da02      	bge.n	8002690 <LAN8742_GetLinkState+0x28>
 800268a:	f06f 0304 	mvn.w	r3, #4
 800268e:	e06e      	b.n	800276e <LAN8742_GetLinkState+0x106>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6810      	ldr	r0, [r2, #0]
 8002698:	f107 020c 	add.w	r2, r7, #12
 800269c:	2101      	movs	r1, #1
 800269e:	4798      	blx	r3
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	da02      	bge.n	80026ac <LAN8742_GetLinkState+0x44>
 80026a6:	f06f 0304 	mvn.w	r3, #4
 80026aa:	e060      	b.n	800276e <LAN8742_GetLinkState+0x106>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f003 0304 	and.w	r3, r3, #4
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <LAN8742_GetLinkState+0x52>
 80026b6:	2301      	movs	r3, #1
 80026b8:	e059      	b.n	800276e <LAN8742_GetLinkState+0x106>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6810      	ldr	r0, [r2, #0]
 80026c2:	f107 020c 	add.w	r2, r7, #12
 80026c6:	2100      	movs	r1, #0
 80026c8:	4798      	blx	r3
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	da02      	bge.n	80026d6 <LAN8742_GetLinkState+0x6e>
 80026d0:	f06f 0304 	mvn.w	r3, #4
 80026d4:	e04b      	b.n	800276e <LAN8742_GetLinkState+0x106>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d11b      	bne.n	8002718 <LAN8742_GetLinkState+0xb0>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d006      	beq.n	80026f8 <LAN8742_GetLinkState+0x90>
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <LAN8742_GetLinkState+0x90>
 80026f4:	2302      	movs	r3, #2
 80026f6:	e03a      	b.n	800276e <LAN8742_GetLinkState+0x106>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <LAN8742_GetLinkState+0x9e>
 8002702:	2303      	movs	r3, #3
 8002704:	e033      	b.n	800276e <LAN8742_GetLinkState+0x106>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <LAN8742_GetLinkState+0xac>
 8002710:	2304      	movs	r3, #4
 8002712:	e02c      	b.n	800276e <LAN8742_GetLinkState+0x106>
 8002714:	2305      	movs	r3, #5
 8002716:	e02a      	b.n	800276e <LAN8742_GetLinkState+0x106>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6810      	ldr	r0, [r2, #0]
 8002720:	f107 020c 	add.w	r2, r7, #12
 8002724:	211f      	movs	r1, #31
 8002726:	4798      	blx	r3
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	da02      	bge.n	8002734 <LAN8742_GetLinkState+0xcc>
 800272e:	f06f 0304 	mvn.w	r3, #4
 8002732:	e01c      	b.n	800276e <LAN8742_GetLinkState+0x106>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <LAN8742_GetLinkState+0xda>
 800273e:	2306      	movs	r3, #6
 8002740:	e015      	b.n	800276e <LAN8742_GetLinkState+0x106>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f003 031c 	and.w	r3, r3, #28
 8002748:	2b18      	cmp	r3, #24
 800274a:	d101      	bne.n	8002750 <LAN8742_GetLinkState+0xe8>
 800274c:	2302      	movs	r3, #2
 800274e:	e00e      	b.n	800276e <LAN8742_GetLinkState+0x106>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f003 031c 	and.w	r3, r3, #28
 8002756:	2b08      	cmp	r3, #8
 8002758:	d101      	bne.n	800275e <LAN8742_GetLinkState+0xf6>
 800275a:	2303      	movs	r3, #3
 800275c:	e007      	b.n	800276e <LAN8742_GetLinkState+0x106>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f003 031c 	and.w	r3, r3, #28
 8002764:	2b14      	cmp	r3, #20
 8002766:	d101      	bne.n	800276c <LAN8742_GetLinkState+0x104>
 8002768:	2304      	movs	r3, #4
 800276a:	e000      	b.n	800276e <LAN8742_GetLinkState+0x106>
 800276c:	2305      	movs	r3, #5
 800276e:	4618      	mov	r0, r3
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800277a:	2003      	movs	r0, #3
 800277c:	f000 f939 	bl	80029f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002780:	200f      	movs	r0, #15
 8002782:	f7ff fa25 	bl	8001bd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002786:	f7ff f9fb 	bl	8001b80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002794:	4b13      	ldr	r3, [pc, #76]	@ (80027e4 <HAL_DeInit+0x54>)
 8002796:	f04f 32ff 	mov.w	r2, #4294967295
 800279a:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800279c:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <HAL_DeInit+0x54>)
 800279e:	2200      	movs	r2, #0
 80027a0:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80027a2:	4b10      	ldr	r3, [pc, #64]	@ (80027e4 <HAL_DeInit+0x54>)
 80027a4:	f04f 32ff 	mov.w	r2, #4294967295
 80027a8:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80027aa:	4b0e      	ldr	r3, [pc, #56]	@ (80027e4 <HAL_DeInit+0x54>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80027b0:	4b0c      	ldr	r3, [pc, #48]	@ (80027e4 <HAL_DeInit+0x54>)
 80027b2:	f04f 32ff 	mov.w	r2, #4294967295
 80027b6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80027b8:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <HAL_DeInit+0x54>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80027be:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <HAL_DeInit+0x54>)
 80027c0:	f04f 32ff 	mov.w	r2, #4294967295
 80027c4:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80027c6:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <HAL_DeInit+0x54>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80027cc:	4b05      	ldr	r3, [pc, #20]	@ (80027e4 <HAL_DeInit+0x54>)
 80027ce:	f04f 32ff 	mov.w	r2, #4294967295
 80027d2:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80027d4:	4b03      	ldr	r3, [pc, #12]	@ (80027e4 <HAL_DeInit+0x54>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80027da:	f000 f805 	bl	80027e8 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40023800 	.word	0x40023800

080027e8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80027ec:	bf00      	nop
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
	...

080027f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027fc:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <HAL_IncTick+0x20>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	461a      	mov	r2, r3
 8002802:	4b06      	ldr	r3, [pc, #24]	@ (800281c <HAL_IncTick+0x24>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4413      	add	r3, r2
 8002808:	4a04      	ldr	r2, [pc, #16]	@ (800281c <HAL_IncTick+0x24>)
 800280a:	6013      	str	r3, [r2, #0]
}
 800280c:	bf00      	nop
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	2000000c 	.word	0x2000000c
 800281c:	20003ca4 	.word	0x20003ca4

08002820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return uwTick;
 8002824:	4b03      	ldr	r3, [pc, #12]	@ (8002834 <HAL_GetTick+0x14>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	20003ca4 	.word	0x20003ca4

08002838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002840:	f7ff ffee 	bl	8002820 <HAL_GetTick>
 8002844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002850:	d005      	beq.n	800285e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <HAL_Delay+0x44>)
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4413      	add	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800285e:	bf00      	nop
 8002860:	f7ff ffde 	bl	8002820 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	429a      	cmp	r2, r3
 800286e:	d8f7      	bhi.n	8002860 <HAL_Delay+0x28>
  {
  }
}
 8002870:	bf00      	nop
 8002872:	bf00      	nop
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	2000000c 	.word	0x2000000c

08002880 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002884:	4b03      	ldr	r3, [pc, #12]	@ (8002894 <HAL_GetREVID+0x14>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	0c1b      	lsrs	r3, r3, #16
}
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e0042000 	.word	0xe0042000

08002898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028a8:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <__NVIC_SetPriorityGrouping+0x40>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028b4:	4013      	ands	r3, r2
 80028b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80028c0:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <__NVIC_SetPriorityGrouping+0x44>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028c6:	4a04      	ldr	r2, [pc, #16]	@ (80028d8 <__NVIC_SetPriorityGrouping+0x40>)
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	60d3      	str	r3, [r2, #12]
}
 80028cc:	bf00      	nop
 80028ce:	3714      	adds	r7, #20
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr
 80028d8:	e000ed00 	.word	0xe000ed00
 80028dc:	05fa0000 	.word	0x05fa0000

080028e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028e4:	4b04      	ldr	r3, [pc, #16]	@ (80028f8 <__NVIC_GetPriorityGrouping+0x18>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	0a1b      	lsrs	r3, r3, #8
 80028ea:	f003 0307 	and.w	r3, r3, #7
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	2b00      	cmp	r3, #0
 800290c:	db0b      	blt.n	8002926 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	f003 021f 	and.w	r2, r3, #31
 8002914:	4907      	ldr	r1, [pc, #28]	@ (8002934 <__NVIC_EnableIRQ+0x38>)
 8002916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291a:	095b      	lsrs	r3, r3, #5
 800291c:	2001      	movs	r0, #1
 800291e:	fa00 f202 	lsl.w	r2, r0, r2
 8002922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	e000e100 	.word	0xe000e100

08002938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	6039      	str	r1, [r7, #0]
 8002942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002948:	2b00      	cmp	r3, #0
 800294a:	db0a      	blt.n	8002962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	b2da      	uxtb	r2, r3
 8002950:	490c      	ldr	r1, [pc, #48]	@ (8002984 <__NVIC_SetPriority+0x4c>)
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	0112      	lsls	r2, r2, #4
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	440b      	add	r3, r1
 800295c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002960:	e00a      	b.n	8002978 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	b2da      	uxtb	r2, r3
 8002966:	4908      	ldr	r1, [pc, #32]	@ (8002988 <__NVIC_SetPriority+0x50>)
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	3b04      	subs	r3, #4
 8002970:	0112      	lsls	r2, r2, #4
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	440b      	add	r3, r1
 8002976:	761a      	strb	r2, [r3, #24]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	e000e100 	.word	0xe000e100
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800298c:	b480      	push	{r7}
 800298e:	b089      	sub	sp, #36	@ 0x24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f1c3 0307 	rsb	r3, r3, #7
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	bf28      	it	cs
 80029aa:	2304      	movcs	r3, #4
 80029ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3304      	adds	r3, #4
 80029b2:	2b06      	cmp	r3, #6
 80029b4:	d902      	bls.n	80029bc <NVIC_EncodePriority+0x30>
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	3b03      	subs	r3, #3
 80029ba:	e000      	b.n	80029be <NVIC_EncodePriority+0x32>
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c0:	f04f 32ff 	mov.w	r2, #4294967295
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	43da      	mvns	r2, r3
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	401a      	ands	r2, r3
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029d4:	f04f 31ff 	mov.w	r1, #4294967295
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	43d9      	mvns	r1, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e4:	4313      	orrs	r3, r2
         );
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3724      	adds	r7, #36	@ 0x24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff ff4c 	bl	8002898 <__NVIC_SetPriorityGrouping>
}
 8002a00:	bf00      	nop
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a16:	2300      	movs	r3, #0
 8002a18:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a1a:	f7ff ff61 	bl	80028e0 <__NVIC_GetPriorityGrouping>
 8002a1e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	68b9      	ldr	r1, [r7, #8]
 8002a24:	6978      	ldr	r0, [r7, #20]
 8002a26:	f7ff ffb1 	bl	800298c <NVIC_EncodePriority>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a30:	4611      	mov	r1, r2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff ff80 	bl	8002938 <__NVIC_SetPriority>
}
 8002a38:	bf00      	nop
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff54 	bl	80028fc <__NVIC_EnableIRQ>
}
 8002a54:	bf00      	nop
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e054      	b.n	8002b18 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	7f5b      	ldrb	r3, [r3, #29]
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d105      	bne.n	8002a84 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7fd fee6 	bl	8000850 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2202      	movs	r2, #2
 8002a88:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	791b      	ldrb	r3, [r3, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10c      	bne.n	8002aac <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a22      	ldr	r2, [pc, #136]	@ (8002b20 <HAL_CRC_Init+0xc4>)
 8002a98:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0218 	bic.w	r2, r2, #24
 8002aa8:	609a      	str	r2, [r3, #8]
 8002aaa:	e00c      	b.n	8002ac6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6899      	ldr	r1, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f834 	bl	8002b24 <HAL_CRCEx_Polynomial_Set>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e028      	b.n	8002b18 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	795b      	ldrb	r3, [r3, #5]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d105      	bne.n	8002ada <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad6:	611a      	str	r2, [r3, #16]
 8002ad8:	e004      	b.n	8002ae4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	6912      	ldr	r2, [r2, #16]
 8002ae2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	695a      	ldr	r2, [r3, #20]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	699a      	ldr	r2, [r3, #24]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3708      	adds	r7, #8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	04c11db7 	.word	0x04c11db7

08002b24 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b087      	sub	sp, #28
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b30:	2300      	movs	r3, #0
 8002b32:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002b34:	231f      	movs	r3, #31
 8002b36:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d102      	bne.n	8002b48 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	75fb      	strb	r3, [r7, #23]
 8002b46:	e063      	b.n	8002c10 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002b48:	bf00      	nop
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1e5a      	subs	r2, r3, #1
 8002b4e:	613a      	str	r2, [r7, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d009      	beq.n	8002b68 <HAL_CRCEx_Polynomial_Set+0x44>
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	f003 031f 	and.w	r3, r3, #31
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d0f0      	beq.n	8002b4a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b18      	cmp	r3, #24
 8002b6c:	d846      	bhi.n	8002bfc <HAL_CRCEx_Polynomial_Set+0xd8>
 8002b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b74 <HAL_CRCEx_Polynomial_Set+0x50>)
 8002b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b74:	08002c03 	.word	0x08002c03
 8002b78:	08002bfd 	.word	0x08002bfd
 8002b7c:	08002bfd 	.word	0x08002bfd
 8002b80:	08002bfd 	.word	0x08002bfd
 8002b84:	08002bfd 	.word	0x08002bfd
 8002b88:	08002bfd 	.word	0x08002bfd
 8002b8c:	08002bfd 	.word	0x08002bfd
 8002b90:	08002bfd 	.word	0x08002bfd
 8002b94:	08002bf1 	.word	0x08002bf1
 8002b98:	08002bfd 	.word	0x08002bfd
 8002b9c:	08002bfd 	.word	0x08002bfd
 8002ba0:	08002bfd 	.word	0x08002bfd
 8002ba4:	08002bfd 	.word	0x08002bfd
 8002ba8:	08002bfd 	.word	0x08002bfd
 8002bac:	08002bfd 	.word	0x08002bfd
 8002bb0:	08002bfd 	.word	0x08002bfd
 8002bb4:	08002be5 	.word	0x08002be5
 8002bb8:	08002bfd 	.word	0x08002bfd
 8002bbc:	08002bfd 	.word	0x08002bfd
 8002bc0:	08002bfd 	.word	0x08002bfd
 8002bc4:	08002bfd 	.word	0x08002bfd
 8002bc8:	08002bfd 	.word	0x08002bfd
 8002bcc:	08002bfd 	.word	0x08002bfd
 8002bd0:	08002bfd 	.word	0x08002bfd
 8002bd4:	08002bd9 	.word	0x08002bd9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	2b06      	cmp	r3, #6
 8002bdc:	d913      	bls.n	8002c06 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002be2:	e010      	b.n	8002c06 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	2b07      	cmp	r3, #7
 8002be8:	d90f      	bls.n	8002c0a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002bee:	e00c      	b.n	8002c0a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	2b0f      	cmp	r3, #15
 8002bf4:	d90b      	bls.n	8002c0e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002bfa:	e008      	b.n	8002c0e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	75fb      	strb	r3, [r7, #23]
        break;
 8002c00:	e006      	b.n	8002c10 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002c02:	bf00      	nop
 8002c04:	e004      	b.n	8002c10 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002c06:	bf00      	nop
 8002c08:	e002      	b.n	8002c10 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002c0a:	bf00      	nop
 8002c0c:	e000      	b.n	8002c10 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002c0e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002c10:	7dfb      	ldrb	r3, [r7, #23]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10d      	bne.n	8002c32 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f023 0118 	bic.w	r1, r3, #24
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	371c      	adds	r7, #28
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e086      	b.n	8002d60 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d106      	bne.n	8002c6a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2220      	movs	r2, #32
 8002c60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f005 f8eb 	bl	8007e40 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c6a:	4b3f      	ldr	r3, [pc, #252]	@ (8002d68 <HAL_ETH_Init+0x128>)
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6e:	4a3e      	ldr	r2, [pc, #248]	@ (8002d68 <HAL_ETH_Init+0x128>)
 8002c70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c74:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c76:	4b3c      	ldr	r3, [pc, #240]	@ (8002d68 <HAL_ETH_Init+0x128>)
 8002c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002c82:	4b3a      	ldr	r3, [pc, #232]	@ (8002d6c <HAL_ETH_Init+0x12c>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	4a39      	ldr	r2, [pc, #228]	@ (8002d6c <HAL_ETH_Init+0x12c>)
 8002c88:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002c8c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002c8e:	4b37      	ldr	r3, [pc, #220]	@ (8002d6c <HAL_ETH_Init+0x12c>)
 8002c90:	685a      	ldr	r2, [r3, #4]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	4935      	ldr	r1, [pc, #212]	@ (8002d6c <HAL_ETH_Init+0x12c>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002c9c:	4b33      	ldr	r3, [pc, #204]	@ (8002d6c <HAL_ETH_Init+0x12c>)
 8002c9e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002cb6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cb8:	f7ff fdb2 	bl	8002820 <HAL_GetTick>
 8002cbc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002cbe:	e011      	b.n	8002ce4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002cc0:	f7ff fdae 	bl	8002820 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002cce:	d909      	bls.n	8002ce4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	22e0      	movs	r2, #224	@ 0xe0
 8002cdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e03d      	b.n	8002d60 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1e4      	bne.n	8002cc0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 ff5c 	bl	8003bb4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f001 f807 	bl	8003d10 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f001 f85d 	bl	8003dc2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	2100      	movs	r1, #0
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 ffc5 	bl	8003ca0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002d24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	4b0f      	ldr	r3, [pc, #60]	@ (8002d70 <HAL_ETH_Init+0x130>)
 8002d34:	430b      	orrs	r3, r1
 8002d36:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002d4a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2210      	movs	r2, #16
 8002d5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40023800 	.word	0x40023800
 8002d6c:	40013800 	.word	0x40013800
 8002d70:	00020060 	.word	0x00020060

08002d74 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d82:	2b10      	cmp	r3, #16
 8002d84:	d15f      	bne.n	8002e46 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2220      	movs	r2, #32
 8002d8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2204      	movs	r2, #4
 8002d98:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f9f6 	bl	800318c <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002da8:	2001      	movs	r0, #1
 8002daa:	f7ff fd45 	bl	8002838 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002dc8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002dcc:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	f043 0302 	orr.w	r3, r3, #2
 8002de0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002de4:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 fd80 	bl	80038ec <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 0208 	orr.w	r2, r2, #8
 8002dfa:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e04:	2001      	movs	r0, #1
 8002e06:	f7ff fd17 	bl	8002838 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 0204 	orr.w	r2, r2, #4
 8002e20:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e2a:	69d9      	ldr	r1, [r3, #28]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	4b07      	ldr	r3, [pc, #28]	@ (8002e50 <HAL_ETH_Start_IT+0xdc>)
 8002e32:	430b      	orrs	r3, r1
 8002e34:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e38:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2240      	movs	r2, #64	@ 0x40
 8002e3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002e42:	2300      	movs	r3, #0
 8002e44:	e000      	b.n	8002e48 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
  }
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	0001a0c1 	.word	0x0001a0c1

08002e54 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e62:	2b40      	cmp	r3, #64	@ 0x40
 8002e64:	d16e      	bne.n	8002f44 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2220      	movs	r2, #32
 8002e6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e76:	69d9      	ldr	r1, [r3, #28]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	4b34      	ldr	r3, [pc, #208]	@ (8002f50 <HAL_ETH_Stop_IT+0xfc>)
 8002e7e:	400b      	ands	r3, r1
 8002e80:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e84:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6812      	ldr	r2, [r2, #0]
 8002e94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002e98:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e9c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6812      	ldr	r2, [r2, #0]
 8002eac:	f023 0302 	bic.w	r3, r3, #2
 8002eb0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002eb4:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0204 	bic.w	r2, r2, #4
 8002ec4:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ece:	2001      	movs	r0, #1
 8002ed0:	f7ff fcb2 	bl	8002838 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 fd05 	bl	80038ec <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0208 	bic.w	r2, r2, #8
 8002ef0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002efa:	2001      	movs	r0, #1
 8002efc:	f7ff fc9c 	bl	8002838 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002f08:	2300      	movs	r3, #0
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	e00e      	b.n	8002f2c <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	697a      	ldr	r2, [r7, #20]
 8002f12:	3212      	adds	r2, #18
 8002f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f18:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	2b03      	cmp	r3, #3
 8002f30:	d9ed      	bls.n	8002f0e <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2210      	movs	r2, #16
 8002f3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002f40:	2300      	movs	r3, #0
 8002f42:	e000      	b.n	8002f46 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
  }
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3718      	adds	r7, #24
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	fffe5f3e 	.word	0xfffe5f3e

08002f54 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d109      	bne.n	8002f78 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f6a:	f043 0201 	orr.w	r2, r3, #1
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e045      	b.n	8003004 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f7e:	2b40      	cmp	r3, #64	@ 0x40
 8002f80:	d13f      	bne.n	8003002 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	6839      	ldr	r1, [r7, #0]
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 ff86 	bl	8003ea0 <ETH_Prepare_Tx_Descriptors>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d009      	beq.n	8002fae <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa0:	f043 0202 	orr.w	r2, r3, #2
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e02a      	b.n	8003004 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002fae:	f3bf 8f4f 	dsb	sy
}
 8002fb2:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb8:	1c5a      	adds	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc2:	2b03      	cmp	r3, #3
 8002fc4:	d904      	bls.n	8002fd0 <HAL_ETH_Transmit_IT+0x7c>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fca:	1f1a      	subs	r2, r3, #4
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	f003 0304 	and.w	r3, r3, #4
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00d      	beq.n	8002ffe <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fea:	461a      	mov	r2, r3
 8002fec:	2304      	movs	r3, #4
 8002fee:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
 8003000:	e000      	b.n	8003004 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
  }
}
 8003004:	4618      	mov	r0, r3
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8003016:	2300      	movs	r3, #0
 8003018:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 800301a:	2300      	movs	r3, #0
 800301c:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d109      	bne.n	8003038 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302a:	f043 0201 	orr.w	r2, r3, #1
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e0a4      	b.n	8003182 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800303e:	2b40      	cmp	r3, #64	@ 0x40
 8003040:	d001      	beq.n	8003046 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e09d      	b.n	8003182 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304a:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	69fa      	ldr	r2, [r7, #28]
 8003050:	3212      	adds	r2, #18
 8003052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003056:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800305c:	f1c3 0304 	rsb	r3, r3, #4
 8003060:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003062:	e066      	b.n	8003132 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800306c:	2b00      	cmp	r3, #0
 800306e:	d007      	beq.n	8003080 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	69da      	ldr	r2, [r3, #28]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	699a      	ldr	r2, [r3, #24]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003088:	2b00      	cmp	r3, #0
 800308a:	d103      	bne.n	8003094 <HAL_ETH_ReadData+0x88>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003090:	2b00      	cmp	r3, #0
 8003092:	d03c      	beq.n	800310e <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800309c:	2b00      	cmp	r3, #0
 800309e:	d005      	beq.n	80030ac <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	0c1b      	lsrs	r3, r3, #16
 80030b2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80030b6:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d005      	beq.n	80030d0 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80030cc:	2301      	movs	r3, #1
 80030ce:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80030e8:	461a      	mov	r2, r3
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	f005 f873 	bl	80081d8 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030f6:	1c5a      	adds	r2, r3, #1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	441a      	add	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	2200      	movs	r2, #0
 800310c:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	3301      	adds	r3, #1
 8003112:	61fb      	str	r3, [r7, #28]
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	2b03      	cmp	r3, #3
 8003118:	d902      	bls.n	8003120 <HAL_ETH_ReadData+0x114>
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	3b04      	subs	r3, #4
 800311e:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	69fa      	ldr	r2, [r7, #28]
 8003124:	3212      	adds	r2, #18
 8003126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800312a:	61bb      	str	r3, [r7, #24]
    desccnt++;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	3301      	adds	r3, #1
 8003130:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8003136:	2b00      	cmp	r3, #0
 8003138:	db06      	blt.n	8003148 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	429a      	cmp	r2, r3
 8003140:	d202      	bcs.n	8003148 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8003142:	7cfb      	ldrb	r3, [r7, #19]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d08d      	beq.n	8003064 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	441a      	add	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003158:	2b00      	cmp	r3, #0
 800315a:	d002      	beq.n	8003162 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f815 	bl	800318c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	69fa      	ldr	r2, [r7, #28]
 8003166:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8003168:	7cfb      	ldrb	r3, [r7, #19]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d108      	bne.n	8003180 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	e000      	b.n	8003182 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
}
 8003182:	4618      	mov	r0, r3
 8003184:	3720      	adds	r7, #32
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b088      	sub	sp, #32
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8003194:	2300      	movs	r3, #0
 8003196:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8003198:	2301      	movs	r3, #1
 800319a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031a0:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	69fa      	ldr	r2, [r7, #28]
 80031a6:	3212      	adds	r2, #18
 80031a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031ac:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031b2:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80031b4:	e042      	b.n	800323c <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	6a1b      	ldr	r3, [r3, #32]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d112      	bne.n	80031e4 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80031be:	f107 0308 	add.w	r3, r7, #8
 80031c2:	4618      	mov	r0, r3
 80031c4:	f004 ffd8 	bl	8008178 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d102      	bne.n	80031d4 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	74fb      	strb	r3, [r7, #19]
 80031d2:	e007      	b.n	80031e4 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	461a      	mov	r2, r3
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	461a      	mov	r2, r3
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 80031e4:	7cfb      	ldrb	r3, [r7, #19]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d028      	beq.n	800323c <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d106      	bne.n	8003200 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	695a      	ldr	r2, [r3, #20]
 80031f6:	4b26      	ldr	r3, [pc, #152]	@ (8003290 <ETH_UpdateDescriptor+0x104>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	6053      	str	r3, [r2, #4]
 80031fe:	e005      	b.n	800320c <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	3301      	adds	r3, #1
 800321c:	61fb      	str	r3, [r7, #28]
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	2b03      	cmp	r3, #3
 8003222:	d902      	bls.n	800322a <ETH_UpdateDescriptor+0x9e>
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	3b04      	subs	r3, #4
 8003228:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69fa      	ldr	r2, [r7, #28]
 800322e:	3212      	adds	r2, #18
 8003230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003234:	617b      	str	r3, [r7, #20]
      desccount--;
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	3b01      	subs	r3, #1
 800323a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <ETH_UpdateDescriptor+0xbc>
 8003242:	7cfb      	ldrb	r3, [r7, #19]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1b6      	bne.n	80031b6 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	429a      	cmp	r2, r3
 8003250:	d01a      	beq.n	8003288 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	3303      	adds	r3, #3
 8003256:	f003 0303 	and.w	r3, r3, #3
 800325a:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800325c:	f3bf 8f5f 	dmb	sy
}
 8003260:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6919      	ldr	r1, [r3, #16]
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	4613      	mov	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	18ca      	adds	r2, r1, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800327a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69fa      	ldr	r2, [r7, #28]
 8003280:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003288:	bf00      	nop
 800328a:	3720      	adds	r7, #32
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	80004000 	.word	0x80004000

08003294 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3318      	adds	r3, #24
 80032a0:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a6:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ac:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80032ae:	2301      	movs	r3, #1
 80032b0:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80032b2:	e047      	b.n	8003344 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80032b4:	2301      	movs	r3, #1
 80032b6:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80032be:	68ba      	ldr	r2, [r7, #8]
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	3304      	adds	r3, #4
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4413      	add	r3, r2
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10a      	bne.n	80032e4 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	3301      	adds	r3, #1
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	2b03      	cmp	r3, #3
 80032d8:	d902      	bls.n	80032e0 <HAL_ETH_ReleaseTxPacket+0x4c>
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	3b04      	subs	r3, #4
 80032de:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 80032e0:	2300      	movs	r3, #0
 80032e2:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 80032e4:	7bbb      	ldrb	r3, [r7, #14]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d02c      	beq.n	8003344 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68d9      	ldr	r1, [r3, #12]
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	4613      	mov	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	4413      	add	r3, r2
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	440b      	add	r3, r1
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	db1f      	blt.n	8003340 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8003300:	68ba      	ldr	r2, [r7, #8]
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	3304      	adds	r3, #4
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4413      	add	r3, r2
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	4618      	mov	r0, r3
 800330e:	f004 ffa5 	bl	800825c <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8003312:	68ba      	ldr	r2, [r7, #8]
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	3304      	adds	r3, #4
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	2200      	movs	r2, #0
 800331e:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	3301      	adds	r3, #1
 8003324:	613b      	str	r3, [r7, #16]
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	2b03      	cmp	r3, #3
 800332a:	d902      	bls.n	8003332 <HAL_ETH_ReleaseTxPacket+0x9e>
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	3b04      	subs	r3, #4
 8003330:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	697a      	ldr	r2, [r7, #20]
 8003336:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	693a      	ldr	r2, [r7, #16]
 800333c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800333e:	e001      	b.n	8003344 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8003340:	2300      	movs	r3, #0
 8003342:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d002      	beq.n	8003350 <HAL_ETH_ReleaseTxPacket+0xbc>
 800334a:	7bfb      	ldrb	r3, [r7, #15]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1b1      	bne.n	80032b4 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3718      	adds	r7, #24
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
	...

0800335c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800336a:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8003384:	4b4b      	ldr	r3, [pc, #300]	@ (80034b4 <HAL_ETH_IRQHandler+0x158>)
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003390:	2b00      	cmp	r3, #0
 8003392:	d00e      	beq.n	80033b2 <HAL_ETH_IRQHandler+0x56>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	d009      	beq.n	80033b2 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033a6:	461a      	mov	r2, r3
 80033a8:	4b43      	ldr	r3, [pc, #268]	@ (80034b8 <HAL_ETH_IRQHandler+0x15c>)
 80033aa:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f004 fa5b 	bl	8007868 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	f003 0301 	and.w	r3, r3, #1
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00f      	beq.n	80033dc <HAL_ETH_IRQHandler+0x80>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033ce:	461a      	mov	r2, r3
 80033d0:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80033d4:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f004 fa56 	bl	8007888 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d042      	beq.n	800346c <HAL_ETH_IRQHandler+0x110>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d03d      	beq.n	800346c <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f6:	f043 0208 	orr.w	r2, r3, #8
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d01a      	beq.n	8003440 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003412:	695a      	ldr	r2, [r3, #20]
 8003414:	4b29      	ldr	r3, [pc, #164]	@ (80034bc <HAL_ETH_IRQHandler+0x160>)
 8003416:	4013      	ands	r3, r2
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6812      	ldr	r2, [r2, #0]
 800342c:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8003430:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003434:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	22e0      	movs	r2, #224	@ 0xe0
 800343a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800343e:	e012      	b.n	8003466 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003448:	695a      	ldr	r2, [r3, #20]
 800344a:	f248 6380 	movw	r3, #34432	@ 0x8680
 800344e:	4013      	ands	r3, r2
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800345e:	461a      	mov	r2, r3
 8003460:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003464:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f004 fa1e 	bl	80078a8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f003 0308 	and.w	r3, r3, #8
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00e      	beq.n	8003494 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f81a 	bl	80034c0 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d006      	beq.n	80034ac <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800349e:	4b05      	ldr	r3, [pc, #20]	@ (80034b4 <HAL_ETH_IRQHandler+0x158>)
 80034a0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80034a4:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 f814 	bl	80034d4 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 80034ac:	bf00      	nop
 80034ae:	3718      	adds	r7, #24
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	40013c00 	.word	0x40013c00
 80034b8:	00010040 	.word	0x00010040
 80034bc:	007e2000 	.word	0x007e2000

080034c0 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f003 031c 	and.w	r3, r3, #28
 8003504:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	02db      	lsls	r3, r3, #11
 800350a:	b29b      	uxth	r3, r3
 800350c:	697a      	ldr	r2, [r7, #20]
 800350e:	4313      	orrs	r3, r2
 8003510:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	019b      	lsls	r3, r3, #6
 8003516:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800351a:	697a      	ldr	r2, [r7, #20]
 800351c:	4313      	orrs	r3, r2
 800351e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	f023 0302 	bic.w	r3, r3, #2
 8003526:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	f043 0301 	orr.w	r3, r3, #1
 800352e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8003538:	f7ff f972 	bl	8002820 <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800353e:	e00d      	b.n	800355c <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003540:	f7ff f96e 	bl	8002820 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800354e:	d301      	bcc.n	8003554 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e010      	b.n	8003576 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1ec      	bne.n	8003540 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	b29b      	uxth	r3, r3
 800356e:	461a      	mov	r2, r3
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3718      	adds	r7, #24
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b086      	sub	sp, #24
 8003582:	af00      	add	r7, sp, #0
 8003584:	60f8      	str	r0, [r7, #12]
 8003586:	60b9      	str	r1, [r7, #8]
 8003588:	607a      	str	r2, [r7, #4]
 800358a:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f003 031c 	and.w	r3, r3, #28
 800359a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	02db      	lsls	r3, r3, #11
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	019b      	lsls	r3, r3, #6
 80035ac:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f043 0302 	orr.w	r3, r3, #2
 80035bc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f043 0301 	orr.w	r3, r3, #1
 80035c4:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035d8:	f7ff f922 	bl	8002820 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80035de:	e00d      	b.n	80035fc <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80035e0:	f7ff f91e 	bl	8002820 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035ee:	d301      	bcc.n	80035f4 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e009      	b.n	8003608 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1ec      	bne.n	80035e0 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e0e6      	b.n	80037f2 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0310 	and.w	r3, r3, #16
 800362e:	2b00      	cmp	r3, #0
 8003630:	bf14      	ite	ne
 8003632:	2301      	movne	r3, #1
 8003634:	2300      	moveq	r3, #0
 8003636:	b2db      	uxtb	r3, r3
 8003638:	461a      	mov	r2, r3
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003658:	2b00      	cmp	r3, #0
 800365a:	bf0c      	ite	eq
 800365c:	2301      	moveq	r3, #1
 800365e:	2300      	movne	r3, #0
 8003660:	b2db      	uxtb	r3, r3
 8003662:	461a      	mov	r2, r3
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf14      	ite	ne
 8003678:	2301      	movne	r3, #1
 800367a:	2300      	moveq	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800368e:	2b00      	cmp	r3, #0
 8003690:	bf0c      	ite	eq
 8003692:	2301      	moveq	r3, #1
 8003694:	2300      	movne	r3, #0
 8003696:	b2db      	uxtb	r3, r3
 8003698:	461a      	mov	r2, r3
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bf14      	ite	ne
 80036ac:	2301      	movne	r3, #1
 80036ae:	2300      	moveq	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	461a      	mov	r2, r3
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	bf0c      	ite	eq
 80036e2:	2301      	moveq	r3, #1
 80036e4:	2300      	movne	r3, #0
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	461a      	mov	r2, r3
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf0c      	ite	eq
 80036fc:	2301      	moveq	r3, #1
 80036fe:	2300      	movne	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	461a      	mov	r2, r3
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003712:	2b00      	cmp	r3, #0
 8003714:	bf14      	ite	ne
 8003716:	2301      	movne	r3, #1
 8003718:	2300      	moveq	r3, #0
 800371a:	b2db      	uxtb	r3, r3
 800371c:	461a      	mov	r2, r3
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800373a:	2b00      	cmp	r3, #0
 800373c:	bf14      	ite	ne
 800373e:	2301      	movne	r3, #1
 8003740:	2300      	moveq	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	bf14      	ite	ne
 8003758:	2301      	movne	r3, #1
 800375a:	2300      	moveq	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	461a      	mov	r2, r3
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	bf14      	ite	ne
 8003772:	2301      	movne	r3, #1
 8003774:	2300      	moveq	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	461a      	mov	r2, r3
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378a:	2b00      	cmp	r3, #0
 800378c:	bf0c      	ite	eq
 800378e:	2301      	moveq	r3, #1
 8003790:	2300      	movne	r3, #0
 8003792:	b2db      	uxtb	r3, r3
 8003794:	461a      	mov	r2, r3
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	0c1b      	lsrs	r3, r3, #16
 80037b2:	b29a      	uxth	r2, r3
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	f003 0304 	and.w	r3, r3, #4
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	bf14      	ite	ne
 80037c6:	2301      	movne	r3, #1
 80037c8:	2300      	moveq	r3, #0
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	461a      	mov	r2, r3
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80037de:	2b00      	cmp	r3, #0
 80037e0:	bf14      	ite	ne
 80037e2:	2301      	movne	r3, #1
 80037e4:	2300      	moveq	r3, #0
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr

080037fe <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
 8003806:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e00b      	b.n	800382a <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003818:	2b10      	cmp	r3, #16
 800381a:	d105      	bne.n	8003828 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 800381c:	6839      	ldr	r1, [r7, #0]
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 f88a 	bl	8003938 <ETH_SetMACConfig>

    return HAL_OK;
 8003824:	2300      	movs	r3, #0
 8003826:	e000      	b.n	800382a <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
  }
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f023 031c 	bic.w	r3, r3, #28
 800384a:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800384c:	f001 fecc 	bl	80055e8 <HAL_RCC_GetHCLKFreq>
 8003850:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	4a14      	ldr	r2, [pc, #80]	@ (80038a8 <HAL_ETH_SetMDIOClockRange+0x74>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d804      	bhi.n	8003864 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f043 0308 	orr.w	r3, r3, #8
 8003860:	60fb      	str	r3, [r7, #12]
 8003862:	e019      	b.n	8003898 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4a11      	ldr	r2, [pc, #68]	@ (80038ac <HAL_ETH_SetMDIOClockRange+0x78>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d204      	bcs.n	8003876 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f043 030c 	orr.w	r3, r3, #12
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	e010      	b.n	8003898 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	4a0d      	ldr	r2, [pc, #52]	@ (80038b0 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d90c      	bls.n	8003898 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	4a0c      	ldr	r2, [pc, #48]	@ (80038b4 <HAL_ETH_SetMDIOClockRange+0x80>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d804      	bhi.n	8003890 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f043 0304 	orr.w	r3, r3, #4
 800388c:	60fb      	str	r3, [r7, #12]
 800388e:	e003      	b.n	8003898 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f043 0310 	orr.w	r3, r3, #16
 8003896:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	611a      	str	r2, [r3, #16]
}
 80038a0:	bf00      	nop
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	02160ebf 	.word	0x02160ebf
 80038ac:	03938700 	.word	0x03938700
 80038b0:	05f5e0ff 	.word	0x05f5e0ff
 80038b4:	08f0d17f 	.word	0x08f0d17f

080038b8 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b083      	sub	sp, #12
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6812      	ldr	r2, [r2, #0]
 8003906:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800390a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800390e:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800391c:	2001      	movs	r0, #1
 800391e:	f7fe ff8b 	bl	8002838 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800392c:	6193      	str	r3, [r2, #24]
}
 800392e:	bf00      	nop
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
	...

08003938 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	4b53      	ldr	r3, [pc, #332]	@ (8003a9c <ETH_SetMACConfig+0x164>)
 800394e:	4013      	ands	r3, r2
 8003950:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	7b9b      	ldrb	r3, [r3, #14]
 8003956:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	7c12      	ldrb	r2, [r2, #16]
 800395c:	2a00      	cmp	r2, #0
 800395e:	d102      	bne.n	8003966 <ETH_SetMACConfig+0x2e>
 8003960:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003964:	e000      	b.n	8003968 <ETH_SetMACConfig+0x30>
 8003966:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003968:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	7c52      	ldrb	r2, [r2, #17]
 800396e:	2a00      	cmp	r2, #0
 8003970:	d102      	bne.n	8003978 <ETH_SetMACConfig+0x40>
 8003972:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003976:	e000      	b.n	800397a <ETH_SetMACConfig+0x42>
 8003978:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800397a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003980:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	7fdb      	ldrb	r3, [r3, #31]
 8003986:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003988:	431a      	orrs	r2, r3
                        macconf->Speed |
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800398e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	7f92      	ldrb	r2, [r2, #30]
 8003994:	2a00      	cmp	r2, #0
 8003996:	d102      	bne.n	800399e <ETH_SetMACConfig+0x66>
 8003998:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800399c:	e000      	b.n	80039a0 <ETH_SetMACConfig+0x68>
 800399e:	2200      	movs	r2, #0
                        macconf->Speed |
 80039a0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	7f1b      	ldrb	r3, [r3, #28]
 80039a6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80039a8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80039ae:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	791b      	ldrb	r3, [r3, #4]
 80039b4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80039b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	f892 2020 	ldrb.w	r2, [r2, #32]
 80039be:	2a00      	cmp	r2, #0
 80039c0:	d102      	bne.n	80039c8 <ETH_SetMACConfig+0x90>
 80039c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039c6:	e000      	b.n	80039ca <ETH_SetMACConfig+0x92>
 80039c8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80039ca:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	7bdb      	ldrb	r3, [r3, #15]
 80039d0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80039d2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80039d8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80039e0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80039e2:	4313      	orrs	r3, r2
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039fa:	2001      	movs	r0, #1
 80039fc:	f7fe ff1c 	bl	8002838 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003a16:	4013      	ands	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a1e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003a26:	2a00      	cmp	r2, #0
 8003a28:	d101      	bne.n	8003a2e <ETH_SetMACConfig+0xf6>
 8003a2a:	2280      	movs	r2, #128	@ 0x80
 8003a2c:	e000      	b.n	8003a30 <ETH_SetMACConfig+0xf8>
 8003a2e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003a30:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003a36:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003a38:	683a      	ldr	r2, [r7, #0]
 8003a3a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003a3e:	2a01      	cmp	r2, #1
 8003a40:	d101      	bne.n	8003a46 <ETH_SetMACConfig+0x10e>
 8003a42:	2208      	movs	r2, #8
 8003a44:	e000      	b.n	8003a48 <ETH_SetMACConfig+0x110>
 8003a46:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003a48:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003a50:	2a01      	cmp	r2, #1
 8003a52:	d101      	bne.n	8003a58 <ETH_SetMACConfig+0x120>
 8003a54:	2204      	movs	r2, #4
 8003a56:	e000      	b.n	8003a5a <ETH_SetMACConfig+0x122>
 8003a58:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003a5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003a62:	2a01      	cmp	r2, #1
 8003a64:	d101      	bne.n	8003a6a <ETH_SetMACConfig+0x132>
 8003a66:	2202      	movs	r2, #2
 8003a68:	e000      	b.n	8003a6c <ETH_SetMACConfig+0x134>
 8003a6a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a84:	2001      	movs	r0, #1
 8003a86:	f7fe fed7 	bl	8002838 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	619a      	str	r2, [r3, #24]
}
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	fd20810f 	.word	0xfd20810f

08003aa0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	4b3d      	ldr	r3, [pc, #244]	@ (8003bb0 <ETH_SetDMAConfig+0x110>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	7b1b      	ldrb	r3, [r3, #12]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d102      	bne.n	8003acc <ETH_SetDMAConfig+0x2c>
 8003ac6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003aca:	e000      	b.n	8003ace <ETH_SetDMAConfig+0x2e>
 8003acc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	7b5b      	ldrb	r3, [r3, #13]
 8003ad2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003ad4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	7f52      	ldrb	r2, [r2, #29]
 8003ada:	2a00      	cmp	r2, #0
 8003adc:	d102      	bne.n	8003ae4 <ETH_SetDMAConfig+0x44>
 8003ade:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003ae2:	e000      	b.n	8003ae6 <ETH_SetDMAConfig+0x46>
 8003ae4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ae6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	7b9b      	ldrb	r3, [r3, #14]
 8003aec:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003aee:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003af4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	7f1b      	ldrb	r3, [r3, #28]
 8003afa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003afc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	7f9b      	ldrb	r3, [r3, #30]
 8003b02:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003b04:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003b0a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b12:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003b14:	4313      	orrs	r3, r2
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b24:	461a      	mov	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b36:	2001      	movs	r0, #1
 8003b38:	f7fe fe7e 	bl	8002838 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b44:	461a      	mov	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	791b      	ldrb	r3, [r3, #4]
 8003b4e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003b54:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003b5a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003b60:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b68:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003b6a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b70:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003b72:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003b78:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	6812      	ldr	r2, [r2, #0]
 8003b7e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003b82:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003b86:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b94:	2001      	movs	r0, #1
 8003b96:	f7fe fe4f 	bl	8002838 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6013      	str	r3, [r2, #0]
}
 8003ba8:	bf00      	nop
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	f8de3f23 	.word	0xf8de3f23

08003bb4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b0a6      	sub	sp, #152	@ 0x98
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003bde:	2301      	movs	r3, #1
 8003be0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003be4:	2301      	movs	r3, #1
 8003be6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003bea:	2300      	movs	r3, #0
 8003bec:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003c04:	2300      	movs	r3, #0
 8003c06:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003c10:	2300      	movs	r3, #0
 8003c12:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003c16:	2300      	movs	r3, #0
 8003c18:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003c1c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003c20:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003c22:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003c2e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003c32:	4619      	mov	r1, r3
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f7ff fe7f 	bl	8003938 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003c42:	2301      	movs	r3, #1
 8003c44:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003c50:	2300      	movs	r3, #0
 8003c52:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003c56:	2300      	movs	r3, #0
 8003c58:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003c60:	2301      	movs	r3, #1
 8003c62:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003c66:	2301      	movs	r3, #1
 8003c68:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003c6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c6e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003c70:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003c74:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003c76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c7a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003c82:	2300      	movs	r3, #0
 8003c84:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003c86:	2300      	movs	r3, #0
 8003c88:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003c8a:	f107 0308 	add.w	r3, r7, #8
 8003c8e:	4619      	mov	r1, r3
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff ff05 	bl	8003aa0 <ETH_SetDMAConfig>
}
 8003c96:	bf00      	nop
 8003c98:	3798      	adds	r7, #152	@ 0x98
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b087      	sub	sp, #28
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	3305      	adds	r3, #5
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	021b      	lsls	r3, r3, #8
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	3204      	adds	r2, #4
 8003cb8:	7812      	ldrb	r2, [r2, #0]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	4b11      	ldr	r3, [pc, #68]	@ (8003d08 <ETH_MACAddressConfig+0x68>)
 8003cc2:	4413      	add	r3, r2
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	3303      	adds	r3, #3
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	061a      	lsls	r2, r3, #24
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	3302      	adds	r3, #2
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	041b      	lsls	r3, r3, #16
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	3301      	adds	r3, #1
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	021b      	lsls	r3, r3, #8
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	7812      	ldrb	r2, [r2, #0]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	4b06      	ldr	r3, [pc, #24]	@ (8003d0c <ETH_MACAddressConfig+0x6c>)
 8003cf2:	4413      	add	r3, r2
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	6013      	str	r3, [r2, #0]
}
 8003cfa:	bf00      	nop
 8003cfc:	371c      	adds	r7, #28
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	40028040 	.word	0x40028040
 8003d0c:	40028044 	.word	0x40028044

08003d10 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	e03e      	b.n	8003d9c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68d9      	ldr	r1, [r3, #12]
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	4613      	mov	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	4413      	add	r3, r2
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	440b      	add	r3, r1
 8003d2e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2200      	movs	r2, #0
 8003d46:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003d48:	68b9      	ldr	r1, [r7, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	3206      	adds	r2, #6
 8003d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d80c      	bhi.n	8003d80 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	68d9      	ldr	r1, [r3, #12]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	1c5a      	adds	r2, r3, #1
 8003d6e:	4613      	mov	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	4413      	add	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	440b      	add	r3, r1
 8003d78:	461a      	mov	r2, r3
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	60da      	str	r2, [r3, #12]
 8003d7e:	e004      	b.n	8003d8a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	461a      	mov	r2, r3
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b03      	cmp	r3, #3
 8003da0:	d9bd      	bls.n	8003d1e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68da      	ldr	r2, [r3, #12]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003db4:	611a      	str	r2, [r3, #16]
}
 8003db6:	bf00      	nop
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	b085      	sub	sp, #20
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60fb      	str	r3, [r7, #12]
 8003dce:	e048      	b.n	8003e62 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6919      	ldr	r1, [r3, #16]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	00db      	lsls	r3, r3, #3
 8003dde:	440b      	add	r3, r1
 8003de0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2200      	movs	r2, #0
 8003dec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2200      	movs	r2, #0
 8003df2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	2200      	movs	r2, #0
 8003df8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2200      	movs	r2, #0
 8003e04:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003e0c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003e26:	68b9      	ldr	r1, [r7, #8]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	3212      	adds	r2, #18
 8003e2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d80c      	bhi.n	8003e52 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6919      	ldr	r1, [r3, #16]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	1c5a      	adds	r2, r3, #1
 8003e40:	4613      	mov	r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	00db      	lsls	r3, r3, #3
 8003e48:	440b      	add	r3, r1
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	60da      	str	r2, [r3, #12]
 8003e50:	e004      	b.n	8003e5c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	461a      	mov	r2, r3
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2b03      	cmp	r3, #3
 8003e66:	d9b3      	bls.n	8003dd0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	691a      	ldr	r2, [r3, #16]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e92:	60da      	str	r2, [r3, #12]
}
 8003e94:	bf00      	nop
 8003e96:	3714      	adds	r7, #20
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b091      	sub	sp, #68	@ 0x44
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	3318      	adds	r3, #24
 8003eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eca:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003ede:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003ee2:	d007      	beq.n	8003ef4 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ee8:	3304      	adds	r3, #4
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4413      	add	r3, r2
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	e111      	b.n	800411c <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003efa:	3301      	adds	r3, #1
 8003efc:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	461a      	mov	r2, r3
 8003f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f06:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	4b86      	ldr	r3, [pc, #536]	@ (8004128 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f12:	6852      	ldr	r2, [r2, #4]
 8003f14:	431a      	orrs	r2, r3
 8003f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f18:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d008      	beq.n	8003f38 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	431a      	orrs	r2, r3
 8003f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f36:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0320 	and.w	r3, r3, #32
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	431a      	orrs	r2, r3
 8003f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f54:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0304 	and.w	r3, r3, #4
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d005      	beq.n	8003f6e <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f6c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003f7a:	e082      	b.n	8004082 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f86:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d006      	beq.n	8003f9c <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f98:	601a      	str	r2, [r3, #0]
 8003f9a:	e005      	b.n	8003fa8 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa6:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003faa:	3301      	adds	r3, #1
 8003fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	d902      	bls.n	8003fba <ETH_Prepare_Tx_Descriptors+0x11a>
 8003fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fb6:	3b04      	subs	r3, #4
 8003fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fc2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003fcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003fd0:	d007      	beq.n	8003fe2 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fd6:	3304      	adds	r3, #4
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d029      	beq.n	8004036 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fee:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ff4:	e019      	b.n	800402a <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003ff6:	f3bf 8f5f 	dmb	sy
}
 8003ffa:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004006:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8004008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800400a:	3301      	adds	r3, #1
 800400c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800400e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004010:	2b03      	cmp	r3, #3
 8004012:	d902      	bls.n	800401a <ETH_Prepare_Tx_Descriptors+0x17a>
 8004014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004016:	3b04      	subs	r3, #4
 8004018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800401e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004022:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8004024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004026:	3301      	adds	r3, #1
 8004028:	63bb      	str	r3, [r7, #56]	@ 0x38
 800402a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800402c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800402e:	429a      	cmp	r2, r3
 8004030:	d3e1      	bcc.n	8003ff6 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8004032:	2302      	movs	r3, #2
 8004034:	e072      	b.n	800411c <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8004036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800403e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004040:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8004042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004044:	3301      	adds	r3, #1
 8004046:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8004048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800404e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	461a      	mov	r2, r3
 8004054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004056:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800405a:	685a      	ldr	r2, [r3, #4]
 800405c:	4b32      	ldr	r3, [pc, #200]	@ (8004128 <ETH_Prepare_Tx_Descriptors+0x288>)
 800405e:	4013      	ands	r3, r2
 8004060:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004062:	6852      	ldr	r2, [r2, #4]
 8004064:	431a      	orrs	r2, r3
 8004066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004068:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800406a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800406c:	3301      	adds	r3, #1
 800406e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8004070:	f3bf 8f5f 	dmb	sy
}
 8004074:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800407e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004080:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8004082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	2b00      	cmp	r3, #0
 8004088:	f47f af78 	bne.w	8003f7c <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d006      	beq.n	80040a0 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800409a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	e005      	b.n	80040ac <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80040a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80040a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040aa:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80040ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80040b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b6:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80040b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ba:	6a3a      	ldr	r2, [r7, #32]
 80040bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040c0:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80040c2:	f3bf 8f5f 	dmb	sy
}
 80040c6:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80040c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80040d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d2:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80040d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80040d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040dc:	3304      	adds	r3, #4
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	440b      	add	r3, r1
 80040e2:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80040e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80040e8:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040ea:	f3ef 8310 	mrs	r3, PRIMASK
 80040ee:	613b      	str	r3, [r7, #16]
  return(result);
 80040f0:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80040f2:	61fb      	str	r3, [r7, #28]
 80040f4:	2301      	movs	r3, #1
 80040f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f383 8810 	msr	PRIMASK, r3
}
 80040fe:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8004100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004102:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004106:	4413      	add	r3, r2
 8004108:	1c5a      	adds	r2, r3, #1
 800410a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410c:	629a      	str	r2, [r3, #40]	@ 0x28
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	f383 8810 	msr	PRIMASK, r3
}
 8004118:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3744      	adds	r7, #68	@ 0x44
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	ffffe000 	.word	0xffffe000

0800412c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800413a:	4b27      	ldr	r3, [pc, #156]	@ (80041d8 <HAL_FLASH_Program+0xac>)
 800413c:	7d1b      	ldrb	r3, [r3, #20]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d101      	bne.n	8004146 <HAL_FLASH_Program+0x1a>
 8004142:	2302      	movs	r3, #2
 8004144:	e043      	b.n	80041ce <HAL_FLASH_Program+0xa2>
 8004146:	4b24      	ldr	r3, [pc, #144]	@ (80041d8 <HAL_FLASH_Program+0xac>)
 8004148:	2201      	movs	r2, #1
 800414a:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800414c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004150:	f000 f878 	bl	8004244 <FLASH_WaitForLastOperation>
 8004154:	4603      	mov	r3, r0
 8004156:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004158:	7dfb      	ldrb	r3, [r7, #23]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d133      	bne.n	80041c6 <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b03      	cmp	r3, #3
 8004162:	d823      	bhi.n	80041ac <HAL_FLASH_Program+0x80>
 8004164:	a201      	add	r2, pc, #4	@ (adr r2, 800416c <HAL_FLASH_Program+0x40>)
 8004166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416a:	bf00      	nop
 800416c:	0800417d 	.word	0x0800417d
 8004170:	08004189 	.word	0x08004189
 8004174:	08004195 	.word	0x08004195
 8004178:	080041a1 	.word	0x080041a1
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 800417c:	783b      	ldrb	r3, [r7, #0]
 800417e:	4619      	mov	r1, r3
 8004180:	68b8      	ldr	r0, [r7, #8]
 8004182:	f000 f921 	bl	80043c8 <FLASH_Program_Byte>
        break;
 8004186:	e012      	b.n	80041ae <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004188:	883b      	ldrh	r3, [r7, #0]
 800418a:	4619      	mov	r1, r3
 800418c:	68b8      	ldr	r0, [r7, #8]
 800418e:	f000 f8f5 	bl	800437c <FLASH_Program_HalfWord>
        break;
 8004192:	e00c      	b.n	80041ae <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	4619      	mov	r1, r3
 8004198:	68b8      	ldr	r0, [r7, #8]
 800419a:	f000 f8c9 	bl	8004330 <FLASH_Program_Word>
        break;
 800419e:	e006      	b.n	80041ae <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 80041a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041a4:	68b8      	ldr	r0, [r7, #8]
 80041a6:	f000 f88d 	bl	80042c4 <FLASH_Program_DoubleWord>
        break;
 80041aa:	e000      	b.n	80041ae <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 80041ac:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80041ae:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80041b2:	f000 f847 	bl	8004244 <FLASH_WaitForLastOperation>
 80041b6:	4603      	mov	r3, r0
 80041b8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80041ba:	4b08      	ldr	r3, [pc, #32]	@ (80041dc <HAL_FLASH_Program+0xb0>)
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	4a07      	ldr	r2, [pc, #28]	@ (80041dc <HAL_FLASH_Program+0xb0>)
 80041c0:	f023 0301 	bic.w	r3, r3, #1
 80041c4:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80041c6:	4b04      	ldr	r3, [pc, #16]	@ (80041d8 <HAL_FLASH_Program+0xac>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	751a      	strb	r2, [r3, #20]

  return status;
 80041cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	20003ca8 	.word	0x20003ca8
 80041dc:	40023c00 	.word	0x40023c00

080041e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80041e6:	2300      	movs	r3, #0
 80041e8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80041ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004218 <HAL_FLASH_Unlock+0x38>)
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	da0b      	bge.n	800420a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80041f2:	4b09      	ldr	r3, [pc, #36]	@ (8004218 <HAL_FLASH_Unlock+0x38>)
 80041f4:	4a09      	ldr	r2, [pc, #36]	@ (800421c <HAL_FLASH_Unlock+0x3c>)
 80041f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80041f8:	4b07      	ldr	r3, [pc, #28]	@ (8004218 <HAL_FLASH_Unlock+0x38>)
 80041fa:	4a09      	ldr	r2, [pc, #36]	@ (8004220 <HAL_FLASH_Unlock+0x40>)
 80041fc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80041fe:	4b06      	ldr	r3, [pc, #24]	@ (8004218 <HAL_FLASH_Unlock+0x38>)
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	2b00      	cmp	r3, #0
 8004204:	da01      	bge.n	800420a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800420a:	79fb      	ldrb	r3, [r7, #7]
}
 800420c:	4618      	mov	r0, r3
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	40023c00 	.word	0x40023c00
 800421c:	45670123 	.word	0x45670123
 8004220:	cdef89ab 	.word	0xcdef89ab

08004224 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004228:	4b05      	ldr	r3, [pc, #20]	@ (8004240 <HAL_FLASH_Lock+0x1c>)
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	4a04      	ldr	r2, [pc, #16]	@ (8004240 <HAL_FLASH_Lock+0x1c>)
 800422e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004232:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	40023c00 	.word	0x40023c00

08004244 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800424c:	2300      	movs	r3, #0
 800424e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004250:	4b1a      	ldr	r3, [pc, #104]	@ (80042bc <FLASH_WaitForLastOperation+0x78>)
 8004252:	2200      	movs	r2, #0
 8004254:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004256:	f7fe fae3 	bl	8002820 <HAL_GetTick>
 800425a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800425c:	e010      	b.n	8004280 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004264:	d00c      	beq.n	8004280 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d007      	beq.n	800427c <FLASH_WaitForLastOperation+0x38>
 800426c:	f7fe fad8 	bl	8002820 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	429a      	cmp	r2, r3
 800427a:	d201      	bcs.n	8004280 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e019      	b.n	80042b4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004280:	4b0f      	ldr	r3, [pc, #60]	@ (80042c0 <FLASH_WaitForLastOperation+0x7c>)
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1e8      	bne.n	800425e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800428c:	4b0c      	ldr	r3, [pc, #48]	@ (80042c0 <FLASH_WaitForLastOperation+0x7c>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d003      	beq.n	80042a0 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004298:	f000 f8ba 	bl	8004410 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e009      	b.n	80042b4 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80042a0:	4b07      	ldr	r3, [pc, #28]	@ (80042c0 <FLASH_WaitForLastOperation+0x7c>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d002      	beq.n	80042b2 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80042ac:	4b04      	ldr	r3, [pc, #16]	@ (80042c0 <FLASH_WaitForLastOperation+0x7c>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
  
}  
 80042b4:	4618      	mov	r0, r3
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	20003ca8 	.word	0x20003ca8
 80042c0:	40023c00 	.word	0x40023c00

080042c4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80042d0:	4b16      	ldr	r3, [pc, #88]	@ (800432c <FLASH_Program_DoubleWord+0x68>)
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	4a15      	ldr	r2, [pc, #84]	@ (800432c <FLASH_Program_DoubleWord+0x68>)
 80042d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80042dc:	4b13      	ldr	r3, [pc, #76]	@ (800432c <FLASH_Program_DoubleWord+0x68>)
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	4a12      	ldr	r2, [pc, #72]	@ (800432c <FLASH_Program_DoubleWord+0x68>)
 80042e2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80042e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80042e8:	4b10      	ldr	r3, [pc, #64]	@ (800432c <FLASH_Program_DoubleWord+0x68>)
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	4a0f      	ldr	r2, [pc, #60]	@ (800432c <FLASH_Program_DoubleWord+0x68>)
 80042ee:	f043 0301 	orr.w	r3, r3, #1
 80042f2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80042fa:	f3bf 8f6f 	isb	sy
}
 80042fe:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004300:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	000a      	movs	r2, r1
 800430e:	2300      	movs	r3, #0
 8004310:	68f9      	ldr	r1, [r7, #12]
 8004312:	3104      	adds	r1, #4
 8004314:	4613      	mov	r3, r2
 8004316:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004318:	f3bf 8f4f 	dsb	sy
}
 800431c:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800431e:	bf00      	nop
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40023c00 	.word	0x40023c00

08004330 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 800433a:	4b0f      	ldr	r3, [pc, #60]	@ (8004378 <FLASH_Program_Word+0x48>)
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	4a0e      	ldr	r2, [pc, #56]	@ (8004378 <FLASH_Program_Word+0x48>)
 8004340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004344:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004346:	4b0c      	ldr	r3, [pc, #48]	@ (8004378 <FLASH_Program_Word+0x48>)
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	4a0b      	ldr	r2, [pc, #44]	@ (8004378 <FLASH_Program_Word+0x48>)
 800434c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004350:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004352:	4b09      	ldr	r3, [pc, #36]	@ (8004378 <FLASH_Program_Word+0x48>)
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	4a08      	ldr	r2, [pc, #32]	@ (8004378 <FLASH_Program_Word+0x48>)
 8004358:	f043 0301 	orr.w	r3, r3, #1
 800435c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004364:	f3bf 8f4f 	dsb	sy
}
 8004368:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	40023c00 	.word	0x40023c00

0800437c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	460b      	mov	r3, r1
 8004386:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8004388:	4b0e      	ldr	r3, [pc, #56]	@ (80043c4 <FLASH_Program_HalfWord+0x48>)
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	4a0d      	ldr	r2, [pc, #52]	@ (80043c4 <FLASH_Program_HalfWord+0x48>)
 800438e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004392:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004394:	4b0b      	ldr	r3, [pc, #44]	@ (80043c4 <FLASH_Program_HalfWord+0x48>)
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	4a0a      	ldr	r2, [pc, #40]	@ (80043c4 <FLASH_Program_HalfWord+0x48>)
 800439a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800439e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80043a0:	4b08      	ldr	r3, [pc, #32]	@ (80043c4 <FLASH_Program_HalfWord+0x48>)
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	4a07      	ldr	r2, [pc, #28]	@ (80043c4 <FLASH_Program_HalfWord+0x48>)
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	887a      	ldrh	r2, [r7, #2]
 80043b0:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80043b2:	f3bf 8f4f 	dsb	sy
}
 80043b6:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr
 80043c4:	40023c00 	.word	0x40023c00

080043c8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80043d4:	4b0d      	ldr	r3, [pc, #52]	@ (800440c <FLASH_Program_Byte+0x44>)
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	4a0c      	ldr	r2, [pc, #48]	@ (800440c <FLASH_Program_Byte+0x44>)
 80043da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80043e0:	4b0a      	ldr	r3, [pc, #40]	@ (800440c <FLASH_Program_Byte+0x44>)
 80043e2:	4a0a      	ldr	r2, [pc, #40]	@ (800440c <FLASH_Program_Byte+0x44>)
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80043e8:	4b08      	ldr	r3, [pc, #32]	@ (800440c <FLASH_Program_Byte+0x44>)
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	4a07      	ldr	r2, [pc, #28]	@ (800440c <FLASH_Program_Byte+0x44>)
 80043ee:	f043 0301 	orr.w	r3, r3, #1
 80043f2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	78fa      	ldrb	r2, [r7, #3]
 80043f8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80043fa:	f3bf 8f4f 	dsb	sy
}
 80043fe:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	40023c00 	.word	0x40023c00

08004410 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004410:	b480      	push	{r7}
 8004412:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004414:	4b21      	ldr	r3, [pc, #132]	@ (800449c <FLASH_SetErrorCode+0x8c>)
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d005      	beq.n	800442c <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004420:	4b1f      	ldr	r3, [pc, #124]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	f043 0320 	orr.w	r3, r3, #32
 8004428:	4a1d      	ldr	r2, [pc, #116]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 800442a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800442c:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <FLASH_SetErrorCode+0x8c>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f003 0310 	and.w	r3, r3, #16
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004438:	4b19      	ldr	r3, [pc, #100]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	f043 0310 	orr.w	r3, r3, #16
 8004440:	4a17      	ldr	r2, [pc, #92]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 8004442:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004444:	4b15      	ldr	r3, [pc, #84]	@ (800449c <FLASH_SetErrorCode+0x8c>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	f003 0320 	and.w	r3, r3, #32
 800444c:	2b00      	cmp	r3, #0
 800444e:	d005      	beq.n	800445c <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004450:	4b13      	ldr	r3, [pc, #76]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	f043 0308 	orr.w	r3, r3, #8
 8004458:	4a11      	ldr	r2, [pc, #68]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 800445a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800445c:	4b0f      	ldr	r3, [pc, #60]	@ (800449c <FLASH_SetErrorCode+0x8c>)
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004468:	4b0d      	ldr	r3, [pc, #52]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	f043 0304 	orr.w	r3, r3, #4
 8004470:	4a0b      	ldr	r2, [pc, #44]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 8004472:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8004474:	4b09      	ldr	r3, [pc, #36]	@ (800449c <FLASH_SetErrorCode+0x8c>)
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8004480:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	f043 0302 	orr.w	r3, r3, #2
 8004488:	4a05      	ldr	r2, [pc, #20]	@ (80044a0 <FLASH_SetErrorCode+0x90>)
 800448a:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800448c:	4b03      	ldr	r3, [pc, #12]	@ (800449c <FLASH_SetErrorCode+0x8c>)
 800448e:	22f2      	movs	r2, #242	@ 0xf2
 8004490:	60da      	str	r2, [r3, #12]
}
 8004492:	bf00      	nop
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr
 800449c:	40023c00 	.word	0x40023c00
 80044a0:	20003ca8 	.word	0x20003ca8

080044a4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 80044ae:	2300      	movs	r3, #0
 80044b0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80044b2:	4b30      	ldr	r3, [pc, #192]	@ (8004574 <HAL_FLASHEx_Erase+0xd0>)
 80044b4:	7d1b      	ldrb	r3, [r3, #20]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d101      	bne.n	80044be <HAL_FLASHEx_Erase+0x1a>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e056      	b.n	800456c <HAL_FLASHEx_Erase+0xc8>
 80044be:	4b2d      	ldr	r3, [pc, #180]	@ (8004574 <HAL_FLASHEx_Erase+0xd0>)
 80044c0:	2201      	movs	r2, #1
 80044c2:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80044c4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80044c8:	f7ff febc 	bl	8004244 <FLASH_WaitForLastOperation>
 80044cc:	4603      	mov	r3, r0
 80044ce:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80044d0:	7bfb      	ldrb	r3, [r7, #15]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d146      	bne.n	8004564 <HAL_FLASHEx_Erase+0xc0>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	f04f 32ff 	mov.w	r2, #4294967295
 80044dc:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d115      	bne.n	8004512 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	4619      	mov	r1, r3
 80044f2:	4610      	mov	r0, r2
 80044f4:	f000 f844 	bl	8004580 <FLASH_MassErase>
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80044f8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80044fc:	f7ff fea2 	bl	8004244 <FLASH_WaitForLastOperation>
 8004500:	4603      	mov	r3, r0
 8004502:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004504:	4b1c      	ldr	r3, [pc, #112]	@ (8004578 <HAL_FLASHEx_Erase+0xd4>)
 8004506:	691a      	ldr	r2, [r3, #16]
 8004508:	491b      	ldr	r1, [pc, #108]	@ (8004578 <HAL_FLASHEx_Erase+0xd4>)
 800450a:	4b1c      	ldr	r3, [pc, #112]	@ (800457c <HAL_FLASHEx_Erase+0xd8>)
 800450c:	4013      	ands	r3, r2
 800450e:	610b      	str	r3, [r1, #16]
 8004510:	e028      	b.n	8004564 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	60bb      	str	r3, [r7, #8]
 8004518:	e01c      	b.n	8004554 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	b2db      	uxtb	r3, r3
 8004520:	4619      	mov	r1, r3
 8004522:	68b8      	ldr	r0, [r7, #8]
 8004524:	f000 f868 	bl	80045f8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004528:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800452c:	f7ff fe8a 	bl	8004244 <FLASH_WaitForLastOperation>
 8004530:	4603      	mov	r3, r0
 8004532:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8004534:	4b10      	ldr	r3, [pc, #64]	@ (8004578 <HAL_FLASHEx_Erase+0xd4>)
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	4a0f      	ldr	r2, [pc, #60]	@ (8004578 <HAL_FLASHEx_Erase+0xd4>)
 800453a:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800453e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004540:	7bfb      	ldrb	r3, [r7, #15]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	601a      	str	r2, [r3, #0]
          break;
 800454c:	e00a      	b.n	8004564 <HAL_FLASHEx_Erase+0xc0>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	3301      	adds	r3, #1
 8004552:	60bb      	str	r3, [r7, #8]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68da      	ldr	r2, [r3, #12]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	4413      	add	r3, r2
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	429a      	cmp	r2, r3
 8004562:	d3da      	bcc.n	800451a <HAL_FLASHEx_Erase+0x76>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004564:	4b03      	ldr	r3, [pc, #12]	@ (8004574 <HAL_FLASHEx_Erase+0xd0>)
 8004566:	2200      	movs	r2, #0
 8004568:	751a      	strb	r2, [r3, #20]

  return status;
 800456a:	7bfb      	ldrb	r3, [r7, #15]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3710      	adds	r7, #16
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	20003ca8 	.word	0x20003ca8
 8004578:	40023c00 	.word	0x40023c00
 800457c:	ffff7ffb 	.word	0xffff7ffb

08004580 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	4603      	mov	r3, r0
 8004588:	6039      	str	r1, [r7, #0]
 800458a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 800458c:	4b19      	ldr	r3, [pc, #100]	@ (80045f4 <FLASH_MassErase+0x74>)
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	4a18      	ldr	r2, [pc, #96]	@ (80045f4 <FLASH_MassErase+0x74>)
 8004592:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004596:	6113      	str	r3, [r2, #16]
  if(Banks == FLASH_BANK_BOTH)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	2b03      	cmp	r3, #3
 800459c:	d107      	bne.n	80045ae <FLASH_MassErase+0x2e>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800459e:	4b15      	ldr	r3, [pc, #84]	@ (80045f4 <FLASH_MassErase+0x74>)
 80045a0:	691a      	ldr	r2, [r3, #16]
 80045a2:	4914      	ldr	r1, [pc, #80]	@ (80045f4 <FLASH_MassErase+0x74>)
 80045a4:	f248 0304 	movw	r3, #32772	@ 0x8004
 80045a8:	4313      	orrs	r3, r2
 80045aa:	610b      	str	r3, [r1, #16]
 80045ac:	e00f      	b.n	80045ce <FLASH_MassErase+0x4e>
  }
  else if(Banks == FLASH_BANK_2)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d106      	bne.n	80045c2 <FLASH_MassErase+0x42>
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 80045b4:	4b0f      	ldr	r3, [pc, #60]	@ (80045f4 <FLASH_MassErase+0x74>)
 80045b6:	691b      	ldr	r3, [r3, #16]
 80045b8:	4a0e      	ldr	r2, [pc, #56]	@ (80045f4 <FLASH_MassErase+0x74>)
 80045ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045be:	6113      	str	r3, [r2, #16]
 80045c0:	e005      	b.n	80045ce <FLASH_MassErase+0x4e>
  }
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
 80045c2:	4b0c      	ldr	r3, [pc, #48]	@ (80045f4 <FLASH_MassErase+0x74>)
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	4a0b      	ldr	r2, [pc, #44]	@ (80045f4 <FLASH_MassErase+0x74>)
 80045c8:	f043 0304 	orr.w	r3, r3, #4
 80045cc:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 80045ce:	4b09      	ldr	r3, [pc, #36]	@ (80045f4 <FLASH_MassErase+0x74>)
 80045d0:	691a      	ldr	r2, [r3, #16]
 80045d2:	79fb      	ldrb	r3, [r7, #7]
 80045d4:	021b      	lsls	r3, r3, #8
 80045d6:	4313      	orrs	r3, r2
 80045d8:	4a06      	ldr	r2, [pc, #24]	@ (80045f4 <FLASH_MassErase+0x74>)
 80045da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045de:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80045e0:	f3bf 8f4f 	dsb	sy
}
 80045e4:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80045e6:	bf00      	nop
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	40023c00 	.word	0x40023c00

080045f8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b085      	sub	sp, #20
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	460b      	mov	r3, r1
 8004602:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8004604:	2300      	movs	r3, #0
 8004606:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004608:	78fb      	ldrb	r3, [r7, #3]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d102      	bne.n	8004614 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800460e:	2300      	movs	r3, #0
 8004610:	60fb      	str	r3, [r7, #12]
 8004612:	e010      	b.n	8004636 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004614:	78fb      	ldrb	r3, [r7, #3]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d103      	bne.n	8004622 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800461a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800461e:	60fb      	str	r3, [r7, #12]
 8004620:	e009      	b.n	8004636 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004622:	78fb      	ldrb	r3, [r7, #3]
 8004624:	2b02      	cmp	r3, #2
 8004626:	d103      	bne.n	8004630 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004628:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800462c:	60fb      	str	r3, [r7, #12]
 800462e:	e002      	b.n	8004636 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004630:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004634:	60fb      	str	r3, [r7, #12]
  }
  
  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b0b      	cmp	r3, #11
 800463a:	d902      	bls.n	8004642 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3304      	adds	r3, #4
 8004640:	607b      	str	r3, [r7, #4]
  }  

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8004642:	4b15      	ldr	r3, [pc, #84]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	4a14      	ldr	r2, [pc, #80]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 8004648:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800464c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800464e:	4b12      	ldr	r3, [pc, #72]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 8004650:	691a      	ldr	r2, [r3, #16]
 8004652:	4911      	ldr	r1, [pc, #68]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800465a:	4b0f      	ldr	r3, [pc, #60]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	4a0e      	ldr	r2, [pc, #56]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 8004660:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004664:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004666:	4b0c      	ldr	r3, [pc, #48]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 8004668:	691a      	ldr	r2, [r3, #16]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	4313      	orrs	r3, r2
 8004670:	4a09      	ldr	r2, [pc, #36]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 8004672:	f043 0302 	orr.w	r3, r3, #2
 8004676:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004678:	4b07      	ldr	r3, [pc, #28]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	4a06      	ldr	r2, [pc, #24]	@ (8004698 <FLASH_Erase_Sector+0xa0>)
 800467e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004682:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8004684:	f3bf 8f4f 	dsb	sy
}
 8004688:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800468a:	bf00      	nop
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40023c00 	.word	0x40023c00

0800469c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800469c:	b480      	push	{r7}
 800469e:	b089      	sub	sp, #36	@ 0x24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80046a6:	2300      	movs	r3, #0
 80046a8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80046aa:	2300      	movs	r3, #0
 80046ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80046ae:	2300      	movs	r3, #0
 80046b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80046b6:	2300      	movs	r3, #0
 80046b8:	61fb      	str	r3, [r7, #28]
 80046ba:	e175      	b.n	80049a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80046bc:	2201      	movs	r2, #1
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	4013      	ands	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	f040 8164 	bne.w	80049a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f003 0303 	and.w	r3, r3, #3
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d005      	beq.n	80046f2 <HAL_GPIO_Init+0x56>
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f003 0303 	and.w	r3, r3, #3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d130      	bne.n	8004754 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	2203      	movs	r2, #3
 80046fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004702:	43db      	mvns	r3, r3
 8004704:	69ba      	ldr	r2, [r7, #24]
 8004706:	4013      	ands	r3, r2
 8004708:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	4313      	orrs	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	69ba      	ldr	r2, [r7, #24]
 8004720:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004728:	2201      	movs	r2, #1
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	43db      	mvns	r3, r3
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	4013      	ands	r3, r2
 8004736:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	091b      	lsrs	r3, r3, #4
 800473e:	f003 0201 	and.w	r2, r3, #1
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	fa02 f303 	lsl.w	r3, r2, r3
 8004748:	69ba      	ldr	r2, [r7, #24]
 800474a:	4313      	orrs	r3, r2
 800474c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f003 0303 	and.w	r3, r3, #3
 800475c:	2b03      	cmp	r3, #3
 800475e:	d017      	beq.n	8004790 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	005b      	lsls	r3, r3, #1
 800476a:	2203      	movs	r2, #3
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	43db      	mvns	r3, r3
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4013      	ands	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	689a      	ldr	r2, [r3, #8]
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	fa02 f303 	lsl.w	r3, r2, r3
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	4313      	orrs	r3, r2
 8004788:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	69ba      	ldr	r2, [r7, #24]
 800478e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f003 0303 	and.w	r3, r3, #3
 8004798:	2b02      	cmp	r3, #2
 800479a:	d123      	bne.n	80047e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	08da      	lsrs	r2, r3, #3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	3208      	adds	r2, #8
 80047a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	220f      	movs	r2, #15
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	43db      	mvns	r3, r3
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	4013      	ands	r3, r2
 80047be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	691a      	ldr	r2, [r3, #16]
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	f003 0307 	and.w	r3, r3, #7
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	08da      	lsrs	r2, r3, #3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	3208      	adds	r2, #8
 80047de:	69b9      	ldr	r1, [r7, #24]
 80047e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	2203      	movs	r2, #3
 80047f0:	fa02 f303 	lsl.w	r3, r2, r3
 80047f4:	43db      	mvns	r3, r3
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	4013      	ands	r3, r2
 80047fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f003 0203 	and.w	r2, r3, #3
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	4313      	orrs	r3, r2
 8004810:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	69ba      	ldr	r2, [r7, #24]
 8004816:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004820:	2b00      	cmp	r3, #0
 8004822:	f000 80be 	beq.w	80049a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004826:	4b66      	ldr	r3, [pc, #408]	@ (80049c0 <HAL_GPIO_Init+0x324>)
 8004828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800482a:	4a65      	ldr	r2, [pc, #404]	@ (80049c0 <HAL_GPIO_Init+0x324>)
 800482c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004830:	6453      	str	r3, [r2, #68]	@ 0x44
 8004832:	4b63      	ldr	r3, [pc, #396]	@ (80049c0 <HAL_GPIO_Init+0x324>)
 8004834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004836:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800483a:	60fb      	str	r3, [r7, #12]
 800483c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800483e:	4a61      	ldr	r2, [pc, #388]	@ (80049c4 <HAL_GPIO_Init+0x328>)
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	089b      	lsrs	r3, r3, #2
 8004844:	3302      	adds	r3, #2
 8004846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800484a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	220f      	movs	r2, #15
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	43db      	mvns	r3, r3
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	4013      	ands	r3, r2
 8004860:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a58      	ldr	r2, [pc, #352]	@ (80049c8 <HAL_GPIO_Init+0x32c>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d037      	beq.n	80048da <HAL_GPIO_Init+0x23e>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a57      	ldr	r2, [pc, #348]	@ (80049cc <HAL_GPIO_Init+0x330>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d031      	beq.n	80048d6 <HAL_GPIO_Init+0x23a>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a56      	ldr	r2, [pc, #344]	@ (80049d0 <HAL_GPIO_Init+0x334>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d02b      	beq.n	80048d2 <HAL_GPIO_Init+0x236>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a55      	ldr	r2, [pc, #340]	@ (80049d4 <HAL_GPIO_Init+0x338>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d025      	beq.n	80048ce <HAL_GPIO_Init+0x232>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a54      	ldr	r2, [pc, #336]	@ (80049d8 <HAL_GPIO_Init+0x33c>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d01f      	beq.n	80048ca <HAL_GPIO_Init+0x22e>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a53      	ldr	r2, [pc, #332]	@ (80049dc <HAL_GPIO_Init+0x340>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d019      	beq.n	80048c6 <HAL_GPIO_Init+0x22a>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a52      	ldr	r2, [pc, #328]	@ (80049e0 <HAL_GPIO_Init+0x344>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d013      	beq.n	80048c2 <HAL_GPIO_Init+0x226>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a51      	ldr	r2, [pc, #324]	@ (80049e4 <HAL_GPIO_Init+0x348>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d00d      	beq.n	80048be <HAL_GPIO_Init+0x222>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a50      	ldr	r2, [pc, #320]	@ (80049e8 <HAL_GPIO_Init+0x34c>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d007      	beq.n	80048ba <HAL_GPIO_Init+0x21e>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a4f      	ldr	r2, [pc, #316]	@ (80049ec <HAL_GPIO_Init+0x350>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d101      	bne.n	80048b6 <HAL_GPIO_Init+0x21a>
 80048b2:	2309      	movs	r3, #9
 80048b4:	e012      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048b6:	230a      	movs	r3, #10
 80048b8:	e010      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048ba:	2308      	movs	r3, #8
 80048bc:	e00e      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048be:	2307      	movs	r3, #7
 80048c0:	e00c      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048c2:	2306      	movs	r3, #6
 80048c4:	e00a      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048c6:	2305      	movs	r3, #5
 80048c8:	e008      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048ca:	2304      	movs	r3, #4
 80048cc:	e006      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048ce:	2303      	movs	r3, #3
 80048d0:	e004      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048d2:	2302      	movs	r3, #2
 80048d4:	e002      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048d6:	2301      	movs	r3, #1
 80048d8:	e000      	b.n	80048dc <HAL_GPIO_Init+0x240>
 80048da:	2300      	movs	r3, #0
 80048dc:	69fa      	ldr	r2, [r7, #28]
 80048de:	f002 0203 	and.w	r2, r2, #3
 80048e2:	0092      	lsls	r2, r2, #2
 80048e4:	4093      	lsls	r3, r2
 80048e6:	69ba      	ldr	r2, [r7, #24]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80048ec:	4935      	ldr	r1, [pc, #212]	@ (80049c4 <HAL_GPIO_Init+0x328>)
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	089b      	lsrs	r3, r3, #2
 80048f2:	3302      	adds	r3, #2
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048fa:	4b3d      	ldr	r3, [pc, #244]	@ (80049f0 <HAL_GPIO_Init+0x354>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	43db      	mvns	r3, r3
 8004904:	69ba      	ldr	r2, [r7, #24]
 8004906:	4013      	ands	r3, r2
 8004908:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d003      	beq.n	800491e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004916:	69ba      	ldr	r2, [r7, #24]
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	4313      	orrs	r3, r2
 800491c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800491e:	4a34      	ldr	r2, [pc, #208]	@ (80049f0 <HAL_GPIO_Init+0x354>)
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004924:	4b32      	ldr	r3, [pc, #200]	@ (80049f0 <HAL_GPIO_Init+0x354>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	43db      	mvns	r3, r3
 800492e:	69ba      	ldr	r2, [r7, #24]
 8004930:	4013      	ands	r3, r2
 8004932:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d003      	beq.n	8004948 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	4313      	orrs	r3, r2
 8004946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004948:	4a29      	ldr	r2, [pc, #164]	@ (80049f0 <HAL_GPIO_Init+0x354>)
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800494e:	4b28      	ldr	r3, [pc, #160]	@ (80049f0 <HAL_GPIO_Init+0x354>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	43db      	mvns	r3, r3
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	4013      	ands	r3, r2
 800495c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800496a:	69ba      	ldr	r2, [r7, #24]
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	4313      	orrs	r3, r2
 8004970:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004972:	4a1f      	ldr	r2, [pc, #124]	@ (80049f0 <HAL_GPIO_Init+0x354>)
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004978:	4b1d      	ldr	r3, [pc, #116]	@ (80049f0 <HAL_GPIO_Init+0x354>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	43db      	mvns	r3, r3
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	4013      	ands	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	4313      	orrs	r3, r2
 800499a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800499c:	4a14      	ldr	r2, [pc, #80]	@ (80049f0 <HAL_GPIO_Init+0x354>)
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	3301      	adds	r3, #1
 80049a6:	61fb      	str	r3, [r7, #28]
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	2b0f      	cmp	r3, #15
 80049ac:	f67f ae86 	bls.w	80046bc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80049b0:	bf00      	nop
 80049b2:	bf00      	nop
 80049b4:	3724      	adds	r7, #36	@ 0x24
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	40023800 	.word	0x40023800
 80049c4:	40013800 	.word	0x40013800
 80049c8:	40020000 	.word	0x40020000
 80049cc:	40020400 	.word	0x40020400
 80049d0:	40020800 	.word	0x40020800
 80049d4:	40020c00 	.word	0x40020c00
 80049d8:	40021000 	.word	0x40021000
 80049dc:	40021400 	.word	0x40021400
 80049e0:	40021800 	.word	0x40021800
 80049e4:	40021c00 	.word	0x40021c00
 80049e8:	40022000 	.word	0x40022000
 80049ec:	40022400 	.word	0x40022400
 80049f0:	40013c00 	.word	0x40013c00

080049f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	460b      	mov	r3, r1
 80049fe:	807b      	strh	r3, [r7, #2]
 8004a00:	4613      	mov	r3, r2
 8004a02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a04:	787b      	ldrb	r3, [r7, #1]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a0a:	887a      	ldrh	r2, [r7, #2]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004a10:	e003      	b.n	8004a1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004a12:	887b      	ldrh	r3, [r7, #2]
 8004a14:	041a      	lsls	r2, r3, #16
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	619a      	str	r2, [r3, #24]
}
 8004a1a:	bf00      	nop
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
	...

08004a28 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a2c:	4b05      	ldr	r3, [pc, #20]	@ (8004a44 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a04      	ldr	r2, [pc, #16]	@ (8004a44 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a36:	6013      	str	r3, [r2, #0]
}
 8004a38:	bf00      	nop
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	40007000 	.word	0x40007000

08004a48 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004a52:	4b23      	ldr	r3, [pc, #140]	@ (8004ae0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	4a22      	ldr	r2, [pc, #136]	@ (8004ae0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a5e:	4b20      	ldr	r3, [pc, #128]	@ (8004ae0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a66:	603b      	str	r3, [r7, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a74:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a76:	f7fd fed3 	bl	8002820 <HAL_GetTick>
 8004a7a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a7c:	e009      	b.n	8004a92 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a7e:	f7fd fecf 	bl	8002820 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a8c:	d901      	bls.n	8004a92 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e022      	b.n	8004ad8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a92:	4b14      	ldr	r3, [pc, #80]	@ (8004ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a9e:	d1ee      	bne.n	8004a7e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004aa0:	4b10      	ldr	r3, [pc, #64]	@ (8004ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a0f      	ldr	r2, [pc, #60]	@ (8004ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004aa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aaa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004aac:	f7fd feb8 	bl	8002820 <HAL_GetTick>
 8004ab0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ab2:	e009      	b.n	8004ac8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ab4:	f7fd feb4 	bl	8002820 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ac2:	d901      	bls.n	8004ac8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e007      	b.n	8004ad8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ac8:	4b06      	ldr	r3, [pc, #24]	@ (8004ae4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ad4:	d1ee      	bne.n	8004ab4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3708      	adds	r7, #8
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	40007000 	.word	0x40007000

08004ae8 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8004aee:	f7fd fe97 	bl	8002820 <HAL_GetTick>
 8004af2:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004af4:	4b66      	ldr	r3, [pc, #408]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a65      	ldr	r2, [pc, #404]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004afa:	f043 0301 	orr.w	r3, r3, #1
 8004afe:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8004b00:	e008      	b.n	8004b14 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b02:	f7fd fe8d 	bl	8002820 <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e0b8      	b.n	8004c86 <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8004b14:	4b5e      	ldr	r3, [pc, #376]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0302 	and.w	r3, r3, #2
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0f0      	beq.n	8004b02 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8004b20:	4b5b      	ldr	r3, [pc, #364]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a5a      	ldr	r2, [pc, #360]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b2a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8004b2c:	f7fd fe78 	bl	8002820 <HAL_GetTick>
 8004b30:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8004b32:	4b57      	ldr	r3, [pc, #348]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8004b38:	e00a      	b.n	8004b50 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b3a:	f7fd fe71 	bl	8002820 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e09a      	b.n	8004c86 <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8004b50:	4b4f      	ldr	r3, [pc, #316]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 030c 	and.w	r3, r3, #12
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1ee      	bne.n	8004b3a <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8004b5c:	f7fd fe60 	bl	8002820 <HAL_GetTick>
 8004b60:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8004b62:	4b4b      	ldr	r3, [pc, #300]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a4a      	ldr	r2, [pc, #296]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b68:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 8004b6c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8004b6e:	e008      	b.n	8004b82 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b70:	f7fd fe56 	bl	8002820 <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	2b64      	cmp	r3, #100	@ 0x64
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e081      	b.n	8004c86 <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8004b82:	4b43      	ldr	r3, [pc, #268]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1f0      	bne.n	8004b70 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8004b8e:	f7fd fe47 	bl	8002820 <HAL_GetTick>
 8004b92:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004b94:	4b3e      	ldr	r3, [pc, #248]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a3d      	ldr	r2, [pc, #244]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004b9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b9e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8004ba0:	e008      	b.n	8004bb4 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ba2:	f7fd fe3d 	bl	8002820 <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d901      	bls.n	8004bb4 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e068      	b.n	8004c86 <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8004bb4:	4b36      	ldr	r3, [pc, #216]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1f0      	bne.n	8004ba2 <HAL_RCC_DeInit+0xba>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8004bc0:	f7fd fe2e 	bl	8002820 <HAL_GetTick>
 8004bc4:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8004bc6:	4b32      	ldr	r3, [pc, #200]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a31      	ldr	r2, [pc, #196]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004bcc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004bd0:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8004bd2:	e008      	b.n	8004be6 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004bd4:	f7fd fe24 	bl	8002820 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b64      	cmp	r3, #100	@ 0x64
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e04f      	b.n	8004c86 <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8004be6:	4b2a      	ldr	r3, [pc, #168]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1f0      	bne.n	8004bd4 <HAL_RCC_DeInit+0xec>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8004bf2:	f7fd fe15 	bl	8002820 <HAL_GetTick>
 8004bf6:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 8004bf8:	4b25      	ldr	r3, [pc, #148]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a24      	ldr	r2, [pc, #144]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004bfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c02:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8004c04:	e008      	b.n	8004c18 <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004c06:	f7fd fe0b 	bl	8002820 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b64      	cmp	r3, #100	@ 0x64
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e036      	b.n	8004c86 <HAL_RCC_DeInit+0x19e>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8004c18:	4b1d      	ldr	r3, [pc, #116]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1f0      	bne.n	8004c06 <HAL_RCC_DeInit+0x11e>
    }
  }

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | 0x20000000U;
 8004c24:	4b1a      	ldr	r3, [pc, #104]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c26:	4a1b      	ldr	r2, [pc, #108]	@ (8004c94 <HAL_RCC_DeInit+0x1ac>)
 8004c28:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register to default value */
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8004c2a:	4b19      	ldr	r3, [pc, #100]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c2c:	4a1a      	ldr	r2, [pc, #104]	@ (8004c98 <HAL_RCC_DeInit+0x1b0>)
 8004c2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Reset PLLSAICFGR register to default value */
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | 0x20000000U;
 8004c32:	4b17      	ldr	r3, [pc, #92]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c34:	4a18      	ldr	r2, [pc, #96]	@ (8004c98 <HAL_RCC_DeInit+0x1b0>)
 8004c36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE | RCC_CIR_PLLI2SRDYIE | RCC_CIR_PLLSAIRDYIE);
 8004c3a:	4b15      	ldr	r3, [pc, #84]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	4a14      	ldr	r2, [pc, #80]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c40:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c44:	60d3      	str	r3, [r2, #12]

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_PLLI2SRDYC | RCC_CIR_PLLSAIRDYC | RCC_CIR_CSSC);
 8004c46:	4b12      	ldr	r3, [pc, #72]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	4a11      	ldr	r2, [pc, #68]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c50:	60d3      	str	r3, [r2, #12]

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8004c52:	4b0f      	ldr	r3, [pc, #60]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c56:	4a0e      	ldr	r2, [pc, #56]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c58:	f023 0301 	bic.w	r3, r3, #1
 8004c5c:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8004c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c62:	4a0b      	ldr	r2, [pc, #44]	@ (8004c90 <HAL_RCC_DeInit+0x1a8>)
 8004c64:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c68:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8004c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8004c9c <HAL_RCC_DeInit+0x1b4>)
 8004c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ca0 <HAL_RCC_DeInit+0x1b8>)
 8004c6e:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004c70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca4 <HAL_RCC_DeInit+0x1bc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7fc ffab 	bl	8001bd0 <HAL_InitTick>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <HAL_RCC_DeInit+0x19c>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e000      	b.n	8004c86 <HAL_RCC_DeInit+0x19e>
  }
  else
  {
    return HAL_OK;
 8004c84:	2300      	movs	r3, #0
  }
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	40023800 	.word	0x40023800
 8004c94:	24003010 	.word	0x24003010
 8004c98:	24003000 	.word	0x24003000
 8004c9c:	20000004 	.word	0x20000004
 8004ca0:	00f42400 	.word	0x00f42400
 8004ca4:	20000008 	.word	0x20000008

08004ca8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e29b      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f000 8087 	beq.w	8004dda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ccc:	4b96      	ldr	r3, [pc, #600]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f003 030c 	and.w	r3, r3, #12
 8004cd4:	2b04      	cmp	r3, #4
 8004cd6:	d00c      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cd8:	4b93      	ldr	r3, [pc, #588]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f003 030c 	and.w	r3, r3, #12
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d112      	bne.n	8004d0a <HAL_RCC_OscConfig+0x62>
 8004ce4:	4b90      	ldr	r3, [pc, #576]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cf0:	d10b      	bne.n	8004d0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cf2:	4b8d      	ldr	r3, [pc, #564]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d06c      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x130>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d168      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e275      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d12:	d106      	bne.n	8004d22 <HAL_RCC_OscConfig+0x7a>
 8004d14:	4b84      	ldr	r3, [pc, #528]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a83      	ldr	r2, [pc, #524]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d1e:	6013      	str	r3, [r2, #0]
 8004d20:	e02e      	b.n	8004d80 <HAL_RCC_OscConfig+0xd8>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10c      	bne.n	8004d44 <HAL_RCC_OscConfig+0x9c>
 8004d2a:	4b7f      	ldr	r3, [pc, #508]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a7e      	ldr	r2, [pc, #504]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	4b7c      	ldr	r3, [pc, #496]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a7b      	ldr	r2, [pc, #492]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d40:	6013      	str	r3, [r2, #0]
 8004d42:	e01d      	b.n	8004d80 <HAL_RCC_OscConfig+0xd8>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d4c:	d10c      	bne.n	8004d68 <HAL_RCC_OscConfig+0xc0>
 8004d4e:	4b76      	ldr	r3, [pc, #472]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a75      	ldr	r2, [pc, #468]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d58:	6013      	str	r3, [r2, #0]
 8004d5a:	4b73      	ldr	r3, [pc, #460]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a72      	ldr	r2, [pc, #456]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d64:	6013      	str	r3, [r2, #0]
 8004d66:	e00b      	b.n	8004d80 <HAL_RCC_OscConfig+0xd8>
 8004d68:	4b6f      	ldr	r3, [pc, #444]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a6e      	ldr	r2, [pc, #440]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d72:	6013      	str	r3, [r2, #0]
 8004d74:	4b6c      	ldr	r3, [pc, #432]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a6b      	ldr	r2, [pc, #428]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004d7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d013      	beq.n	8004db0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d88:	f7fd fd4a 	bl	8002820 <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d90:	f7fd fd46 	bl	8002820 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b64      	cmp	r3, #100	@ 0x64
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e229      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004da2:	4b61      	ldr	r3, [pc, #388]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d0f0      	beq.n	8004d90 <HAL_RCC_OscConfig+0xe8>
 8004dae:	e014      	b.n	8004dda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db0:	f7fd fd36 	bl	8002820 <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004db6:	e008      	b.n	8004dca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004db8:	f7fd fd32 	bl	8002820 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b64      	cmp	r3, #100	@ 0x64
 8004dc4:	d901      	bls.n	8004dca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e215      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dca:	4b57      	ldr	r3, [pc, #348]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1f0      	bne.n	8004db8 <HAL_RCC_OscConfig+0x110>
 8004dd6:	e000      	b.n	8004dda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d069      	beq.n	8004eba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004de6:	4b50      	ldr	r3, [pc, #320]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f003 030c 	and.w	r3, r3, #12
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00b      	beq.n	8004e0a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004df2:	4b4d      	ldr	r3, [pc, #308]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 030c 	and.w	r3, r3, #12
 8004dfa:	2b08      	cmp	r3, #8
 8004dfc:	d11c      	bne.n	8004e38 <HAL_RCC_OscConfig+0x190>
 8004dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d116      	bne.n	8004e38 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e0a:	4b47      	ldr	r3, [pc, #284]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <HAL_RCC_OscConfig+0x17a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d001      	beq.n	8004e22 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e1e9      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e22:	4b41      	ldr	r3, [pc, #260]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	00db      	lsls	r3, r3, #3
 8004e30:	493d      	ldr	r1, [pc, #244]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e36:	e040      	b.n	8004eba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d023      	beq.n	8004e88 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e40:	4b39      	ldr	r3, [pc, #228]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a38      	ldr	r2, [pc, #224]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e46:	f043 0301 	orr.w	r3, r3, #1
 8004e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e4c:	f7fd fce8 	bl	8002820 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e54:	f7fd fce4 	bl	8002820 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e1c7      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e66:	4b30      	ldr	r3, [pc, #192]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d0f0      	beq.n	8004e54 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e72:	4b2d      	ldr	r3, [pc, #180]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	4929      	ldr	r1, [pc, #164]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	600b      	str	r3, [r1, #0]
 8004e86:	e018      	b.n	8004eba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e88:	4b27      	ldr	r3, [pc, #156]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a26      	ldr	r2, [pc, #152]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004e8e:	f023 0301 	bic.w	r3, r3, #1
 8004e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e94:	f7fd fcc4 	bl	8002820 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e9c:	f7fd fcc0 	bl	8002820 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e1a3      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eae:	4b1e      	ldr	r3, [pc, #120]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f0      	bne.n	8004e9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0308 	and.w	r3, r3, #8
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d038      	beq.n	8004f38 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d019      	beq.n	8004f02 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ece:	4b16      	ldr	r3, [pc, #88]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ed2:	4a15      	ldr	r2, [pc, #84]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004ed4:	f043 0301 	orr.w	r3, r3, #1
 8004ed8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eda:	f7fd fca1 	bl	8002820 <HAL_GetTick>
 8004ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ee0:	e008      	b.n	8004ef4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ee2:	f7fd fc9d 	bl	8002820 <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d901      	bls.n	8004ef4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e180      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004ef6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ef8:	f003 0302 	and.w	r3, r3, #2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d0f0      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x23a>
 8004f00:	e01a      	b.n	8004f38 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f02:	4b09      	ldr	r3, [pc, #36]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004f04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f06:	4a08      	ldr	r2, [pc, #32]	@ (8004f28 <HAL_RCC_OscConfig+0x280>)
 8004f08:	f023 0301 	bic.w	r3, r3, #1
 8004f0c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f0e:	f7fd fc87 	bl	8002820 <HAL_GetTick>
 8004f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f14:	e00a      	b.n	8004f2c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f16:	f7fd fc83 	bl	8002820 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d903      	bls.n	8004f2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e166      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
 8004f28:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f2c:	4b92      	ldr	r3, [pc, #584]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004f2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1ee      	bne.n	8004f16 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 80a4 	beq.w	800508e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f46:	4b8c      	ldr	r3, [pc, #560]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10d      	bne.n	8004f6e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f52:	4b89      	ldr	r3, [pc, #548]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f56:	4a88      	ldr	r2, [pc, #544]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f5e:	4b86      	ldr	r3, [pc, #536]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f66:	60bb      	str	r3, [r7, #8]
 8004f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f6e:	4b83      	ldr	r3, [pc, #524]	@ (800517c <HAL_RCC_OscConfig+0x4d4>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d118      	bne.n	8004fac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004f7a:	4b80      	ldr	r3, [pc, #512]	@ (800517c <HAL_RCC_OscConfig+0x4d4>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a7f      	ldr	r2, [pc, #508]	@ (800517c <HAL_RCC_OscConfig+0x4d4>)
 8004f80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f86:	f7fd fc4b 	bl	8002820 <HAL_GetTick>
 8004f8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f8c:	e008      	b.n	8004fa0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f8e:	f7fd fc47 	bl	8002820 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b64      	cmp	r3, #100	@ 0x64
 8004f9a:	d901      	bls.n	8004fa0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e12a      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fa0:	4b76      	ldr	r3, [pc, #472]	@ (800517c <HAL_RCC_OscConfig+0x4d4>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d0f0      	beq.n	8004f8e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d106      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x31a>
 8004fb4:	4b70      	ldr	r3, [pc, #448]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb8:	4a6f      	ldr	r2, [pc, #444]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004fba:	f043 0301 	orr.w	r3, r3, #1
 8004fbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fc0:	e02d      	b.n	800501e <HAL_RCC_OscConfig+0x376>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10c      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x33c>
 8004fca:	4b6b      	ldr	r3, [pc, #428]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fce:	4a6a      	ldr	r2, [pc, #424]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004fd0:	f023 0301 	bic.w	r3, r3, #1
 8004fd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fd6:	4b68      	ldr	r3, [pc, #416]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fda:	4a67      	ldr	r2, [pc, #412]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004fdc:	f023 0304 	bic.w	r3, r3, #4
 8004fe0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fe2:	e01c      	b.n	800501e <HAL_RCC_OscConfig+0x376>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	2b05      	cmp	r3, #5
 8004fea:	d10c      	bne.n	8005006 <HAL_RCC_OscConfig+0x35e>
 8004fec:	4b62      	ldr	r3, [pc, #392]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff0:	4a61      	ldr	r2, [pc, #388]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004ff2:	f043 0304 	orr.w	r3, r3, #4
 8004ff6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ff8:	4b5f      	ldr	r3, [pc, #380]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffc:	4a5e      	ldr	r2, [pc, #376]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8004ffe:	f043 0301 	orr.w	r3, r3, #1
 8005002:	6713      	str	r3, [r2, #112]	@ 0x70
 8005004:	e00b      	b.n	800501e <HAL_RCC_OscConfig+0x376>
 8005006:	4b5c      	ldr	r3, [pc, #368]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500a:	4a5b      	ldr	r2, [pc, #364]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 800500c:	f023 0301 	bic.w	r3, r3, #1
 8005010:	6713      	str	r3, [r2, #112]	@ 0x70
 8005012:	4b59      	ldr	r3, [pc, #356]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005016:	4a58      	ldr	r2, [pc, #352]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005018:	f023 0304 	bic.w	r3, r3, #4
 800501c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d015      	beq.n	8005052 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005026:	f7fd fbfb 	bl	8002820 <HAL_GetTick>
 800502a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800502c:	e00a      	b.n	8005044 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502e:	f7fd fbf7 	bl	8002820 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800503c:	4293      	cmp	r3, r2
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e0d8      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005044:	4b4c      	ldr	r3, [pc, #304]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0ee      	beq.n	800502e <HAL_RCC_OscConfig+0x386>
 8005050:	e014      	b.n	800507c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005052:	f7fd fbe5 	bl	8002820 <HAL_GetTick>
 8005056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005058:	e00a      	b.n	8005070 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800505a:	f7fd fbe1 	bl	8002820 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005068:	4293      	cmp	r3, r2
 800506a:	d901      	bls.n	8005070 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e0c2      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005070:	4b41      	ldr	r3, [pc, #260]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1ee      	bne.n	800505a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800507c:	7dfb      	ldrb	r3, [r7, #23]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d105      	bne.n	800508e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005082:	4b3d      	ldr	r3, [pc, #244]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005086:	4a3c      	ldr	r2, [pc, #240]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005088:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800508c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 80ae 	beq.w	80051f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005098:	4b37      	ldr	r3, [pc, #220]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b08      	cmp	r3, #8
 80050a2:	d06d      	beq.n	8005180 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d14b      	bne.n	8005144 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ac:	4b32      	ldr	r3, [pc, #200]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a31      	ldr	r2, [pc, #196]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 80050b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b8:	f7fd fbb2 	bl	8002820 <HAL_GetTick>
 80050bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050be:	e008      	b.n	80050d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c0:	f7fd fbae 	bl	8002820 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d901      	bls.n	80050d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e091      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050d2:	4b29      	ldr	r3, [pc, #164]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1f0      	bne.n	80050c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69da      	ldr	r2, [r3, #28]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	019b      	lsls	r3, r3, #6
 80050ee:	431a      	orrs	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f4:	085b      	lsrs	r3, r3, #1
 80050f6:	3b01      	subs	r3, #1
 80050f8:	041b      	lsls	r3, r3, #16
 80050fa:	431a      	orrs	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005100:	061b      	lsls	r3, r3, #24
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005108:	071b      	lsls	r3, r3, #28
 800510a:	491b      	ldr	r1, [pc, #108]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 800510c:	4313      	orrs	r3, r2
 800510e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005110:	4b19      	ldr	r3, [pc, #100]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a18      	ldr	r2, [pc, #96]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005116:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800511a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800511c:	f7fd fb80 	bl	8002820 <HAL_GetTick>
 8005120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005122:	e008      	b.n	8005136 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005124:	f7fd fb7c 	bl	8002820 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	2b02      	cmp	r3, #2
 8005130:	d901      	bls.n	8005136 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e05f      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005136:	4b10      	ldr	r3, [pc, #64]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d0f0      	beq.n	8005124 <HAL_RCC_OscConfig+0x47c>
 8005142:	e057      	b.n	80051f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005144:	4b0c      	ldr	r3, [pc, #48]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a0b      	ldr	r2, [pc, #44]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 800514a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800514e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005150:	f7fd fb66 	bl	8002820 <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005156:	e008      	b.n	800516a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005158:	f7fd fb62 	bl	8002820 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b02      	cmp	r3, #2
 8005164:	d901      	bls.n	800516a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e045      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800516a:	4b03      	ldr	r3, [pc, #12]	@ (8005178 <HAL_RCC_OscConfig+0x4d0>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1f0      	bne.n	8005158 <HAL_RCC_OscConfig+0x4b0>
 8005176:	e03d      	b.n	80051f4 <HAL_RCC_OscConfig+0x54c>
 8005178:	40023800 	.word	0x40023800
 800517c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005180:	4b1f      	ldr	r3, [pc, #124]	@ (8005200 <HAL_RCC_OscConfig+0x558>)
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d030      	beq.n	80051f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005198:	429a      	cmp	r2, r3
 800519a:	d129      	bne.n	80051f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d122      	bne.n	80051f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051b0:	4013      	ands	r3, r2
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d119      	bne.n	80051f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c6:	085b      	lsrs	r3, r3, #1
 80051c8:	3b01      	subs	r3, #1
 80051ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d10f      	bne.n	80051f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051dc:	429a      	cmp	r2, r3
 80051de:	d107      	bne.n	80051f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d001      	beq.n	80051f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e000      	b.n	80051f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40023800 	.word	0x40023800

08005204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800520e:	2300      	movs	r3, #0
 8005210:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e0d0      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800521c:	4b6a      	ldr	r3, [pc, #424]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 030f 	and.w	r3, r3, #15
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	429a      	cmp	r2, r3
 8005228:	d910      	bls.n	800524c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800522a:	4b67      	ldr	r3, [pc, #412]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f023 020f 	bic.w	r2, r3, #15
 8005232:	4965      	ldr	r1, [pc, #404]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	4313      	orrs	r3, r2
 8005238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800523a:	4b63      	ldr	r3, [pc, #396]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 030f 	and.w	r3, r3, #15
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	429a      	cmp	r2, r3
 8005246:	d001      	beq.n	800524c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0b8      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d020      	beq.n	800529a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	2b00      	cmp	r3, #0
 8005262:	d005      	beq.n	8005270 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005264:	4b59      	ldr	r3, [pc, #356]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	4a58      	ldr	r2, [pc, #352]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 800526a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800526e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d005      	beq.n	8005288 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800527c:	4b53      	ldr	r3, [pc, #332]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	4a52      	ldr	r2, [pc, #328]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005282:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005286:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005288:	4b50      	ldr	r3, [pc, #320]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	494d      	ldr	r1, [pc, #308]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005296:	4313      	orrs	r3, r2
 8005298:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d040      	beq.n	8005328 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d107      	bne.n	80052be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ae:	4b47      	ldr	r3, [pc, #284]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d115      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e07f      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d107      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052c6:	4b41      	ldr	r3, [pc, #260]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d109      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e073      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052d6:	4b3d      	ldr	r3, [pc, #244]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e06b      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052e6:	4b39      	ldr	r3, [pc, #228]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f023 0203 	bic.w	r2, r3, #3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	4936      	ldr	r1, [pc, #216]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052f8:	f7fd fa92 	bl	8002820 <HAL_GetTick>
 80052fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052fe:	e00a      	b.n	8005316 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005300:	f7fd fa8e 	bl	8002820 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800530e:	4293      	cmp	r3, r2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e053      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005316:	4b2d      	ldr	r3, [pc, #180]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 020c 	and.w	r2, r3, #12
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	429a      	cmp	r2, r3
 8005326:	d1eb      	bne.n	8005300 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005328:	4b27      	ldr	r3, [pc, #156]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 030f 	and.w	r3, r3, #15
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d210      	bcs.n	8005358 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005336:	4b24      	ldr	r3, [pc, #144]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f023 020f 	bic.w	r2, r3, #15
 800533e:	4922      	ldr	r1, [pc, #136]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	4313      	orrs	r3, r2
 8005344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005346:	4b20      	ldr	r3, [pc, #128]	@ (80053c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 030f 	and.w	r3, r3, #15
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	429a      	cmp	r2, r3
 8005352:	d001      	beq.n	8005358 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e032      	b.n	80053be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d008      	beq.n	8005376 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005364:	4b19      	ldr	r3, [pc, #100]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	4916      	ldr	r1, [pc, #88]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005372:	4313      	orrs	r3, r2
 8005374:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0308 	and.w	r3, r3, #8
 800537e:	2b00      	cmp	r3, #0
 8005380:	d009      	beq.n	8005396 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005382:	4b12      	ldr	r3, [pc, #72]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	490e      	ldr	r1, [pc, #56]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 8005392:	4313      	orrs	r3, r2
 8005394:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005396:	f000 f821 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800539a:	4602      	mov	r2, r0
 800539c:	4b0b      	ldr	r3, [pc, #44]	@ (80053cc <HAL_RCC_ClockConfig+0x1c8>)
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	091b      	lsrs	r3, r3, #4
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	490a      	ldr	r1, [pc, #40]	@ (80053d0 <HAL_RCC_ClockConfig+0x1cc>)
 80053a8:	5ccb      	ldrb	r3, [r1, r3]
 80053aa:	fa22 f303 	lsr.w	r3, r2, r3
 80053ae:	4a09      	ldr	r2, [pc, #36]	@ (80053d4 <HAL_RCC_ClockConfig+0x1d0>)
 80053b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053b2:	4b09      	ldr	r3, [pc, #36]	@ (80053d8 <HAL_RCC_ClockConfig+0x1d4>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7fc fc0a 	bl	8001bd0 <HAL_InitTick>

  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40023c00 	.word	0x40023c00
 80053cc:	40023800 	.word	0x40023800
 80053d0:	0801ac9c 	.word	0x0801ac9c
 80053d4:	20000004 	.word	0x20000004
 80053d8:	20000008 	.word	0x20000008

080053dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053e0:	b094      	sub	sp, #80	@ 0x50
 80053e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80053e4:	2300      	movs	r3, #0
 80053e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80053e8:	2300      	movs	r3, #0
 80053ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053ec:	2300      	movs	r3, #0
 80053ee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80053f0:	2300      	movs	r3, #0
 80053f2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053f4:	4b79      	ldr	r3, [pc, #484]	@ (80055dc <HAL_RCC_GetSysClockFreq+0x200>)
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f003 030c 	and.w	r3, r3, #12
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d00d      	beq.n	800541c <HAL_RCC_GetSysClockFreq+0x40>
 8005400:	2b08      	cmp	r3, #8
 8005402:	f200 80e1 	bhi.w	80055c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005406:	2b00      	cmp	r3, #0
 8005408:	d002      	beq.n	8005410 <HAL_RCC_GetSysClockFreq+0x34>
 800540a:	2b04      	cmp	r3, #4
 800540c:	d003      	beq.n	8005416 <HAL_RCC_GetSysClockFreq+0x3a>
 800540e:	e0db      	b.n	80055c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005410:	4b73      	ldr	r3, [pc, #460]	@ (80055e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005412:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005414:	e0db      	b.n	80055ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005416:	4b73      	ldr	r3, [pc, #460]	@ (80055e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005418:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800541a:	e0d8      	b.n	80055ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800541c:	4b6f      	ldr	r3, [pc, #444]	@ (80055dc <HAL_RCC_GetSysClockFreq+0x200>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005424:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005426:	4b6d      	ldr	r3, [pc, #436]	@ (80055dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d063      	beq.n	80054fa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005432:	4b6a      	ldr	r3, [pc, #424]	@ (80055dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	099b      	lsrs	r3, r3, #6
 8005438:	2200      	movs	r2, #0
 800543a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800543c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800543e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005444:	633b      	str	r3, [r7, #48]	@ 0x30
 8005446:	2300      	movs	r3, #0
 8005448:	637b      	str	r3, [r7, #52]	@ 0x34
 800544a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800544e:	4622      	mov	r2, r4
 8005450:	462b      	mov	r3, r5
 8005452:	f04f 0000 	mov.w	r0, #0
 8005456:	f04f 0100 	mov.w	r1, #0
 800545a:	0159      	lsls	r1, r3, #5
 800545c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005460:	0150      	lsls	r0, r2, #5
 8005462:	4602      	mov	r2, r0
 8005464:	460b      	mov	r3, r1
 8005466:	4621      	mov	r1, r4
 8005468:	1a51      	subs	r1, r2, r1
 800546a:	6139      	str	r1, [r7, #16]
 800546c:	4629      	mov	r1, r5
 800546e:	eb63 0301 	sbc.w	r3, r3, r1
 8005472:	617b      	str	r3, [r7, #20]
 8005474:	f04f 0200 	mov.w	r2, #0
 8005478:	f04f 0300 	mov.w	r3, #0
 800547c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005480:	4659      	mov	r1, fp
 8005482:	018b      	lsls	r3, r1, #6
 8005484:	4651      	mov	r1, sl
 8005486:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800548a:	4651      	mov	r1, sl
 800548c:	018a      	lsls	r2, r1, #6
 800548e:	4651      	mov	r1, sl
 8005490:	ebb2 0801 	subs.w	r8, r2, r1
 8005494:	4659      	mov	r1, fp
 8005496:	eb63 0901 	sbc.w	r9, r3, r1
 800549a:	f04f 0200 	mov.w	r2, #0
 800549e:	f04f 0300 	mov.w	r3, #0
 80054a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054ae:	4690      	mov	r8, r2
 80054b0:	4699      	mov	r9, r3
 80054b2:	4623      	mov	r3, r4
 80054b4:	eb18 0303 	adds.w	r3, r8, r3
 80054b8:	60bb      	str	r3, [r7, #8]
 80054ba:	462b      	mov	r3, r5
 80054bc:	eb49 0303 	adc.w	r3, r9, r3
 80054c0:	60fb      	str	r3, [r7, #12]
 80054c2:	f04f 0200 	mov.w	r2, #0
 80054c6:	f04f 0300 	mov.w	r3, #0
 80054ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80054ce:	4629      	mov	r1, r5
 80054d0:	024b      	lsls	r3, r1, #9
 80054d2:	4621      	mov	r1, r4
 80054d4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80054d8:	4621      	mov	r1, r4
 80054da:	024a      	lsls	r2, r1, #9
 80054dc:	4610      	mov	r0, r2
 80054de:	4619      	mov	r1, r3
 80054e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054e2:	2200      	movs	r2, #0
 80054e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80054ec:	f7fa ff00 	bl	80002f0 <__aeabi_uldivmod>
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4613      	mov	r3, r2
 80054f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054f8:	e058      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054fa:	4b38      	ldr	r3, [pc, #224]	@ (80055dc <HAL_RCC_GetSysClockFreq+0x200>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	099b      	lsrs	r3, r3, #6
 8005500:	2200      	movs	r2, #0
 8005502:	4618      	mov	r0, r3
 8005504:	4611      	mov	r1, r2
 8005506:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800550a:	623b      	str	r3, [r7, #32]
 800550c:	2300      	movs	r3, #0
 800550e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005510:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005514:	4642      	mov	r2, r8
 8005516:	464b      	mov	r3, r9
 8005518:	f04f 0000 	mov.w	r0, #0
 800551c:	f04f 0100 	mov.w	r1, #0
 8005520:	0159      	lsls	r1, r3, #5
 8005522:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005526:	0150      	lsls	r0, r2, #5
 8005528:	4602      	mov	r2, r0
 800552a:	460b      	mov	r3, r1
 800552c:	4641      	mov	r1, r8
 800552e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005532:	4649      	mov	r1, r9
 8005534:	eb63 0b01 	sbc.w	fp, r3, r1
 8005538:	f04f 0200 	mov.w	r2, #0
 800553c:	f04f 0300 	mov.w	r3, #0
 8005540:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005544:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005548:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800554c:	ebb2 040a 	subs.w	r4, r2, sl
 8005550:	eb63 050b 	sbc.w	r5, r3, fp
 8005554:	f04f 0200 	mov.w	r2, #0
 8005558:	f04f 0300 	mov.w	r3, #0
 800555c:	00eb      	lsls	r3, r5, #3
 800555e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005562:	00e2      	lsls	r2, r4, #3
 8005564:	4614      	mov	r4, r2
 8005566:	461d      	mov	r5, r3
 8005568:	4643      	mov	r3, r8
 800556a:	18e3      	adds	r3, r4, r3
 800556c:	603b      	str	r3, [r7, #0]
 800556e:	464b      	mov	r3, r9
 8005570:	eb45 0303 	adc.w	r3, r5, r3
 8005574:	607b      	str	r3, [r7, #4]
 8005576:	f04f 0200 	mov.w	r2, #0
 800557a:	f04f 0300 	mov.w	r3, #0
 800557e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005582:	4629      	mov	r1, r5
 8005584:	028b      	lsls	r3, r1, #10
 8005586:	4621      	mov	r1, r4
 8005588:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800558c:	4621      	mov	r1, r4
 800558e:	028a      	lsls	r2, r1, #10
 8005590:	4610      	mov	r0, r2
 8005592:	4619      	mov	r1, r3
 8005594:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005596:	2200      	movs	r2, #0
 8005598:	61bb      	str	r3, [r7, #24]
 800559a:	61fa      	str	r2, [r7, #28]
 800559c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055a0:	f7fa fea6 	bl	80002f0 <__aeabi_uldivmod>
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4613      	mov	r3, r2
 80055aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80055ac:	4b0b      	ldr	r3, [pc, #44]	@ (80055dc <HAL_RCC_GetSysClockFreq+0x200>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	0c1b      	lsrs	r3, r3, #16
 80055b2:	f003 0303 	and.w	r3, r3, #3
 80055b6:	3301      	adds	r3, #1
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80055bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055c6:	e002      	b.n	80055ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055c8:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80055ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3750      	adds	r7, #80	@ 0x50
 80055d4:	46bd      	mov	sp, r7
 80055d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055da:	bf00      	nop
 80055dc:	40023800 	.word	0x40023800
 80055e0:	00f42400 	.word	0x00f42400
 80055e4:	007a1200 	.word	0x007a1200

080055e8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055e8:	b480      	push	{r7}
 80055ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055ec:	4b03      	ldr	r3, [pc, #12]	@ (80055fc <HAL_RCC_GetHCLKFreq+0x14>)
 80055ee:	681b      	ldr	r3, [r3, #0]
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	20000004 	.word	0x20000004

08005600 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005604:	f7ff fff0 	bl	80055e8 <HAL_RCC_GetHCLKFreq>
 8005608:	4602      	mov	r2, r0
 800560a:	4b05      	ldr	r3, [pc, #20]	@ (8005620 <HAL_RCC_GetPCLK1Freq+0x20>)
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	0a9b      	lsrs	r3, r3, #10
 8005610:	f003 0307 	and.w	r3, r3, #7
 8005614:	4903      	ldr	r1, [pc, #12]	@ (8005624 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005616:	5ccb      	ldrb	r3, [r1, r3]
 8005618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800561c:	4618      	mov	r0, r3
 800561e:	bd80      	pop	{r7, pc}
 8005620:	40023800 	.word	0x40023800
 8005624:	0801acac 	.word	0x0801acac

08005628 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800562c:	f7ff ffdc 	bl	80055e8 <HAL_RCC_GetHCLKFreq>
 8005630:	4602      	mov	r2, r0
 8005632:	4b05      	ldr	r3, [pc, #20]	@ (8005648 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	0b5b      	lsrs	r3, r3, #13
 8005638:	f003 0307 	and.w	r3, r3, #7
 800563c:	4903      	ldr	r1, [pc, #12]	@ (800564c <HAL_RCC_GetPCLK2Freq+0x24>)
 800563e:	5ccb      	ldrb	r3, [r1, r3]
 8005640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005644:	4618      	mov	r0, r3
 8005646:	bd80      	pop	{r7, pc}
 8005648:	40023800 	.word	0x40023800
 800564c:	0801acac 	.word	0x0801acac

08005650 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	220f      	movs	r2, #15
 800565e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005660:	4b12      	ldr	r3, [pc, #72]	@ (80056ac <HAL_RCC_GetClockConfig+0x5c>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f003 0203 	and.w	r2, r3, #3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800566c:	4b0f      	ldr	r3, [pc, #60]	@ (80056ac <HAL_RCC_GetClockConfig+0x5c>)
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005678:	4b0c      	ldr	r3, [pc, #48]	@ (80056ac <HAL_RCC_GetClockConfig+0x5c>)
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005684:	4b09      	ldr	r3, [pc, #36]	@ (80056ac <HAL_RCC_GetClockConfig+0x5c>)
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	08db      	lsrs	r3, r3, #3
 800568a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005692:	4b07      	ldr	r3, [pc, #28]	@ (80056b0 <HAL_RCC_GetClockConfig+0x60>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 020f 	and.w	r2, r3, #15
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	601a      	str	r2, [r3, #0]
}
 800569e:	bf00      	nop
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	40023800 	.word	0x40023800
 80056b0:	40023c00 	.word	0x40023c00

080056b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b088      	sub	sp, #32
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80056bc:	2300      	movs	r3, #0
 80056be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80056c0:	2300      	movs	r3, #0
 80056c2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80056c4:	2300      	movs	r3, #0
 80056c6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80056c8:	2300      	movs	r3, #0
 80056ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80056cc:	2300      	movs	r3, #0
 80056ce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0301 	and.w	r3, r3, #1
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d012      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80056dc:	4b69      	ldr	r3, [pc, #420]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	4a68      	ldr	r2, [pc, #416]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056e2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80056e6:	6093      	str	r3, [r2, #8]
 80056e8:	4b66      	ldr	r3, [pc, #408]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056ea:	689a      	ldr	r2, [r3, #8]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f0:	4964      	ldr	r1, [pc, #400]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80056fe:	2301      	movs	r3, #1
 8005700:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d017      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800570e:	4b5d      	ldr	r3, [pc, #372]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005710:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005714:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800571c:	4959      	ldr	r1, [pc, #356]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800571e:	4313      	orrs	r3, r2
 8005720:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005728:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800572c:	d101      	bne.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800572e:	2301      	movs	r3, #1
 8005730:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800573a:	2301      	movs	r3, #1
 800573c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d017      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800574a:	4b4e      	ldr	r3, [pc, #312]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800574c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005750:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	494a      	ldr	r1, [pc, #296]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800575a:	4313      	orrs	r3, r2
 800575c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005764:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005768:	d101      	bne.n	800576e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800576a:	2301      	movs	r3, #1
 800576c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005776:	2301      	movs	r3, #1
 8005778:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005786:	2301      	movs	r3, #1
 8005788:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0320 	and.w	r3, r3, #32
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 808b 	beq.w	80058ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005798:	4b3a      	ldr	r3, [pc, #232]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800579a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579c:	4a39      	ldr	r2, [pc, #228]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800579e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80057a4:	4b37      	ldr	r3, [pc, #220]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ac:	60bb      	str	r3, [r7, #8]
 80057ae:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80057b0:	4b35      	ldr	r3, [pc, #212]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a34      	ldr	r2, [pc, #208]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057bc:	f7fd f830 	bl	8002820 <HAL_GetTick>
 80057c0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80057c2:	e008      	b.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057c4:	f7fd f82c 	bl	8002820 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b64      	cmp	r3, #100	@ 0x64
 80057d0:	d901      	bls.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e38f      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80057d6:	4b2c      	ldr	r3, [pc, #176]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d0f0      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80057e2:	4b28      	ldr	r3, [pc, #160]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ea:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d035      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d02e      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005800:	4b20      	ldr	r3, [pc, #128]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005804:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005808:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800580a:	4b1e      	ldr	r3, [pc, #120]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800580c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800580e:	4a1d      	ldr	r2, [pc, #116]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005814:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005816:	4b1b      	ldr	r3, [pc, #108]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800581a:	4a1a      	ldr	r2, [pc, #104]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800581c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005820:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005822:	4a18      	ldr	r2, [pc, #96]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005828:	4b16      	ldr	r3, [pc, #88]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800582a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b01      	cmp	r3, #1
 8005832:	d114      	bne.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005834:	f7fc fff4 	bl	8002820 <HAL_GetTick>
 8005838:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800583a:	e00a      	b.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800583c:	f7fc fff0 	bl	8002820 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800584a:	4293      	cmp	r3, r2
 800584c:	d901      	bls.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e351      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005852:	4b0c      	ldr	r3, [pc, #48]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005856:	f003 0302 	and.w	r3, r3, #2
 800585a:	2b00      	cmp	r3, #0
 800585c:	d0ee      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005862:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005866:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800586a:	d111      	bne.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800586c:	4b05      	ldr	r3, [pc, #20]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005878:	4b04      	ldr	r3, [pc, #16]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800587a:	400b      	ands	r3, r1
 800587c:	4901      	ldr	r1, [pc, #4]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800587e:	4313      	orrs	r3, r2
 8005880:	608b      	str	r3, [r1, #8]
 8005882:	e00b      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005884:	40023800 	.word	0x40023800
 8005888:	40007000 	.word	0x40007000
 800588c:	0ffffcff 	.word	0x0ffffcff
 8005890:	4bac      	ldr	r3, [pc, #688]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	4aab      	ldr	r2, [pc, #684]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005896:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800589a:	6093      	str	r3, [r2, #8]
 800589c:	4ba9      	ldr	r3, [pc, #676]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800589e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058a8:	49a6      	ldr	r1, [pc, #664]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0310 	and.w	r3, r3, #16
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d010      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80058ba:	4ba2      	ldr	r3, [pc, #648]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058c0:	4aa0      	ldr	r2, [pc, #640]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058c6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80058ca:	4b9e      	ldr	r3, [pc, #632]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d4:	499b      	ldr	r1, [pc, #620]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00a      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058e8:	4b96      	ldr	r3, [pc, #600]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058f6:	4993      	ldr	r1, [pc, #588]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058f8:	4313      	orrs	r3, r2
 80058fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00a      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800590a:	4b8e      	ldr	r3, [pc, #568]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800590c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005910:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005918:	498a      	ldr	r1, [pc, #552]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800591a:	4313      	orrs	r3, r2
 800591c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d00a      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800592c:	4b85      	ldr	r3, [pc, #532]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800592e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005932:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800593a:	4982      	ldr	r1, [pc, #520]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800593c:	4313      	orrs	r3, r2
 800593e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00a      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800594e:	4b7d      	ldr	r3, [pc, #500]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005954:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800595c:	4979      	ldr	r1, [pc, #484]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800595e:	4313      	orrs	r3, r2
 8005960:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00a      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005970:	4b74      	ldr	r3, [pc, #464]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005976:	f023 0203 	bic.w	r2, r3, #3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597e:	4971      	ldr	r1, [pc, #452]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005980:	4313      	orrs	r3, r2
 8005982:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00a      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005992:	4b6c      	ldr	r3, [pc, #432]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005998:	f023 020c 	bic.w	r2, r3, #12
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059a0:	4968      	ldr	r1, [pc, #416]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00a      	beq.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80059b4:	4b63      	ldr	r3, [pc, #396]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ba:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059c2:	4960      	ldr	r1, [pc, #384]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059c4:	4313      	orrs	r3, r2
 80059c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00a      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80059d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059dc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059e4:	4957      	ldr	r1, [pc, #348]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00a      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80059f8:	4b52      	ldr	r3, [pc, #328]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a06:	494f      	ldr	r1, [pc, #316]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a20:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a28:	4946      	ldr	r1, [pc, #280]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00a      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005a3c:	4b41      	ldr	r3, [pc, #260]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a42:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a4a:	493e      	ldr	r1, [pc, #248]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005a5e:	4b39      	ldr	r3, [pc, #228]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a64:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a6c:	4935      	ldr	r1, [pc, #212]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00a      	beq.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005a80:	4b30      	ldr	r3, [pc, #192]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a86:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a8e:	492d      	ldr	r1, [pc, #180]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a90:	4313      	orrs	r3, r2
 8005a92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d011      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005aa2:	4b28      	ldr	r3, [pc, #160]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aa8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ab0:	4924      	ldr	r1, [pc, #144]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005abc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ac0:	d101      	bne.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0308 	and.w	r3, r3, #8
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00a      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ae2:	4b18      	ldr	r3, [pc, #96]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005af0:	4914      	ldr	r1, [pc, #80]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00b      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005b04:	4b0f      	ldr	r3, [pc, #60]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b0a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b14:	490b      	ldr	r1, [pc, #44]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00f      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005b28:	4b06      	ldr	r3, [pc, #24]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b2e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b38:	4902      	ldr	r1, [pc, #8]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005b40:	e002      	b.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005b42:	bf00      	nop
 8005b44:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00b      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b54:	4b8a      	ldr	r3, [pc, #552]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b5a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b64:	4986      	ldr	r1, [pc, #536]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00b      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005b78:	4b81      	ldr	r3, [pc, #516]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b7e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b88:	497d      	ldr	r1, [pc, #500]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d006      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f000 80d6 	beq.w	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005ba4:	4b76      	ldr	r3, [pc, #472]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a75      	ldr	r2, [pc, #468]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005baa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bb0:	f7fc fe36 	bl	8002820 <HAL_GetTick>
 8005bb4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005bb6:	e008      	b.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005bb8:	f7fc fe32 	bl	8002820 <HAL_GetTick>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	2b64      	cmp	r3, #100	@ 0x64
 8005bc4:	d901      	bls.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e195      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005bca:	4b6d      	ldr	r3, [pc, #436]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1f0      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d021      	beq.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d11d      	bne.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005bea:	4b65      	ldr	r3, [pc, #404]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bf0:	0c1b      	lsrs	r3, r3, #16
 8005bf2:	f003 0303 	and.w	r3, r3, #3
 8005bf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005bf8:	4b61      	ldr	r3, [pc, #388]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bfe:	0e1b      	lsrs	r3, r3, #24
 8005c00:	f003 030f 	and.w	r3, r3, #15
 8005c04:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	019a      	lsls	r2, r3, #6
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	041b      	lsls	r3, r3, #16
 8005c10:	431a      	orrs	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	061b      	lsls	r3, r3, #24
 8005c16:	431a      	orrs	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	071b      	lsls	r3, r3, #28
 8005c1e:	4958      	ldr	r1, [pc, #352]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d004      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c3a:	d00a      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d02e      	beq.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c50:	d129      	bne.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005c52:	4b4b      	ldr	r3, [pc, #300]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c58:	0c1b      	lsrs	r3, r3, #16
 8005c5a:	f003 0303 	and.w	r3, r3, #3
 8005c5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005c60:	4b47      	ldr	r3, [pc, #284]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c66:	0f1b      	lsrs	r3, r3, #28
 8005c68:	f003 0307 	and.w	r3, r3, #7
 8005c6c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	019a      	lsls	r2, r3, #6
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	041b      	lsls	r3, r3, #16
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	061b      	lsls	r3, r3, #24
 8005c80:	431a      	orrs	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	071b      	lsls	r3, r3, #28
 8005c86:	493e      	ldr	r1, [pc, #248]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005c8e:	4b3c      	ldr	r3, [pc, #240]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c94:	f023 021f 	bic.w	r2, r3, #31
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	4938      	ldr	r1, [pc, #224]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d01d      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005cb2:	4b33      	ldr	r3, [pc, #204]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cb8:	0e1b      	lsrs	r3, r3, #24
 8005cba:	f003 030f 	and.w	r3, r3, #15
 8005cbe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005cc0:	4b2f      	ldr	r3, [pc, #188]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cc6:	0f1b      	lsrs	r3, r3, #28
 8005cc8:	f003 0307 	and.w	r3, r3, #7
 8005ccc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	019a      	lsls	r2, r3, #6
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	041b      	lsls	r3, r3, #16
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	061b      	lsls	r3, r3, #24
 8005ce0:	431a      	orrs	r2, r3
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	071b      	lsls	r3, r3, #28
 8005ce6:	4926      	ldr	r1, [pc, #152]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d011      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	019a      	lsls	r2, r3, #6
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	041b      	lsls	r3, r3, #16
 8005d06:	431a      	orrs	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	061b      	lsls	r3, r3, #24
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	071b      	lsls	r3, r3, #28
 8005d16:	491a      	ldr	r1, [pc, #104]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005d1e:	4b18      	ldr	r3, [pc, #96]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a17      	ldr	r2, [pc, #92]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d2a:	f7fc fd79 	bl	8002820 <HAL_GetTick>
 8005d2e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d30:	e008      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005d32:	f7fc fd75 	bl	8002820 <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	2b64      	cmp	r3, #100	@ 0x64
 8005d3e:	d901      	bls.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	e0d8      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d44:	4b0e      	ldr	r3, [pc, #56]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d0f0      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	f040 80ce 	bne.w	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005d58:	4b09      	ldr	r3, [pc, #36]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a08      	ldr	r2, [pc, #32]	@ (8005d80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d64:	f7fc fd5c 	bl	8002820 <HAL_GetTick>
 8005d68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005d6a:	e00b      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005d6c:	f7fc fd58 	bl	8002820 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b64      	cmp	r3, #100	@ 0x64
 8005d78:	d904      	bls.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e0bb      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005d7e:	bf00      	nop
 8005d80:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005d84:	4b5e      	ldr	r3, [pc, #376]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d90:	d0ec      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d003      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d009      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d02e      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d12a      	bne.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005dba:	4b51      	ldr	r3, [pc, #324]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dc0:	0c1b      	lsrs	r3, r3, #16
 8005dc2:	f003 0303 	and.w	r3, r3, #3
 8005dc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005dc8:	4b4d      	ldr	r3, [pc, #308]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dce:	0f1b      	lsrs	r3, r3, #28
 8005dd0:	f003 0307 	and.w	r3, r3, #7
 8005dd4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	019a      	lsls	r2, r3, #6
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	041b      	lsls	r3, r3, #16
 8005de0:	431a      	orrs	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	061b      	lsls	r3, r3, #24
 8005de8:	431a      	orrs	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	071b      	lsls	r3, r3, #28
 8005dee:	4944      	ldr	r1, [pc, #272]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005df6:	4b42      	ldr	r3, [pc, #264]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005dfc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e04:	3b01      	subs	r3, #1
 8005e06:	021b      	lsls	r3, r3, #8
 8005e08:	493d      	ldr	r1, [pc, #244]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d022      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e24:	d11d      	bne.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e26:	4b36      	ldr	r3, [pc, #216]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e2c:	0e1b      	lsrs	r3, r3, #24
 8005e2e:	f003 030f 	and.w	r3, r3, #15
 8005e32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005e34:	4b32      	ldr	r3, [pc, #200]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e3a:	0f1b      	lsrs	r3, r3, #28
 8005e3c:	f003 0307 	and.w	r3, r3, #7
 8005e40:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	019a      	lsls	r2, r3, #6
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	041b      	lsls	r3, r3, #16
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	061b      	lsls	r3, r3, #24
 8005e54:	431a      	orrs	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	071b      	lsls	r3, r3, #28
 8005e5a:	4929      	ldr	r1, [pc, #164]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0308 	and.w	r3, r3, #8
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d028      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e6e:	4b24      	ldr	r3, [pc, #144]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e74:	0e1b      	lsrs	r3, r3, #24
 8005e76:	f003 030f 	and.w	r3, r3, #15
 8005e7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005e7c:	4b20      	ldr	r3, [pc, #128]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e82:	0c1b      	lsrs	r3, r3, #16
 8005e84:	f003 0303 	and.w	r3, r3, #3
 8005e88:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	019a      	lsls	r2, r3, #6
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	041b      	lsls	r3, r3, #16
 8005e94:	431a      	orrs	r2, r3
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	061b      	lsls	r3, r3, #24
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	071b      	lsls	r3, r3, #28
 8005ea2:	4917      	ldr	r1, [pc, #92]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005eaa:	4b15      	ldr	r3, [pc, #84]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005eb0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb8:	4911      	ldr	r1, [pc, #68]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ecc:	f7fc fca8 	bl	8002820 <HAL_GetTick>
 8005ed0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ed2:	e008      	b.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005ed4:	f7fc fca4 	bl	8002820 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b64      	cmp	r3, #100	@ 0x64
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e007      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ee6:	4b06      	ldr	r3, [pc, #24]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005eee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ef2:	d1ef      	bne.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3720      	adds	r7, #32
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	40023800 	.word	0x40023800

08005f04 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d101      	bne.n	8005f16 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e071      	b.n	8005ffa <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	7f5b      	ldrb	r3, [r3, #29]
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d105      	bne.n	8005f2c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7fb fdfc 	bl	8001b24 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2202      	movs	r2, #2
 8005f30:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f003 0310 	and.w	r3, r3, #16
 8005f3c:	2b10      	cmp	r3, #16
 8005f3e:	d053      	beq.n	8005fe8 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	22ca      	movs	r2, #202	@ 0xca
 8005f46:	625a      	str	r2, [r3, #36]	@ 0x24
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2253      	movs	r2, #83	@ 0x53
 8005f4e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 f87f 	bl	8006054 <RTC_EnterInitMode>
 8005f56:	4603      	mov	r3, r0
 8005f58:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005f5a:	7bfb      	ldrb	r3, [r7, #15]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d12a      	bne.n	8005fb6 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6899      	ldr	r1, [r3, #8]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	4b26      	ldr	r3, [pc, #152]	@ (8006004 <HAL_RTC_Init+0x100>)
 8005f6c:	400b      	ands	r3, r1
 8005f6e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6899      	ldr	r1, [r3, #8]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	431a      	orrs	r2, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	695b      	ldr	r3, [r3, #20]
 8005f84:	431a      	orrs	r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	430a      	orrs	r2, r1
 8005f8c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	68d2      	ldr	r2, [r2, #12]
 8005f96:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	6919      	ldr	r1, [r3, #16]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	041a      	lsls	r2, r3, #16
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 f888 	bl	80060c2 <RTC_ExitInitMode>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005fb6:	7bfb      	ldrb	r3, [r7, #15]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d110      	bne.n	8005fde <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 0208 	bic.w	r2, r2, #8
 8005fca:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	699a      	ldr	r2, [r3, #24]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	22ff      	movs	r2, #255	@ 0xff
 8005fe4:	625a      	str	r2, [r3, #36]	@ 0x24
 8005fe6:	e001      	b.n	8005fec <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d102      	bne.n	8005ff8 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	ff8fffbf 	.word	0xff8fffbf

08006008 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006010:	2300      	movs	r3, #0
 8006012:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a0d      	ldr	r2, [pc, #52]	@ (8006050 <HAL_RTC_WaitForSynchro+0x48>)
 800601a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800601c:	f7fc fc00 	bl	8002820 <HAL_GetTick>
 8006020:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006022:	e009      	b.n	8006038 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006024:	f7fc fbfc 	bl	8002820 <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006032:	d901      	bls.n	8006038 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	e007      	b.n	8006048 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	f003 0320 	and.w	r3, r3, #32
 8006042:	2b00      	cmp	r3, #0
 8006044:	d0ee      	beq.n	8006024 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	0001ff5f 	.word	0x0001ff5f

08006054 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006060:	2300      	movs	r3, #0
 8006062:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800606e:	2b00      	cmp	r3, #0
 8006070:	d122      	bne.n	80060b8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68da      	ldr	r2, [r3, #12]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006080:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006082:	f7fc fbcd 	bl	8002820 <HAL_GetTick>
 8006086:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006088:	e00c      	b.n	80060a4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800608a:	f7fc fbc9 	bl	8002820 <HAL_GetTick>
 800608e:	4602      	mov	r2, r0
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006098:	d904      	bls.n	80060a4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2204      	movs	r2, #4
 800609e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d102      	bne.n	80060b8 <RTC_EnterInitMode+0x64>
 80060b2:	7bfb      	ldrb	r3, [r7, #15]
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d1e8      	bne.n	800608a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}

080060c2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80060c2:	b580      	push	{r7, lr}
 80060c4:	b084      	sub	sp, #16
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060ca:	2300      	movs	r3, #0
 80060cc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060dc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f003 0320 	and.w	r3, r3, #32
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d10a      	bne.n	8006102 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f7ff ff8b 	bl	8006008 <HAL_RTC_WaitForSynchro>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d004      	beq.n	8006102 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2204      	movs	r2, #4
 80060fc:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006102:	7bfb      	ldrb	r3, [r7, #15]
}
 8006104:	4618      	mov	r0, r3
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800610c:	b480      	push	{r7}
 800610e:	b087      	sub	sp, #28
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006118:	2300      	movs	r3, #0
 800611a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	3350      	adds	r3, #80	@ 0x50
 8006122:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4413      	add	r3, r2
 800612c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	601a      	str	r2, [r3, #0]
}
 8006134:	bf00      	nop
 8006136:	371c      	adds	r7, #28
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 31)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800614a:	2300      	movs	r3, #0
 800614c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	3350      	adds	r3, #80	@ 0x50
 8006154:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	4413      	add	r3, r2
 800615e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e049      	b.n	8006216 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d106      	bne.n	800619c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7fc f90a 	bl	80023b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	3304      	adds	r3, #4
 80061ac:	4619      	mov	r1, r3
 80061ae:	4610      	mov	r0, r2
 80061b0:	f000 faa8 	bl	8006704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	3708      	adds	r7, #8
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
	...

08006220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b01      	cmp	r3, #1
 8006232:	d001      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e054      	b.n	80062e2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2202      	movs	r2, #2
 800623c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68da      	ldr	r2, [r3, #12]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0201 	orr.w	r2, r2, #1
 800624e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a26      	ldr	r2, [pc, #152]	@ (80062f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d022      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006262:	d01d      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a22      	ldr	r2, [pc, #136]	@ (80062f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d018      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a21      	ldr	r2, [pc, #132]	@ (80062f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d013      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a1f      	ldr	r2, [pc, #124]	@ (80062fc <HAL_TIM_Base_Start_IT+0xdc>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d00e      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a1e      	ldr	r2, [pc, #120]	@ (8006300 <HAL_TIM_Base_Start_IT+0xe0>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d009      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a1c      	ldr	r2, [pc, #112]	@ (8006304 <HAL_TIM_Base_Start_IT+0xe4>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d004      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a1b      	ldr	r2, [pc, #108]	@ (8006308 <HAL_TIM_Base_Start_IT+0xe8>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d115      	bne.n	80062cc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689a      	ldr	r2, [r3, #8]
 80062a6:	4b19      	ldr	r3, [pc, #100]	@ (800630c <HAL_TIM_Base_Start_IT+0xec>)
 80062a8:	4013      	ands	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2b06      	cmp	r3, #6
 80062b0:	d015      	beq.n	80062de <HAL_TIM_Base_Start_IT+0xbe>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062b8:	d011      	beq.n	80062de <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f042 0201 	orr.w	r2, r2, #1
 80062c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ca:	e008      	b.n	80062de <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f042 0201 	orr.w	r2, r2, #1
 80062da:	601a      	str	r2, [r3, #0]
 80062dc:	e000      	b.n	80062e0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3714      	adds	r7, #20
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40010000 	.word	0x40010000
 80062f4:	40000400 	.word	0x40000400
 80062f8:	40000800 	.word	0x40000800
 80062fc:	40000c00 	.word	0x40000c00
 8006300:	40010400 	.word	0x40010400
 8006304:	40014000 	.word	0x40014000
 8006308:	40001800 	.word	0x40001800
 800630c:	00010007 	.word	0x00010007

08006310 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f003 0302 	and.w	r3, r3, #2
 800632e:	2b00      	cmp	r3, #0
 8006330:	d020      	beq.n	8006374 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f003 0302 	and.w	r3, r3, #2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d01b      	beq.n	8006374 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f06f 0202 	mvn.w	r2, #2
 8006344:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	f003 0303 	and.w	r3, r3, #3
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 f9b4 	bl	80066c8 <HAL_TIM_IC_CaptureCallback>
 8006360:	e005      	b.n	800636e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f9a6 	bl	80066b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f9b7 	bl	80066dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	f003 0304 	and.w	r3, r3, #4
 800637a:	2b00      	cmp	r3, #0
 800637c:	d020      	beq.n	80063c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f003 0304 	and.w	r3, r3, #4
 8006384:	2b00      	cmp	r3, #0
 8006386:	d01b      	beq.n	80063c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f06f 0204 	mvn.w	r2, #4
 8006390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2202      	movs	r2, #2
 8006396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 f98e 	bl	80066c8 <HAL_TIM_IC_CaptureCallback>
 80063ac:	e005      	b.n	80063ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 f980 	bl	80066b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 f991 	bl	80066dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	f003 0308 	and.w	r3, r3, #8
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d020      	beq.n	800640c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f003 0308 	and.w	r3, r3, #8
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d01b      	beq.n	800640c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f06f 0208 	mvn.w	r2, #8
 80063dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2204      	movs	r2, #4
 80063e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	f003 0303 	and.w	r3, r3, #3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 f968 	bl	80066c8 <HAL_TIM_IC_CaptureCallback>
 80063f8:	e005      	b.n	8006406 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f95a 	bl	80066b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 f96b 	bl	80066dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b00      	cmp	r3, #0
 8006414:	d020      	beq.n	8006458 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f003 0310 	and.w	r3, r3, #16
 800641c:	2b00      	cmp	r3, #0
 800641e:	d01b      	beq.n	8006458 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f06f 0210 	mvn.w	r2, #16
 8006428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2208      	movs	r2, #8
 800642e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	69db      	ldr	r3, [r3, #28]
 8006436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f942 	bl	80066c8 <HAL_TIM_IC_CaptureCallback>
 8006444:	e005      	b.n	8006452 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f934 	bl	80066b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f945 	bl	80066dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00c      	beq.n	800647c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f003 0301 	and.w	r3, r3, #1
 8006468:	2b00      	cmp	r3, #0
 800646a:	d007      	beq.n	800647c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f06f 0201 	mvn.w	r2, #1
 8006474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7fb fb16 	bl	8001aa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006482:	2b00      	cmp	r3, #0
 8006484:	d104      	bne.n	8006490 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00c      	beq.n	80064aa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006496:	2b00      	cmp	r3, #0
 8006498:	d007      	beq.n	80064aa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80064a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f000 fb05 	bl	8006ab4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d00c      	beq.n	80064ce <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d007      	beq.n	80064ce <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80064c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 fafd 	bl	8006ac8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d00c      	beq.n	80064f2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d007      	beq.n	80064f2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f8ff 	bl	80066f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	f003 0320 	and.w	r3, r3, #32
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00c      	beq.n	8006516 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f003 0320 	and.w	r3, r3, #32
 8006502:	2b00      	cmp	r3, #0
 8006504:	d007      	beq.n	8006516 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f06f 0220 	mvn.w	r2, #32
 800650e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 fac5 	bl	8006aa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006516:	bf00      	nop
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800652a:	2300      	movs	r3, #0
 800652c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006534:	2b01      	cmp	r3, #1
 8006536:	d101      	bne.n	800653c <HAL_TIM_ConfigClockSource+0x1c>
 8006538:	2302      	movs	r3, #2
 800653a:	e0b4      	b.n	80066a6 <HAL_TIM_ConfigClockSource+0x186>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2202      	movs	r2, #2
 8006548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	4b56      	ldr	r3, [pc, #344]	@ (80066b0 <HAL_TIM_ConfigClockSource+0x190>)
 8006558:	4013      	ands	r3, r2
 800655a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006562:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006574:	d03e      	beq.n	80065f4 <HAL_TIM_ConfigClockSource+0xd4>
 8006576:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800657a:	f200 8087 	bhi.w	800668c <HAL_TIM_ConfigClockSource+0x16c>
 800657e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006582:	f000 8086 	beq.w	8006692 <HAL_TIM_ConfigClockSource+0x172>
 8006586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800658a:	d87f      	bhi.n	800668c <HAL_TIM_ConfigClockSource+0x16c>
 800658c:	2b70      	cmp	r3, #112	@ 0x70
 800658e:	d01a      	beq.n	80065c6 <HAL_TIM_ConfigClockSource+0xa6>
 8006590:	2b70      	cmp	r3, #112	@ 0x70
 8006592:	d87b      	bhi.n	800668c <HAL_TIM_ConfigClockSource+0x16c>
 8006594:	2b60      	cmp	r3, #96	@ 0x60
 8006596:	d050      	beq.n	800663a <HAL_TIM_ConfigClockSource+0x11a>
 8006598:	2b60      	cmp	r3, #96	@ 0x60
 800659a:	d877      	bhi.n	800668c <HAL_TIM_ConfigClockSource+0x16c>
 800659c:	2b50      	cmp	r3, #80	@ 0x50
 800659e:	d03c      	beq.n	800661a <HAL_TIM_ConfigClockSource+0xfa>
 80065a0:	2b50      	cmp	r3, #80	@ 0x50
 80065a2:	d873      	bhi.n	800668c <HAL_TIM_ConfigClockSource+0x16c>
 80065a4:	2b40      	cmp	r3, #64	@ 0x40
 80065a6:	d058      	beq.n	800665a <HAL_TIM_ConfigClockSource+0x13a>
 80065a8:	2b40      	cmp	r3, #64	@ 0x40
 80065aa:	d86f      	bhi.n	800668c <HAL_TIM_ConfigClockSource+0x16c>
 80065ac:	2b30      	cmp	r3, #48	@ 0x30
 80065ae:	d064      	beq.n	800667a <HAL_TIM_ConfigClockSource+0x15a>
 80065b0:	2b30      	cmp	r3, #48	@ 0x30
 80065b2:	d86b      	bhi.n	800668c <HAL_TIM_ConfigClockSource+0x16c>
 80065b4:	2b20      	cmp	r3, #32
 80065b6:	d060      	beq.n	800667a <HAL_TIM_ConfigClockSource+0x15a>
 80065b8:	2b20      	cmp	r3, #32
 80065ba:	d867      	bhi.n	800668c <HAL_TIM_ConfigClockSource+0x16c>
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d05c      	beq.n	800667a <HAL_TIM_ConfigClockSource+0x15a>
 80065c0:	2b10      	cmp	r3, #16
 80065c2:	d05a      	beq.n	800667a <HAL_TIM_ConfigClockSource+0x15a>
 80065c4:	e062      	b.n	800668c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80065d6:	f000 f9b5 	bl	8006944 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80065e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68ba      	ldr	r2, [r7, #8]
 80065f0:	609a      	str	r2, [r3, #8]
      break;
 80065f2:	e04f      	b.n	8006694 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006604:	f000 f99e 	bl	8006944 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	689a      	ldr	r2, [r3, #8]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006616:	609a      	str	r2, [r3, #8]
      break;
 8006618:	e03c      	b.n	8006694 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006626:	461a      	mov	r2, r3
 8006628:	f000 f912 	bl	8006850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2150      	movs	r1, #80	@ 0x50
 8006632:	4618      	mov	r0, r3
 8006634:	f000 f96b 	bl	800690e <TIM_ITRx_SetConfig>
      break;
 8006638:	e02c      	b.n	8006694 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006646:	461a      	mov	r2, r3
 8006648:	f000 f931 	bl	80068ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2160      	movs	r1, #96	@ 0x60
 8006652:	4618      	mov	r0, r3
 8006654:	f000 f95b 	bl	800690e <TIM_ITRx_SetConfig>
      break;
 8006658:	e01c      	b.n	8006694 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006666:	461a      	mov	r2, r3
 8006668:	f000 f8f2 	bl	8006850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2140      	movs	r1, #64	@ 0x40
 8006672:	4618      	mov	r0, r3
 8006674:	f000 f94b 	bl	800690e <TIM_ITRx_SetConfig>
      break;
 8006678:	e00c      	b.n	8006694 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4619      	mov	r1, r3
 8006684:	4610      	mov	r0, r2
 8006686:	f000 f942 	bl	800690e <TIM_ITRx_SetConfig>
      break;
 800668a:	e003      	b.n	8006694 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	73fb      	strb	r3, [r7, #15]
      break;
 8006690:	e000      	b.n	8006694 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006692:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	fffeff88 	.word	0xfffeff88

080066b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066bc:	bf00      	nop
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066e4:	bf00      	nop
 80066e6:	370c      	adds	r7, #12
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066f8:	bf00      	nop
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a43      	ldr	r2, [pc, #268]	@ (8006824 <TIM_Base_SetConfig+0x120>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d013      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006722:	d00f      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a40      	ldr	r2, [pc, #256]	@ (8006828 <TIM_Base_SetConfig+0x124>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00b      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a3f      	ldr	r2, [pc, #252]	@ (800682c <TIM_Base_SetConfig+0x128>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d007      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a3e      	ldr	r2, [pc, #248]	@ (8006830 <TIM_Base_SetConfig+0x12c>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d003      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a3d      	ldr	r2, [pc, #244]	@ (8006834 <TIM_Base_SetConfig+0x130>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d108      	bne.n	8006756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800674a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	4313      	orrs	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a32      	ldr	r2, [pc, #200]	@ (8006824 <TIM_Base_SetConfig+0x120>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d02b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006764:	d027      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a2f      	ldr	r2, [pc, #188]	@ (8006828 <TIM_Base_SetConfig+0x124>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d023      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a2e      	ldr	r2, [pc, #184]	@ (800682c <TIM_Base_SetConfig+0x128>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d01f      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a2d      	ldr	r2, [pc, #180]	@ (8006830 <TIM_Base_SetConfig+0x12c>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d01b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a2c      	ldr	r2, [pc, #176]	@ (8006834 <TIM_Base_SetConfig+0x130>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d017      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a2b      	ldr	r2, [pc, #172]	@ (8006838 <TIM_Base_SetConfig+0x134>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d013      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a2a      	ldr	r2, [pc, #168]	@ (800683c <TIM_Base_SetConfig+0x138>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d00f      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a29      	ldr	r2, [pc, #164]	@ (8006840 <TIM_Base_SetConfig+0x13c>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d00b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a28      	ldr	r2, [pc, #160]	@ (8006844 <TIM_Base_SetConfig+0x140>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d007      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a27      	ldr	r2, [pc, #156]	@ (8006848 <TIM_Base_SetConfig+0x144>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d003      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a26      	ldr	r2, [pc, #152]	@ (800684c <TIM_Base_SetConfig+0x148>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d108      	bne.n	80067c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	689a      	ldr	r2, [r3, #8]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a0e      	ldr	r2, [pc, #56]	@ (8006824 <TIM_Base_SetConfig+0x120>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d003      	beq.n	80067f6 <TIM_Base_SetConfig+0xf2>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a10      	ldr	r2, [pc, #64]	@ (8006834 <TIM_Base_SetConfig+0x130>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d103      	bne.n	80067fe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	691a      	ldr	r2, [r3, #16]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f043 0204 	orr.w	r2, r3, #4
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2201      	movs	r2, #1
 800680e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68fa      	ldr	r2, [r7, #12]
 8006814:	601a      	str	r2, [r3, #0]
}
 8006816:	bf00      	nop
 8006818:	3714      	adds	r7, #20
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	40010000 	.word	0x40010000
 8006828:	40000400 	.word	0x40000400
 800682c:	40000800 	.word	0x40000800
 8006830:	40000c00 	.word	0x40000c00
 8006834:	40010400 	.word	0x40010400
 8006838:	40014000 	.word	0x40014000
 800683c:	40014400 	.word	0x40014400
 8006840:	40014800 	.word	0x40014800
 8006844:	40001800 	.word	0x40001800
 8006848:	40001c00 	.word	0x40001c00
 800684c:	40002000 	.word	0x40002000

08006850 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006850:	b480      	push	{r7}
 8006852:	b087      	sub	sp, #28
 8006854:	af00      	add	r7, sp, #0
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	60b9      	str	r1, [r7, #8]
 800685a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6a1b      	ldr	r3, [r3, #32]
 8006860:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	f023 0201 	bic.w	r2, r3, #1
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800687a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	011b      	lsls	r3, r3, #4
 8006880:	693a      	ldr	r2, [r7, #16]
 8006882:	4313      	orrs	r3, r2
 8006884:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	f023 030a 	bic.w	r3, r3, #10
 800688c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	4313      	orrs	r3, r2
 8006894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	693a      	ldr	r2, [r7, #16]
 800689a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	621a      	str	r2, [r3, #32]
}
 80068a2:	bf00      	nop
 80068a4:	371c      	adds	r7, #28
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr

080068ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068ae:	b480      	push	{r7}
 80068b0:	b087      	sub	sp, #28
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	60f8      	str	r0, [r7, #12]
 80068b6:	60b9      	str	r1, [r7, #8]
 80068b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6a1b      	ldr	r3, [r3, #32]
 80068c4:	f023 0210 	bic.w	r2, r3, #16
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	031b      	lsls	r3, r3, #12
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80068ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	011b      	lsls	r3, r3, #4
 80068f0:	697a      	ldr	r2, [r7, #20]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	621a      	str	r2, [r3, #32]
}
 8006902:	bf00      	nop
 8006904:	371c      	adds	r7, #28
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800690e:	b480      	push	{r7}
 8006910:	b085      	sub	sp, #20
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
 8006916:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006924:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	4313      	orrs	r3, r2
 800692c:	f043 0307 	orr.w	r3, r3, #7
 8006930:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	609a      	str	r2, [r3, #8]
}
 8006938:	bf00      	nop
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr

08006944 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006944:	b480      	push	{r7}
 8006946:	b087      	sub	sp, #28
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]
 8006950:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800695e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	021a      	lsls	r2, r3, #8
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	431a      	orrs	r2, r3
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	4313      	orrs	r3, r2
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	4313      	orrs	r3, r2
 8006970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	609a      	str	r2, [r3, #8]
}
 8006978:	bf00      	nop
 800697a:	371c      	adds	r7, #28
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006984:	b480      	push	{r7}
 8006986:	b085      	sub	sp, #20
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006994:	2b01      	cmp	r3, #1
 8006996:	d101      	bne.n	800699c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006998:	2302      	movs	r3, #2
 800699a:	e06d      	b.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a30      	ldr	r2, [pc, #192]	@ (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d004      	beq.n	80069d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a2f      	ldr	r2, [pc, #188]	@ (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d108      	bne.n	80069e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80069d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	4313      	orrs	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68fa      	ldr	r2, [r7, #12]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a20      	ldr	r2, [pc, #128]	@ (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d022      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a0e:	d01d      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a1d      	ldr	r2, [pc, #116]	@ (8006a8c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d018      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8006a90 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d013      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a1a      	ldr	r2, [pc, #104]	@ (8006a94 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d00e      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a15      	ldr	r2, [pc, #84]	@ (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d009      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a16      	ldr	r2, [pc, #88]	@ (8006a98 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d004      	beq.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a15      	ldr	r2, [pc, #84]	@ (8006a9c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d10c      	bne.n	8006a66 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a52:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68ba      	ldr	r2, [r7, #8]
 8006a64:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr
 8006a84:	40010000 	.word	0x40010000
 8006a88:	40010400 	.word	0x40010400
 8006a8c:	40000400 	.word	0x40000400
 8006a90:	40000800 	.word	0x40000800
 8006a94:	40000c00 	.word	0x40000c00
 8006a98:	40014000 	.word	0x40014000
 8006a9c:	40001800 	.word	0x40001800

08006aa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006abc:	bf00      	nop
 8006abe:	370c      	adds	r7, #12
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ad0:	bf00      	nop
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d101      	bne.n	8006aee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e040      	b.n	8006b70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d106      	bne.n	8006b04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f7fb fcaa 	bl	8002458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2224      	movs	r2, #36	@ 0x24
 8006b08:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f022 0201 	bic.w	r2, r2, #1
 8006b18:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d002      	beq.n	8006b28 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 fb16 	bl	8007154 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 f8af 	bl	8006c8c <UART_SetConfig>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d101      	bne.n	8006b38 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e01b      	b.n	8006b70 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	685a      	ldr	r2, [r3, #4]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	689a      	ldr	r2, [r3, #8]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f042 0201 	orr.w	r2, r2, #1
 8006b66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 fb95 	bl	8007298 <UART_CheckIdleState>
 8006b6e:	4603      	mov	r3, r0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3708      	adds	r7, #8
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b08a      	sub	sp, #40	@ 0x28
 8006b7c:	af02      	add	r7, sp, #8
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	603b      	str	r3, [r7, #0]
 8006b84:	4613      	mov	r3, r2
 8006b86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b8c:	2b20      	cmp	r3, #32
 8006b8e:	d177      	bne.n	8006c80 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d002      	beq.n	8006b9c <HAL_UART_Transmit+0x24>
 8006b96:	88fb      	ldrh	r3, [r7, #6]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d101      	bne.n	8006ba0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e070      	b.n	8006c82 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2221      	movs	r2, #33	@ 0x21
 8006bac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bae:	f7fb fe37 	bl	8002820 <HAL_GetTick>
 8006bb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	88fa      	ldrh	r2, [r7, #6]
 8006bb8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	88fa      	ldrh	r2, [r7, #6]
 8006bc0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bcc:	d108      	bne.n	8006be0 <HAL_UART_Transmit+0x68>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d104      	bne.n	8006be0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	61bb      	str	r3, [r7, #24]
 8006bde:	e003      	b.n	8006be8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006be4:	2300      	movs	r3, #0
 8006be6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006be8:	e02f      	b.n	8006c4a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	9300      	str	r3, [sp, #0]
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	2180      	movs	r1, #128	@ 0x80
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f000 fbf7 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d004      	beq.n	8006c0a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2220      	movs	r2, #32
 8006c04:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e03b      	b.n	8006c82 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10b      	bne.n	8006c28 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	881b      	ldrh	r3, [r3, #0]
 8006c14:	461a      	mov	r2, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	3302      	adds	r3, #2
 8006c24:	61bb      	str	r3, [r7, #24]
 8006c26:	e007      	b.n	8006c38 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	781a      	ldrb	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	3301      	adds	r3, #1
 8006c36:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	3b01      	subs	r3, #1
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1c9      	bne.n	8006bea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	9300      	str	r3, [sp, #0]
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	2140      	movs	r1, #64	@ 0x40
 8006c60:	68f8      	ldr	r0, [r7, #12]
 8006c62:	f000 fbc1 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d004      	beq.n	8006c76 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2220      	movs	r2, #32
 8006c70:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e005      	b.n	8006c82 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2220      	movs	r2, #32
 8006c7a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	e000      	b.n	8006c82 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006c80:	2302      	movs	r3, #2
  }
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3720      	adds	r7, #32
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}
	...

08006c8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b088      	sub	sp, #32
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c94:	2300      	movs	r3, #0
 8006c96:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	689a      	ldr	r2, [r3, #8]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	431a      	orrs	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	431a      	orrs	r2, r3
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	69db      	ldr	r3, [r3, #28]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	4ba6      	ldr	r3, [pc, #664]	@ (8006f50 <UART_SetConfig+0x2c4>)
 8006cb8:	4013      	ands	r3, r2
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	6812      	ldr	r2, [r2, #0]
 8006cbe:	6979      	ldr	r1, [r7, #20]
 8006cc0:	430b      	orrs	r3, r1
 8006cc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a94      	ldr	r2, [pc, #592]	@ (8006f54 <UART_SetConfig+0x2c8>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d120      	bne.n	8006d4a <UART_SetConfig+0xbe>
 8006d08:	4b93      	ldr	r3, [pc, #588]	@ (8006f58 <UART_SetConfig+0x2cc>)
 8006d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d0e:	f003 0303 	and.w	r3, r3, #3
 8006d12:	2b03      	cmp	r3, #3
 8006d14:	d816      	bhi.n	8006d44 <UART_SetConfig+0xb8>
 8006d16:	a201      	add	r2, pc, #4	@ (adr r2, 8006d1c <UART_SetConfig+0x90>)
 8006d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d1c:	08006d2d 	.word	0x08006d2d
 8006d20:	08006d39 	.word	0x08006d39
 8006d24:	08006d33 	.word	0x08006d33
 8006d28:	08006d3f 	.word	0x08006d3f
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	77fb      	strb	r3, [r7, #31]
 8006d30:	e150      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006d32:	2302      	movs	r3, #2
 8006d34:	77fb      	strb	r3, [r7, #31]
 8006d36:	e14d      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006d38:	2304      	movs	r3, #4
 8006d3a:	77fb      	strb	r3, [r7, #31]
 8006d3c:	e14a      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006d3e:	2308      	movs	r3, #8
 8006d40:	77fb      	strb	r3, [r7, #31]
 8006d42:	e147      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006d44:	2310      	movs	r3, #16
 8006d46:	77fb      	strb	r3, [r7, #31]
 8006d48:	e144      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a83      	ldr	r2, [pc, #524]	@ (8006f5c <UART_SetConfig+0x2d0>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d132      	bne.n	8006dba <UART_SetConfig+0x12e>
 8006d54:	4b80      	ldr	r3, [pc, #512]	@ (8006f58 <UART_SetConfig+0x2cc>)
 8006d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d5a:	f003 030c 	and.w	r3, r3, #12
 8006d5e:	2b0c      	cmp	r3, #12
 8006d60:	d828      	bhi.n	8006db4 <UART_SetConfig+0x128>
 8006d62:	a201      	add	r2, pc, #4	@ (adr r2, 8006d68 <UART_SetConfig+0xdc>)
 8006d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d68:	08006d9d 	.word	0x08006d9d
 8006d6c:	08006db5 	.word	0x08006db5
 8006d70:	08006db5 	.word	0x08006db5
 8006d74:	08006db5 	.word	0x08006db5
 8006d78:	08006da9 	.word	0x08006da9
 8006d7c:	08006db5 	.word	0x08006db5
 8006d80:	08006db5 	.word	0x08006db5
 8006d84:	08006db5 	.word	0x08006db5
 8006d88:	08006da3 	.word	0x08006da3
 8006d8c:	08006db5 	.word	0x08006db5
 8006d90:	08006db5 	.word	0x08006db5
 8006d94:	08006db5 	.word	0x08006db5
 8006d98:	08006daf 	.word	0x08006daf
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	77fb      	strb	r3, [r7, #31]
 8006da0:	e118      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006da2:	2302      	movs	r3, #2
 8006da4:	77fb      	strb	r3, [r7, #31]
 8006da6:	e115      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006da8:	2304      	movs	r3, #4
 8006daa:	77fb      	strb	r3, [r7, #31]
 8006dac:	e112      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006dae:	2308      	movs	r3, #8
 8006db0:	77fb      	strb	r3, [r7, #31]
 8006db2:	e10f      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006db4:	2310      	movs	r3, #16
 8006db6:	77fb      	strb	r3, [r7, #31]
 8006db8:	e10c      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a68      	ldr	r2, [pc, #416]	@ (8006f60 <UART_SetConfig+0x2d4>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d120      	bne.n	8006e06 <UART_SetConfig+0x17a>
 8006dc4:	4b64      	ldr	r3, [pc, #400]	@ (8006f58 <UART_SetConfig+0x2cc>)
 8006dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006dce:	2b30      	cmp	r3, #48	@ 0x30
 8006dd0:	d013      	beq.n	8006dfa <UART_SetConfig+0x16e>
 8006dd2:	2b30      	cmp	r3, #48	@ 0x30
 8006dd4:	d814      	bhi.n	8006e00 <UART_SetConfig+0x174>
 8006dd6:	2b20      	cmp	r3, #32
 8006dd8:	d009      	beq.n	8006dee <UART_SetConfig+0x162>
 8006dda:	2b20      	cmp	r3, #32
 8006ddc:	d810      	bhi.n	8006e00 <UART_SetConfig+0x174>
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d002      	beq.n	8006de8 <UART_SetConfig+0x15c>
 8006de2:	2b10      	cmp	r3, #16
 8006de4:	d006      	beq.n	8006df4 <UART_SetConfig+0x168>
 8006de6:	e00b      	b.n	8006e00 <UART_SetConfig+0x174>
 8006de8:	2300      	movs	r3, #0
 8006dea:	77fb      	strb	r3, [r7, #31]
 8006dec:	e0f2      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006dee:	2302      	movs	r3, #2
 8006df0:	77fb      	strb	r3, [r7, #31]
 8006df2:	e0ef      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006df4:	2304      	movs	r3, #4
 8006df6:	77fb      	strb	r3, [r7, #31]
 8006df8:	e0ec      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006dfa:	2308      	movs	r3, #8
 8006dfc:	77fb      	strb	r3, [r7, #31]
 8006dfe:	e0e9      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e00:	2310      	movs	r3, #16
 8006e02:	77fb      	strb	r3, [r7, #31]
 8006e04:	e0e6      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a56      	ldr	r2, [pc, #344]	@ (8006f64 <UART_SetConfig+0x2d8>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d120      	bne.n	8006e52 <UART_SetConfig+0x1c6>
 8006e10:	4b51      	ldr	r3, [pc, #324]	@ (8006f58 <UART_SetConfig+0x2cc>)
 8006e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e16:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006e1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e1c:	d013      	beq.n	8006e46 <UART_SetConfig+0x1ba>
 8006e1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e20:	d814      	bhi.n	8006e4c <UART_SetConfig+0x1c0>
 8006e22:	2b80      	cmp	r3, #128	@ 0x80
 8006e24:	d009      	beq.n	8006e3a <UART_SetConfig+0x1ae>
 8006e26:	2b80      	cmp	r3, #128	@ 0x80
 8006e28:	d810      	bhi.n	8006e4c <UART_SetConfig+0x1c0>
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d002      	beq.n	8006e34 <UART_SetConfig+0x1a8>
 8006e2e:	2b40      	cmp	r3, #64	@ 0x40
 8006e30:	d006      	beq.n	8006e40 <UART_SetConfig+0x1b4>
 8006e32:	e00b      	b.n	8006e4c <UART_SetConfig+0x1c0>
 8006e34:	2300      	movs	r3, #0
 8006e36:	77fb      	strb	r3, [r7, #31]
 8006e38:	e0cc      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	77fb      	strb	r3, [r7, #31]
 8006e3e:	e0c9      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e40:	2304      	movs	r3, #4
 8006e42:	77fb      	strb	r3, [r7, #31]
 8006e44:	e0c6      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e46:	2308      	movs	r3, #8
 8006e48:	77fb      	strb	r3, [r7, #31]
 8006e4a:	e0c3      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e4c:	2310      	movs	r3, #16
 8006e4e:	77fb      	strb	r3, [r7, #31]
 8006e50:	e0c0      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a44      	ldr	r2, [pc, #272]	@ (8006f68 <UART_SetConfig+0x2dc>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d125      	bne.n	8006ea8 <UART_SetConfig+0x21c>
 8006e5c:	4b3e      	ldr	r3, [pc, #248]	@ (8006f58 <UART_SetConfig+0x2cc>)
 8006e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e6a:	d017      	beq.n	8006e9c <UART_SetConfig+0x210>
 8006e6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e70:	d817      	bhi.n	8006ea2 <UART_SetConfig+0x216>
 8006e72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e76:	d00b      	beq.n	8006e90 <UART_SetConfig+0x204>
 8006e78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e7c:	d811      	bhi.n	8006ea2 <UART_SetConfig+0x216>
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d003      	beq.n	8006e8a <UART_SetConfig+0x1fe>
 8006e82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e86:	d006      	beq.n	8006e96 <UART_SetConfig+0x20a>
 8006e88:	e00b      	b.n	8006ea2 <UART_SetConfig+0x216>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	77fb      	strb	r3, [r7, #31]
 8006e8e:	e0a1      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e90:	2302      	movs	r3, #2
 8006e92:	77fb      	strb	r3, [r7, #31]
 8006e94:	e09e      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e96:	2304      	movs	r3, #4
 8006e98:	77fb      	strb	r3, [r7, #31]
 8006e9a:	e09b      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006e9c:	2308      	movs	r3, #8
 8006e9e:	77fb      	strb	r3, [r7, #31]
 8006ea0:	e098      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006ea2:	2310      	movs	r3, #16
 8006ea4:	77fb      	strb	r3, [r7, #31]
 8006ea6:	e095      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a2f      	ldr	r2, [pc, #188]	@ (8006f6c <UART_SetConfig+0x2e0>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d125      	bne.n	8006efe <UART_SetConfig+0x272>
 8006eb2:	4b29      	ldr	r3, [pc, #164]	@ (8006f58 <UART_SetConfig+0x2cc>)
 8006eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eb8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ebc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ec0:	d017      	beq.n	8006ef2 <UART_SetConfig+0x266>
 8006ec2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ec6:	d817      	bhi.n	8006ef8 <UART_SetConfig+0x26c>
 8006ec8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ecc:	d00b      	beq.n	8006ee6 <UART_SetConfig+0x25a>
 8006ece:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ed2:	d811      	bhi.n	8006ef8 <UART_SetConfig+0x26c>
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d003      	beq.n	8006ee0 <UART_SetConfig+0x254>
 8006ed8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006edc:	d006      	beq.n	8006eec <UART_SetConfig+0x260>
 8006ede:	e00b      	b.n	8006ef8 <UART_SetConfig+0x26c>
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	77fb      	strb	r3, [r7, #31]
 8006ee4:	e076      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006ee6:	2302      	movs	r3, #2
 8006ee8:	77fb      	strb	r3, [r7, #31]
 8006eea:	e073      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006eec:	2304      	movs	r3, #4
 8006eee:	77fb      	strb	r3, [r7, #31]
 8006ef0:	e070      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006ef2:	2308      	movs	r3, #8
 8006ef4:	77fb      	strb	r3, [r7, #31]
 8006ef6:	e06d      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006ef8:	2310      	movs	r3, #16
 8006efa:	77fb      	strb	r3, [r7, #31]
 8006efc:	e06a      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a1b      	ldr	r2, [pc, #108]	@ (8006f70 <UART_SetConfig+0x2e4>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d138      	bne.n	8006f7a <UART_SetConfig+0x2ee>
 8006f08:	4b13      	ldr	r3, [pc, #76]	@ (8006f58 <UART_SetConfig+0x2cc>)
 8006f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f0e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006f12:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f16:	d017      	beq.n	8006f48 <UART_SetConfig+0x2bc>
 8006f18:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f1c:	d82a      	bhi.n	8006f74 <UART_SetConfig+0x2e8>
 8006f1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f22:	d00b      	beq.n	8006f3c <UART_SetConfig+0x2b0>
 8006f24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f28:	d824      	bhi.n	8006f74 <UART_SetConfig+0x2e8>
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d003      	beq.n	8006f36 <UART_SetConfig+0x2aa>
 8006f2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f32:	d006      	beq.n	8006f42 <UART_SetConfig+0x2b6>
 8006f34:	e01e      	b.n	8006f74 <UART_SetConfig+0x2e8>
 8006f36:	2300      	movs	r3, #0
 8006f38:	77fb      	strb	r3, [r7, #31]
 8006f3a:	e04b      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	77fb      	strb	r3, [r7, #31]
 8006f40:	e048      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006f42:	2304      	movs	r3, #4
 8006f44:	77fb      	strb	r3, [r7, #31]
 8006f46:	e045      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006f48:	2308      	movs	r3, #8
 8006f4a:	77fb      	strb	r3, [r7, #31]
 8006f4c:	e042      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006f4e:	bf00      	nop
 8006f50:	efff69f3 	.word	0xefff69f3
 8006f54:	40011000 	.word	0x40011000
 8006f58:	40023800 	.word	0x40023800
 8006f5c:	40004400 	.word	0x40004400
 8006f60:	40004800 	.word	0x40004800
 8006f64:	40004c00 	.word	0x40004c00
 8006f68:	40005000 	.word	0x40005000
 8006f6c:	40011400 	.word	0x40011400
 8006f70:	40007800 	.word	0x40007800
 8006f74:	2310      	movs	r3, #16
 8006f76:	77fb      	strb	r3, [r7, #31]
 8006f78:	e02c      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a72      	ldr	r2, [pc, #456]	@ (8007148 <UART_SetConfig+0x4bc>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d125      	bne.n	8006fd0 <UART_SetConfig+0x344>
 8006f84:	4b71      	ldr	r3, [pc, #452]	@ (800714c <UART_SetConfig+0x4c0>)
 8006f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f8a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006f8e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006f92:	d017      	beq.n	8006fc4 <UART_SetConfig+0x338>
 8006f94:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006f98:	d817      	bhi.n	8006fca <UART_SetConfig+0x33e>
 8006f9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f9e:	d00b      	beq.n	8006fb8 <UART_SetConfig+0x32c>
 8006fa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fa4:	d811      	bhi.n	8006fca <UART_SetConfig+0x33e>
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d003      	beq.n	8006fb2 <UART_SetConfig+0x326>
 8006faa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006fae:	d006      	beq.n	8006fbe <UART_SetConfig+0x332>
 8006fb0:	e00b      	b.n	8006fca <UART_SetConfig+0x33e>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	77fb      	strb	r3, [r7, #31]
 8006fb6:	e00d      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006fb8:	2302      	movs	r3, #2
 8006fba:	77fb      	strb	r3, [r7, #31]
 8006fbc:	e00a      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006fbe:	2304      	movs	r3, #4
 8006fc0:	77fb      	strb	r3, [r7, #31]
 8006fc2:	e007      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006fc4:	2308      	movs	r3, #8
 8006fc6:	77fb      	strb	r3, [r7, #31]
 8006fc8:	e004      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006fca:	2310      	movs	r3, #16
 8006fcc:	77fb      	strb	r3, [r7, #31]
 8006fce:	e001      	b.n	8006fd4 <UART_SetConfig+0x348>
 8006fd0:	2310      	movs	r3, #16
 8006fd2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fdc:	d15b      	bne.n	8007096 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006fde:	7ffb      	ldrb	r3, [r7, #31]
 8006fe0:	2b08      	cmp	r3, #8
 8006fe2:	d828      	bhi.n	8007036 <UART_SetConfig+0x3aa>
 8006fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8006fec <UART_SetConfig+0x360>)
 8006fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fea:	bf00      	nop
 8006fec:	08007011 	.word	0x08007011
 8006ff0:	08007019 	.word	0x08007019
 8006ff4:	08007021 	.word	0x08007021
 8006ff8:	08007037 	.word	0x08007037
 8006ffc:	08007027 	.word	0x08007027
 8007000:	08007037 	.word	0x08007037
 8007004:	08007037 	.word	0x08007037
 8007008:	08007037 	.word	0x08007037
 800700c:	0800702f 	.word	0x0800702f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007010:	f7fe faf6 	bl	8005600 <HAL_RCC_GetPCLK1Freq>
 8007014:	61b8      	str	r0, [r7, #24]
        break;
 8007016:	e013      	b.n	8007040 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007018:	f7fe fb06 	bl	8005628 <HAL_RCC_GetPCLK2Freq>
 800701c:	61b8      	str	r0, [r7, #24]
        break;
 800701e:	e00f      	b.n	8007040 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007020:	4b4b      	ldr	r3, [pc, #300]	@ (8007150 <UART_SetConfig+0x4c4>)
 8007022:	61bb      	str	r3, [r7, #24]
        break;
 8007024:	e00c      	b.n	8007040 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007026:	f7fe f9d9 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800702a:	61b8      	str	r0, [r7, #24]
        break;
 800702c:	e008      	b.n	8007040 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800702e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007032:	61bb      	str	r3, [r7, #24]
        break;
 8007034:	e004      	b.n	8007040 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007036:	2300      	movs	r3, #0
 8007038:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	77bb      	strb	r3, [r7, #30]
        break;
 800703e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d074      	beq.n	8007130 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	005a      	lsls	r2, r3, #1
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	085b      	lsrs	r3, r3, #1
 8007050:	441a      	add	r2, r3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	fbb2 f3f3 	udiv	r3, r2, r3
 800705a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	2b0f      	cmp	r3, #15
 8007060:	d916      	bls.n	8007090 <UART_SetConfig+0x404>
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007068:	d212      	bcs.n	8007090 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	b29b      	uxth	r3, r3
 800706e:	f023 030f 	bic.w	r3, r3, #15
 8007072:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	085b      	lsrs	r3, r3, #1
 8007078:	b29b      	uxth	r3, r3
 800707a:	f003 0307 	and.w	r3, r3, #7
 800707e:	b29a      	uxth	r2, r3
 8007080:	89fb      	ldrh	r3, [r7, #14]
 8007082:	4313      	orrs	r3, r2
 8007084:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	89fa      	ldrh	r2, [r7, #14]
 800708c:	60da      	str	r2, [r3, #12]
 800708e:	e04f      	b.n	8007130 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	77bb      	strb	r3, [r7, #30]
 8007094:	e04c      	b.n	8007130 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007096:	7ffb      	ldrb	r3, [r7, #31]
 8007098:	2b08      	cmp	r3, #8
 800709a:	d828      	bhi.n	80070ee <UART_SetConfig+0x462>
 800709c:	a201      	add	r2, pc, #4	@ (adr r2, 80070a4 <UART_SetConfig+0x418>)
 800709e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a2:	bf00      	nop
 80070a4:	080070c9 	.word	0x080070c9
 80070a8:	080070d1 	.word	0x080070d1
 80070ac:	080070d9 	.word	0x080070d9
 80070b0:	080070ef 	.word	0x080070ef
 80070b4:	080070df 	.word	0x080070df
 80070b8:	080070ef 	.word	0x080070ef
 80070bc:	080070ef 	.word	0x080070ef
 80070c0:	080070ef 	.word	0x080070ef
 80070c4:	080070e7 	.word	0x080070e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070c8:	f7fe fa9a 	bl	8005600 <HAL_RCC_GetPCLK1Freq>
 80070cc:	61b8      	str	r0, [r7, #24]
        break;
 80070ce:	e013      	b.n	80070f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070d0:	f7fe faaa 	bl	8005628 <HAL_RCC_GetPCLK2Freq>
 80070d4:	61b8      	str	r0, [r7, #24]
        break;
 80070d6:	e00f      	b.n	80070f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007150 <UART_SetConfig+0x4c4>)
 80070da:	61bb      	str	r3, [r7, #24]
        break;
 80070dc:	e00c      	b.n	80070f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070de:	f7fe f97d 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 80070e2:	61b8      	str	r0, [r7, #24]
        break;
 80070e4:	e008      	b.n	80070f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070ea:	61bb      	str	r3, [r7, #24]
        break;
 80070ec:	e004      	b.n	80070f8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80070ee:	2300      	movs	r3, #0
 80070f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	77bb      	strb	r3, [r7, #30]
        break;
 80070f6:	bf00      	nop
    }

    if (pclk != 0U)
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d018      	beq.n	8007130 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	085a      	lsrs	r2, r3, #1
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	441a      	add	r2, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007110:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	2b0f      	cmp	r3, #15
 8007116:	d909      	bls.n	800712c <UART_SetConfig+0x4a0>
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800711e:	d205      	bcs.n	800712c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	b29a      	uxth	r2, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	60da      	str	r2, [r3, #12]
 800712a:	e001      	b.n	8007130 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800713c:	7fbb      	ldrb	r3, [r7, #30]
}
 800713e:	4618      	mov	r0, r3
 8007140:	3720      	adds	r7, #32
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	40007c00 	.word	0x40007c00
 800714c:	40023800 	.word	0x40023800
 8007150:	00f42400 	.word	0x00f42400

08007154 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007160:	f003 0308 	and.w	r3, r3, #8
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00a      	beq.n	800717e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	430a      	orrs	r2, r1
 800717c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	430a      	orrs	r2, r1
 800719e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a4:	f003 0302 	and.w	r3, r3, #2
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00a      	beq.n	80071c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	430a      	orrs	r2, r1
 80071c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c6:	f003 0304 	and.w	r3, r3, #4
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	430a      	orrs	r2, r1
 80071e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e8:	f003 0310 	and.w	r3, r3, #16
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00a      	beq.n	8007206 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	430a      	orrs	r2, r1
 8007204:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800720a:	f003 0320 	and.w	r3, r3, #32
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	430a      	orrs	r2, r1
 8007226:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800722c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007230:	2b00      	cmp	r3, #0
 8007232:	d01a      	beq.n	800726a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	430a      	orrs	r2, r1
 8007248:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007252:	d10a      	bne.n	800726a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	430a      	orrs	r2, r1
 8007268:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800726e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00a      	beq.n	800728c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	430a      	orrs	r2, r1
 800728a:	605a      	str	r2, [r3, #4]
  }
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b098      	sub	sp, #96	@ 0x60
 800729c:	af02      	add	r7, sp, #8
 800729e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072a8:	f7fb faba 	bl	8002820 <HAL_GetTick>
 80072ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 0308 	and.w	r3, r3, #8
 80072b8:	2b08      	cmp	r3, #8
 80072ba:	d12e      	bne.n	800731a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072c0:	9300      	str	r3, [sp, #0]
 80072c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072c4:	2200      	movs	r2, #0
 80072c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 f88c 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d021      	beq.n	800731a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072de:	e853 3f00 	ldrex	r3, [r3]
 80072e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	461a      	mov	r2, r3
 80072f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80072f6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072fc:	e841 2300 	strex	r3, r2, [r1]
 8007300:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1e6      	bne.n	80072d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2220      	movs	r2, #32
 800730c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007316:	2303      	movs	r3, #3
 8007318:	e062      	b.n	80073e0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 0304 	and.w	r3, r3, #4
 8007324:	2b04      	cmp	r3, #4
 8007326:	d149      	bne.n	80073bc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007328:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800732c:	9300      	str	r3, [sp, #0]
 800732e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007330:	2200      	movs	r2, #0
 8007332:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f856 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d03c      	beq.n	80073bc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734a:	e853 3f00 	ldrex	r3, [r3]
 800734e:	623b      	str	r3, [r7, #32]
   return(result);
 8007350:	6a3b      	ldr	r3, [r7, #32]
 8007352:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007356:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	461a      	mov	r2, r3
 800735e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007360:	633b      	str	r3, [r7, #48]	@ 0x30
 8007362:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007364:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007368:	e841 2300 	strex	r3, r2, [r1]
 800736c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800736e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1e6      	bne.n	8007342 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	3308      	adds	r3, #8
 800737a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	e853 3f00 	ldrex	r3, [r3]
 8007382:	60fb      	str	r3, [r7, #12]
   return(result);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f023 0301 	bic.w	r3, r3, #1
 800738a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	3308      	adds	r3, #8
 8007392:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007394:	61fa      	str	r2, [r7, #28]
 8007396:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007398:	69b9      	ldr	r1, [r7, #24]
 800739a:	69fa      	ldr	r2, [r7, #28]
 800739c:	e841 2300 	strex	r3, r2, [r1]
 80073a0:	617b      	str	r3, [r7, #20]
   return(result);
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d1e5      	bne.n	8007374 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2220      	movs	r2, #32
 80073ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073b8:	2303      	movs	r3, #3
 80073ba:	e011      	b.n	80073e0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2220      	movs	r2, #32
 80073c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2220      	movs	r2, #32
 80073c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3758      	adds	r7, #88	@ 0x58
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	603b      	str	r3, [r7, #0]
 80073f4:	4613      	mov	r3, r2
 80073f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073f8:	e04f      	b.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007400:	d04b      	beq.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007402:	f7fb fa0d 	bl	8002820 <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	69ba      	ldr	r2, [r7, #24]
 800740e:	429a      	cmp	r2, r3
 8007410:	d302      	bcc.n	8007418 <UART_WaitOnFlagUntilTimeout+0x30>
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d101      	bne.n	800741c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e04e      	b.n	80074ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0304 	and.w	r3, r3, #4
 8007426:	2b00      	cmp	r3, #0
 8007428:	d037      	beq.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	2b80      	cmp	r3, #128	@ 0x80
 800742e:	d034      	beq.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	2b40      	cmp	r3, #64	@ 0x40
 8007434:	d031      	beq.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	69db      	ldr	r3, [r3, #28]
 800743c:	f003 0308 	and.w	r3, r3, #8
 8007440:	2b08      	cmp	r3, #8
 8007442:	d110      	bne.n	8007466 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2208      	movs	r2, #8
 800744a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800744c:	68f8      	ldr	r0, [r7, #12]
 800744e:	f000 f838 	bl	80074c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2208      	movs	r2, #8
 8007456:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	e029      	b.n	80074ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	69db      	ldr	r3, [r3, #28]
 800746c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007470:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007474:	d111      	bne.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800747e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f000 f81e 	bl	80074c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2220      	movs	r2, #32
 800748a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e00f      	b.n	80074ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	69da      	ldr	r2, [r3, #28]
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	4013      	ands	r3, r2
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	429a      	cmp	r2, r3
 80074a8:	bf0c      	ite	eq
 80074aa:	2301      	moveq	r3, #1
 80074ac:	2300      	movne	r3, #0
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	461a      	mov	r2, r3
 80074b2:	79fb      	ldrb	r3, [r7, #7]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d0a0      	beq.n	80073fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}

080074c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074c2:	b480      	push	{r7}
 80074c4:	b095      	sub	sp, #84	@ 0x54
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d2:	e853 3f00 	ldrex	r3, [r3]
 80074d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	461a      	mov	r2, r3
 80074e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80074ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074f0:	e841 2300 	strex	r3, r2, [r1]
 80074f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1e6      	bne.n	80074ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	3308      	adds	r3, #8
 8007502:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007504:	6a3b      	ldr	r3, [r7, #32]
 8007506:	e853 3f00 	ldrex	r3, [r3]
 800750a:	61fb      	str	r3, [r7, #28]
   return(result);
 800750c:	69fb      	ldr	r3, [r7, #28]
 800750e:	f023 0301 	bic.w	r3, r3, #1
 8007512:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3308      	adds	r3, #8
 800751a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800751c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800751e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007520:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007522:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007524:	e841 2300 	strex	r3, r2, [r1]
 8007528:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800752a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e5      	bne.n	80074fc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007534:	2b01      	cmp	r3, #1
 8007536:	d118      	bne.n	800756a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	e853 3f00 	ldrex	r3, [r3]
 8007544:	60bb      	str	r3, [r7, #8]
   return(result);
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	f023 0310 	bic.w	r3, r3, #16
 800754c:	647b      	str	r3, [r7, #68]	@ 0x44
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	461a      	mov	r2, r3
 8007554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007556:	61bb      	str	r3, [r7, #24]
 8007558:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755a:	6979      	ldr	r1, [r7, #20]
 800755c:	69ba      	ldr	r2, [r7, #24]
 800755e:	e841 2300 	strex	r3, r2, [r1]
 8007562:	613b      	str	r3, [r7, #16]
   return(result);
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d1e6      	bne.n	8007538 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2220      	movs	r2, #32
 800756e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800757e:	bf00      	nop
 8007580:	3754      	adds	r7, #84	@ 0x54
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
	...

0800758c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800758c:	b5b0      	push	{r4, r5, r7, lr}
 800758e:	b08c      	sub	sp, #48	@ 0x30
 8007590:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8007592:	4b8f      	ldr	r3, [pc, #572]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007594:	22c0      	movs	r2, #192	@ 0xc0
 8007596:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8007598:	4b8d      	ldr	r3, [pc, #564]	@ (80077d0 <MX_LWIP_Init+0x244>)
 800759a:	22a8      	movs	r2, #168	@ 0xa8
 800759c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 800759e:	4b8c      	ldr	r3, [pc, #560]	@ (80077d0 <MX_LWIP_Init+0x244>)
 80075a0:	2200      	movs	r2, #0
 80075a2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 25;
 80075a4:	4b8a      	ldr	r3, [pc, #552]	@ (80077d0 <MX_LWIP_Init+0x244>)
 80075a6:	2219      	movs	r2, #25
 80075a8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80075aa:	4b8a      	ldr	r3, [pc, #552]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80075ac:	22ff      	movs	r2, #255	@ 0xff
 80075ae:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80075b0:	4b88      	ldr	r3, [pc, #544]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80075b2:	22ff      	movs	r2, #255	@ 0xff
 80075b4:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 80075b6:	4b87      	ldr	r3, [pc, #540]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80075b8:	22ff      	movs	r2, #255	@ 0xff
 80075ba:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80075bc:	4b85      	ldr	r3, [pc, #532]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80075be:	2200      	movs	r2, #0
 80075c0:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 80075c2:	4b85      	ldr	r3, [pc, #532]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 80075c4:	2200      	movs	r2, #0
 80075c6:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 80075c8:	4b83      	ldr	r3, [pc, #524]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 80075ca:	2200      	movs	r2, #0
 80075cc:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 80075ce:	4b82      	ldr	r3, [pc, #520]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 80075d0:	2200      	movs	r2, #0
 80075d2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 80075d4:	4b80      	ldr	r3, [pc, #512]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 80075d6:	2200      	movs	r2, #0
 80075d8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80075da:	2100      	movs	r1, #0
 80075dc:	2000      	movs	r0, #0
 80075de:	f004 f8fb 	bl	800b7d8 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80075e2:	4b7b      	ldr	r3, [pc, #492]	@ (80077d0 <MX_LWIP_Init+0x244>)
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	061a      	lsls	r2, r3, #24
 80075e8:	4b79      	ldr	r3, [pc, #484]	@ (80077d0 <MX_LWIP_Init+0x244>)
 80075ea:	785b      	ldrb	r3, [r3, #1]
 80075ec:	041b      	lsls	r3, r3, #16
 80075ee:	431a      	orrs	r2, r3
 80075f0:	4b77      	ldr	r3, [pc, #476]	@ (80077d0 <MX_LWIP_Init+0x244>)
 80075f2:	789b      	ldrb	r3, [r3, #2]
 80075f4:	021b      	lsls	r3, r3, #8
 80075f6:	4313      	orrs	r3, r2
 80075f8:	4a75      	ldr	r2, [pc, #468]	@ (80077d0 <MX_LWIP_Init+0x244>)
 80075fa:	78d2      	ldrb	r2, [r2, #3]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	061a      	lsls	r2, r3, #24
 8007600:	4b73      	ldr	r3, [pc, #460]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	0619      	lsls	r1, r3, #24
 8007606:	4b72      	ldr	r3, [pc, #456]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007608:	785b      	ldrb	r3, [r3, #1]
 800760a:	041b      	lsls	r3, r3, #16
 800760c:	4319      	orrs	r1, r3
 800760e:	4b70      	ldr	r3, [pc, #448]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007610:	789b      	ldrb	r3, [r3, #2]
 8007612:	021b      	lsls	r3, r3, #8
 8007614:	430b      	orrs	r3, r1
 8007616:	496e      	ldr	r1, [pc, #440]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007618:	78c9      	ldrb	r1, [r1, #3]
 800761a:	430b      	orrs	r3, r1
 800761c:	021b      	lsls	r3, r3, #8
 800761e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007622:	431a      	orrs	r2, r3
 8007624:	4b6a      	ldr	r3, [pc, #424]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	0619      	lsls	r1, r3, #24
 800762a:	4b69      	ldr	r3, [pc, #420]	@ (80077d0 <MX_LWIP_Init+0x244>)
 800762c:	785b      	ldrb	r3, [r3, #1]
 800762e:	041b      	lsls	r3, r3, #16
 8007630:	4319      	orrs	r1, r3
 8007632:	4b67      	ldr	r3, [pc, #412]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007634:	789b      	ldrb	r3, [r3, #2]
 8007636:	021b      	lsls	r3, r3, #8
 8007638:	430b      	orrs	r3, r1
 800763a:	4965      	ldr	r1, [pc, #404]	@ (80077d0 <MX_LWIP_Init+0x244>)
 800763c:	78c9      	ldrb	r1, [r1, #3]
 800763e:	430b      	orrs	r3, r1
 8007640:	0a1b      	lsrs	r3, r3, #8
 8007642:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007646:	431a      	orrs	r2, r3
 8007648:	4b61      	ldr	r3, [pc, #388]	@ (80077d0 <MX_LWIP_Init+0x244>)
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	0619      	lsls	r1, r3, #24
 800764e:	4b60      	ldr	r3, [pc, #384]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007650:	785b      	ldrb	r3, [r3, #1]
 8007652:	041b      	lsls	r3, r3, #16
 8007654:	4319      	orrs	r1, r3
 8007656:	4b5e      	ldr	r3, [pc, #376]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007658:	789b      	ldrb	r3, [r3, #2]
 800765a:	021b      	lsls	r3, r3, #8
 800765c:	430b      	orrs	r3, r1
 800765e:	495c      	ldr	r1, [pc, #368]	@ (80077d0 <MX_LWIP_Init+0x244>)
 8007660:	78c9      	ldrb	r1, [r1, #3]
 8007662:	430b      	orrs	r3, r1
 8007664:	0e1b      	lsrs	r3, r3, #24
 8007666:	4313      	orrs	r3, r2
 8007668:	4a5c      	ldr	r2, [pc, #368]	@ (80077dc <MX_LWIP_Init+0x250>)
 800766a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800766c:	4b59      	ldr	r3, [pc, #356]	@ (80077d4 <MX_LWIP_Init+0x248>)
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	061a      	lsls	r2, r3, #24
 8007672:	4b58      	ldr	r3, [pc, #352]	@ (80077d4 <MX_LWIP_Init+0x248>)
 8007674:	785b      	ldrb	r3, [r3, #1]
 8007676:	041b      	lsls	r3, r3, #16
 8007678:	431a      	orrs	r2, r3
 800767a:	4b56      	ldr	r3, [pc, #344]	@ (80077d4 <MX_LWIP_Init+0x248>)
 800767c:	789b      	ldrb	r3, [r3, #2]
 800767e:	021b      	lsls	r3, r3, #8
 8007680:	4313      	orrs	r3, r2
 8007682:	4a54      	ldr	r2, [pc, #336]	@ (80077d4 <MX_LWIP_Init+0x248>)
 8007684:	78d2      	ldrb	r2, [r2, #3]
 8007686:	4313      	orrs	r3, r2
 8007688:	061a      	lsls	r2, r3, #24
 800768a:	4b52      	ldr	r3, [pc, #328]	@ (80077d4 <MX_LWIP_Init+0x248>)
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	0619      	lsls	r1, r3, #24
 8007690:	4b50      	ldr	r3, [pc, #320]	@ (80077d4 <MX_LWIP_Init+0x248>)
 8007692:	785b      	ldrb	r3, [r3, #1]
 8007694:	041b      	lsls	r3, r3, #16
 8007696:	4319      	orrs	r1, r3
 8007698:	4b4e      	ldr	r3, [pc, #312]	@ (80077d4 <MX_LWIP_Init+0x248>)
 800769a:	789b      	ldrb	r3, [r3, #2]
 800769c:	021b      	lsls	r3, r3, #8
 800769e:	430b      	orrs	r3, r1
 80076a0:	494c      	ldr	r1, [pc, #304]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076a2:	78c9      	ldrb	r1, [r1, #3]
 80076a4:	430b      	orrs	r3, r1
 80076a6:	021b      	lsls	r3, r3, #8
 80076a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80076ac:	431a      	orrs	r2, r3
 80076ae:	4b49      	ldr	r3, [pc, #292]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	0619      	lsls	r1, r3, #24
 80076b4:	4b47      	ldr	r3, [pc, #284]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076b6:	785b      	ldrb	r3, [r3, #1]
 80076b8:	041b      	lsls	r3, r3, #16
 80076ba:	4319      	orrs	r1, r3
 80076bc:	4b45      	ldr	r3, [pc, #276]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076be:	789b      	ldrb	r3, [r3, #2]
 80076c0:	021b      	lsls	r3, r3, #8
 80076c2:	430b      	orrs	r3, r1
 80076c4:	4943      	ldr	r1, [pc, #268]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076c6:	78c9      	ldrb	r1, [r1, #3]
 80076c8:	430b      	orrs	r3, r1
 80076ca:	0a1b      	lsrs	r3, r3, #8
 80076cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80076d0:	431a      	orrs	r2, r3
 80076d2:	4b40      	ldr	r3, [pc, #256]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	0619      	lsls	r1, r3, #24
 80076d8:	4b3e      	ldr	r3, [pc, #248]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076da:	785b      	ldrb	r3, [r3, #1]
 80076dc:	041b      	lsls	r3, r3, #16
 80076de:	4319      	orrs	r1, r3
 80076e0:	4b3c      	ldr	r3, [pc, #240]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076e2:	789b      	ldrb	r3, [r3, #2]
 80076e4:	021b      	lsls	r3, r3, #8
 80076e6:	430b      	orrs	r3, r1
 80076e8:	493a      	ldr	r1, [pc, #232]	@ (80077d4 <MX_LWIP_Init+0x248>)
 80076ea:	78c9      	ldrb	r1, [r1, #3]
 80076ec:	430b      	orrs	r3, r1
 80076ee:	0e1b      	lsrs	r3, r3, #24
 80076f0:	4313      	orrs	r3, r2
 80076f2:	4a3b      	ldr	r2, [pc, #236]	@ (80077e0 <MX_LWIP_Init+0x254>)
 80076f4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80076f6:	4b38      	ldr	r3, [pc, #224]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	061a      	lsls	r2, r3, #24
 80076fc:	4b36      	ldr	r3, [pc, #216]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 80076fe:	785b      	ldrb	r3, [r3, #1]
 8007700:	041b      	lsls	r3, r3, #16
 8007702:	431a      	orrs	r2, r3
 8007704:	4b34      	ldr	r3, [pc, #208]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 8007706:	789b      	ldrb	r3, [r3, #2]
 8007708:	021b      	lsls	r3, r3, #8
 800770a:	4313      	orrs	r3, r2
 800770c:	4a32      	ldr	r2, [pc, #200]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 800770e:	78d2      	ldrb	r2, [r2, #3]
 8007710:	4313      	orrs	r3, r2
 8007712:	061a      	lsls	r2, r3, #24
 8007714:	4b30      	ldr	r3, [pc, #192]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	0619      	lsls	r1, r3, #24
 800771a:	4b2f      	ldr	r3, [pc, #188]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 800771c:	785b      	ldrb	r3, [r3, #1]
 800771e:	041b      	lsls	r3, r3, #16
 8007720:	4319      	orrs	r1, r3
 8007722:	4b2d      	ldr	r3, [pc, #180]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 8007724:	789b      	ldrb	r3, [r3, #2]
 8007726:	021b      	lsls	r3, r3, #8
 8007728:	430b      	orrs	r3, r1
 800772a:	492b      	ldr	r1, [pc, #172]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 800772c:	78c9      	ldrb	r1, [r1, #3]
 800772e:	430b      	orrs	r3, r1
 8007730:	021b      	lsls	r3, r3, #8
 8007732:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007736:	431a      	orrs	r2, r3
 8007738:	4b27      	ldr	r3, [pc, #156]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	0619      	lsls	r1, r3, #24
 800773e:	4b26      	ldr	r3, [pc, #152]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 8007740:	785b      	ldrb	r3, [r3, #1]
 8007742:	041b      	lsls	r3, r3, #16
 8007744:	4319      	orrs	r1, r3
 8007746:	4b24      	ldr	r3, [pc, #144]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 8007748:	789b      	ldrb	r3, [r3, #2]
 800774a:	021b      	lsls	r3, r3, #8
 800774c:	430b      	orrs	r3, r1
 800774e:	4922      	ldr	r1, [pc, #136]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 8007750:	78c9      	ldrb	r1, [r1, #3]
 8007752:	430b      	orrs	r3, r1
 8007754:	0a1b      	lsrs	r3, r3, #8
 8007756:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800775a:	431a      	orrs	r2, r3
 800775c:	4b1e      	ldr	r3, [pc, #120]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	0619      	lsls	r1, r3, #24
 8007762:	4b1d      	ldr	r3, [pc, #116]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 8007764:	785b      	ldrb	r3, [r3, #1]
 8007766:	041b      	lsls	r3, r3, #16
 8007768:	4319      	orrs	r1, r3
 800776a:	4b1b      	ldr	r3, [pc, #108]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 800776c:	789b      	ldrb	r3, [r3, #2]
 800776e:	021b      	lsls	r3, r3, #8
 8007770:	430b      	orrs	r3, r1
 8007772:	4919      	ldr	r1, [pc, #100]	@ (80077d8 <MX_LWIP_Init+0x24c>)
 8007774:	78c9      	ldrb	r1, [r1, #3]
 8007776:	430b      	orrs	r3, r1
 8007778:	0e1b      	lsrs	r3, r3, #24
 800777a:	4313      	orrs	r3, r2
 800777c:	4a19      	ldr	r2, [pc, #100]	@ (80077e4 <MX_LWIP_Init+0x258>)
 800777e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007780:	4b19      	ldr	r3, [pc, #100]	@ (80077e8 <MX_LWIP_Init+0x25c>)
 8007782:	9302      	str	r3, [sp, #8]
 8007784:	4b19      	ldr	r3, [pc, #100]	@ (80077ec <MX_LWIP_Init+0x260>)
 8007786:	9301      	str	r3, [sp, #4]
 8007788:	2300      	movs	r3, #0
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	4b15      	ldr	r3, [pc, #84]	@ (80077e4 <MX_LWIP_Init+0x258>)
 800778e:	4a14      	ldr	r2, [pc, #80]	@ (80077e0 <MX_LWIP_Init+0x254>)
 8007790:	4912      	ldr	r1, [pc, #72]	@ (80077dc <MX_LWIP_Init+0x250>)
 8007792:	4817      	ldr	r0, [pc, #92]	@ (80077f0 <MX_LWIP_Init+0x264>)
 8007794:	f004 fde6 	bl	800c364 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007798:	4815      	ldr	r0, [pc, #84]	@ (80077f0 <MX_LWIP_Init+0x264>)
 800779a:	f004 ff95 	bl	800c6c8 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800779e:	4814      	ldr	r0, [pc, #80]	@ (80077f0 <MX_LWIP_Init+0x264>)
 80077a0:	f004 ffa2 	bl	800c6e8 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 80077a4:	4913      	ldr	r1, [pc, #76]	@ (80077f4 <MX_LWIP_Init+0x268>)
 80077a6:	4812      	ldr	r0, [pc, #72]	@ (80077f0 <MX_LWIP_Init+0x264>)
 80077a8:	f005 f8a0 	bl	800c8ec <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 80077ac:	4b12      	ldr	r3, [pc, #72]	@ (80077f8 <MX_LWIP_Init+0x26c>)
 80077ae:	1d3c      	adds	r4, r7, #4
 80077b0:	461d      	mov	r5, r3
 80077b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80077b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80077b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80077ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 80077be:	1d3b      	adds	r3, r7, #4
 80077c0:	490b      	ldr	r1, [pc, #44]	@ (80077f0 <MX_LWIP_Init+0x264>)
 80077c2:	4618      	mov	r0, r3
 80077c4:	f000 fdcb 	bl	800835e <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80077c8:	bf00      	nop
 80077ca:	3720      	adds	r7, #32
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bdb0      	pop	{r4, r5, r7, pc}
 80077d0:	20003d04 	.word	0x20003d04
 80077d4:	20003d08 	.word	0x20003d08
 80077d8:	20003d0c 	.word	0x20003d0c
 80077dc:	20003cf8 	.word	0x20003cf8
 80077e0:	20003cfc 	.word	0x20003cfc
 80077e4:	20003d00 	.word	0x20003d00
 80077e8:	0800b6a9 	.word	0x0800b6a9
 80077ec:	08007d95 	.word	0x08007d95
 80077f0:	20003cc4 	.word	0x20003cc4
 80077f4:	080077fd 	.word	0x080077fd
 80077f8:	08018118 	.word	0x08018118

080077fc <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8007804:	bf00      	nop
 8007806:	370c      	adds	r7, #12
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8007810:	b480      	push	{r7}
 8007812:	b087      	sub	sp, #28
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8007822:	2320      	movs	r3, #32
 8007824:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8007826:	f3bf 8f4f 	dsb	sy
}
 800782a:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800782c:	e00b      	b.n	8007846 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800782e:	4a0d      	ldr	r2, [pc, #52]	@ (8007864 <SCB_InvalidateDCache_by_Addr+0x54>)
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	4413      	add	r3, r2
 800783c:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	2b00      	cmp	r3, #0
 800784a:	dcf0      	bgt.n	800782e <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800784c:	f3bf 8f4f 	dsb	sy
}
 8007850:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007852:	f3bf 8f6f 	isb	sy
}
 8007856:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8007858:	bf00      	nop
 800785a:	371c      	adds	r7, #28
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr
 8007864:	e000ed00 	.word	0xe000ed00

08007868 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8007870:	4b04      	ldr	r3, [pc, #16]	@ (8007884 <HAL_ETH_RxCpltCallback+0x1c>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4618      	mov	r0, r3
 8007876:	f000 ff09 	bl	800868c <osSemaphoreRelease>
}
 800787a:	bf00      	nop
 800787c:	3708      	adds	r7, #8
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	2000869c 	.word	0x2000869c

08007888 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8007890:	4b04      	ldr	r3, [pc, #16]	@ (80078a4 <HAL_ETH_TxCpltCallback+0x1c>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4618      	mov	r0, r3
 8007896:	f000 fef9 	bl	800868c <osSemaphoreRelease>
}
 800789a:	bf00      	nop
 800789c:	3708      	adds	r7, #8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	200086a0 	.word	0x200086a0

080078a8 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b082      	sub	sp, #8
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f7fc f80e 	bl	80038d2 <HAL_ETH_GetDMAError>
 80078b6:	4603      	mov	r3, r0
 80078b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078bc:	2b80      	cmp	r3, #128	@ 0x80
 80078be:	d104      	bne.n	80078ca <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 80078c0:	4b04      	ldr	r3, [pc, #16]	@ (80078d4 <HAL_ETH_ErrorCallback+0x2c>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4618      	mov	r0, r3
 80078c6:	f000 fee1 	bl	800868c <osSemaphoreRelease>
  }
}
 80078ca:	bf00      	nop
 80078cc:	3708      	adds	r7, #8
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	2000869c 	.word	0x2000869c

080078d8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80078d8:	b5b0      	push	{r4, r5, r7, lr}
 80078da:	b0b4      	sub	sp, #208	@ 0xd0
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 80078e0:	2300      	movs	r3, #0
 80078e2:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 80078e6:	2300      	movs	r3, #0
 80078e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 80078ec:	2300      	movs	r3, #0
 80078ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 80078f2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80078f6:	2264      	movs	r2, #100	@ 0x64
 80078f8:	2100      	movs	r1, #0
 80078fa:	4618      	mov	r0, r3
 80078fc:	f00f f862 	bl	80169c4 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8007900:	4b9f      	ldr	r3, [pc, #636]	@ (8007b80 <low_level_init+0x2a8>)
 8007902:	4aa0      	ldr	r2, [pc, #640]	@ (8007b84 <low_level_init+0x2ac>)
 8007904:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8007906:	2300      	movs	r3, #0
 8007908:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 800790c:	2380      	movs	r3, #128	@ 0x80
 800790e:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 8007912:	23e1      	movs	r3, #225	@ 0xe1
 8007914:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8007918:	2300      	movs	r3, #0
 800791a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 800791e:	2300      	movs	r3, #0
 8007920:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 8007924:	2300      	movs	r3, #0
 8007926:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 800792a:	4a95      	ldr	r2, [pc, #596]	@ (8007b80 <low_level_init+0x2a8>)
 800792c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007930:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8007932:	4b93      	ldr	r3, [pc, #588]	@ (8007b80 <low_level_init+0x2a8>)
 8007934:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007938:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800793a:	4b91      	ldr	r3, [pc, #580]	@ (8007b80 <low_level_init+0x2a8>)
 800793c:	4a92      	ldr	r2, [pc, #584]	@ (8007b88 <low_level_init+0x2b0>)
 800793e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8007940:	4b8f      	ldr	r3, [pc, #572]	@ (8007b80 <low_level_init+0x2a8>)
 8007942:	4a92      	ldr	r2, [pc, #584]	@ (8007b8c <low_level_init+0x2b4>)
 8007944:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8007946:	4b8e      	ldr	r3, [pc, #568]	@ (8007b80 <low_level_init+0x2a8>)
 8007948:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800794c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800794e:	488c      	ldr	r0, [pc, #560]	@ (8007b80 <low_level_init+0x2a8>)
 8007950:	f7fb f976 	bl	8002c40 <HAL_ETH_Init>
 8007954:	4603      	mov	r3, r0
 8007956:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800795a:	2238      	movs	r2, #56	@ 0x38
 800795c:	2100      	movs	r1, #0
 800795e:	488c      	ldr	r0, [pc, #560]	@ (8007b90 <low_level_init+0x2b8>)
 8007960:	f00f f830 	bl	80169c4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8007964:	4b8a      	ldr	r3, [pc, #552]	@ (8007b90 <low_level_init+0x2b8>)
 8007966:	2221      	movs	r2, #33	@ 0x21
 8007968:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800796a:	4b89      	ldr	r3, [pc, #548]	@ (8007b90 <low_level_init+0x2b8>)
 800796c:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8007970:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8007972:	4b87      	ldr	r3, [pc, #540]	@ (8007b90 <low_level_init+0x2b8>)
 8007974:	2200      	movs	r2, #0
 8007976:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007978:	4886      	ldr	r0, [pc, #536]	@ (8007b94 <low_level_init+0x2bc>)
 800797a:	f004 fbad 	bl	800c0d8 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2206      	movs	r2, #6
 8007982:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007986:	4b7e      	ldr	r3, [pc, #504]	@ (8007b80 <low_level_init+0x2a8>)
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	781a      	ldrb	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8007992:	4b7b      	ldr	r3, [pc, #492]	@ (8007b80 <low_level_init+0x2a8>)
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	785a      	ldrb	r2, [r3, #1]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800799e:	4b78      	ldr	r3, [pc, #480]	@ (8007b80 <low_level_init+0x2a8>)
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	789a      	ldrb	r2, [r3, #2]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80079aa:	4b75      	ldr	r3, [pc, #468]	@ (8007b80 <low_level_init+0x2a8>)
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	78da      	ldrb	r2, [r3, #3]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80079b6:	4b72      	ldr	r3, [pc, #456]	@ (8007b80 <low_level_init+0x2a8>)
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	791a      	ldrb	r2, [r3, #4]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80079c2:	4b6f      	ldr	r3, [pc, #444]	@ (8007b80 <low_level_init+0x2a8>)
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	795a      	ldrb	r2, [r3, #5]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80079d4:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80079dc:	f043 030a 	orr.w	r3, r3, #10
 80079e0:	b2da      	uxtb	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 80079e8:	2300      	movs	r3, #0
 80079ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079ec:	2300      	movs	r3, #0
 80079ee:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 80079f0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80079f4:	2101      	movs	r1, #1
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 fdba 	bl	8008570 <osSemaphoreCreate>
 80079fc:	4603      	mov	r3, r0
 80079fe:	4a66      	ldr	r2, [pc, #408]	@ (8007b98 <low_level_init+0x2c0>)
 8007a00:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 8007a02:	2300      	movs	r3, #0
 8007a04:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a06:	2300      	movs	r3, #0
 8007a08:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8007a0a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007a0e:	2101      	movs	r1, #1
 8007a10:	4618      	mov	r0, r3
 8007a12:	f000 fdad 	bl	8008570 <osSemaphoreCreate>
 8007a16:	4603      	mov	r3, r0
 8007a18:	4a60      	ldr	r2, [pc, #384]	@ (8007b9c <low_level_init+0x2c4>)
 8007a1a:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 8007a1c:	4b5e      	ldr	r3, [pc, #376]	@ (8007b98 <low_level_init+0x2c0>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2100      	movs	r1, #0
 8007a22:	4618      	mov	r0, r3
 8007a24:	f000 fde4 	bl	80085f0 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 8007a28:	4b5c      	ldr	r3, [pc, #368]	@ (8007b9c <low_level_init+0x2c4>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f000 fdde 	bl	80085f0 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8007a34:	4b5a      	ldr	r3, [pc, #360]	@ (8007ba0 <low_level_init+0x2c8>)
 8007a36:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8007a3a:	461d      	mov	r5, r3
 8007a3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007a3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007a40:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007a44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8007a48:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007a4c:	6879      	ldr	r1, [r7, #4]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f000 fc85 	bl	800835e <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8007a54:	4953      	ldr	r1, [pc, #332]	@ (8007ba4 <low_level_init+0x2cc>)
 8007a56:	4854      	ldr	r0, [pc, #336]	@ (8007ba8 <low_level_init+0x2d0>)
 8007a58:	f7fa fd87 	bl	800256a <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8007a5c:	4852      	ldr	r0, [pc, #328]	@ (8007ba8 <low_level_init+0x2d0>)
 8007a5e:	f7fa fdb6 	bl	80025ce <LAN8742_Init>
 8007a62:	4603      	mov	r3, r0
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d006      	beq.n	8007a76 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f004 ff0f 	bl	800c88c <netif_set_link_down>
    netif_set_down(netif);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f004 fea6 	bl	800c7c0 <netif_set_down>
 8007a74:	e081      	b.n	8007b7a <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8007a76:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d165      	bne.n	8007b4a <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007a7e:	484a      	ldr	r0, [pc, #296]	@ (8007ba8 <low_level_init+0x2d0>)
 8007a80:	f7fa fdf2 	bl	8002668 <LAN8742_GetLinkState>
 8007a84:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8007a88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	dc06      	bgt.n	8007a9e <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f004 fefb 	bl	800c88c <netif_set_link_down>
      netif_set_down(netif);
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f004 fe92 	bl	800c7c0 <netif_set_down>
 8007a9c:	e057      	b.n	8007b4e <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 8007a9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007aa2:	3b02      	subs	r3, #2
 8007aa4:	2b03      	cmp	r3, #3
 8007aa6:	d82b      	bhi.n	8007b00 <low_level_init+0x228>
 8007aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab0 <low_level_init+0x1d8>)
 8007aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aae:	bf00      	nop
 8007ab0:	08007ac1 	.word	0x08007ac1
 8007ab4:	08007ad3 	.word	0x08007ad3
 8007ab8:	08007ae3 	.word	0x08007ae3
 8007abc:	08007af3 	.word	0x08007af3
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007ac0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007ac4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007ac8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007acc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007ad0:	e01f      	b.n	8007b12 <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007ad8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007adc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007ae0:	e017      	b.n	8007b12 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007ae2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007ae6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007aea:	2300      	movs	r3, #0
 8007aec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007af0:	e00f      	b.n	8007b12 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007af2:	2300      	movs	r3, #0
 8007af4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007af8:	2300      	movs	r3, #0
 8007afa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007afe:	e008      	b.n	8007b12 <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8007b00:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007b04:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007b08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007b0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007b10:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007b12:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007b16:	4619      	mov	r1, r3
 8007b18:	4819      	ldr	r0, [pc, #100]	@ (8007b80 <low_level_init+0x2a8>)
 8007b1a:	f7fb fd79 	bl	8003610 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8007b1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b22:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 8007b24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b28:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007b2a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007b2e:	4619      	mov	r1, r3
 8007b30:	4813      	ldr	r0, [pc, #76]	@ (8007b80 <low_level_init+0x2a8>)
 8007b32:	f7fb fe64 	bl	80037fe <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 8007b36:	4812      	ldr	r0, [pc, #72]	@ (8007b80 <low_level_init+0x2a8>)
 8007b38:	f7fb f91c 	bl	8002d74 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f004 fdd3 	bl	800c6e8 <netif_set_up>
    netif_set_link_up(netif);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f004 fe6e 	bl	800c824 <netif_set_link_up>
 8007b48:	e001      	b.n	8007b4e <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 8007b4a:	f7f9 ffbf 	bl	8001acc <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 8007b4e:	f7fa fe97 	bl	8002880 <HAL_GetREVID>
 8007b52:	4603      	mov	r3, r0
 8007b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b58:	d10f      	bne.n	8007b7a <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 8007b5a:	4b14      	ldr	r3, [pc, #80]	@ (8007bac <low_level_init+0x2d4>)
 8007b5c:	f107 040c 	add.w	r4, r7, #12
 8007b60:	461d      	mov	r5, r3
 8007b62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007b6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 8007b6e:	f107 030c 	add.w	r3, r7, #12
 8007b72:	2100      	movs	r1, #0
 8007b74:	4618      	mov	r0, r3
 8007b76:	f000 fbf2 	bl	800835e <osThreadCreate>
  }
}
 8007b7a:	37d0      	adds	r7, #208	@ 0xd0
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bdb0      	pop	{r4, r5, r7, pc}
 8007b80:	200086a4 	.word	0x200086a4
 8007b84:	40028000 	.word	0x40028000
 8007b88:	20000130 	.word	0x20000130
 8007b8c:	20000090 	.word	0x20000090
 8007b90:	20008754 	.word	0x20008754
 8007b94:	0801acb4 	.word	0x0801acb4
 8007b98:	2000869c 	.word	0x2000869c
 8007b9c:	200086a0 	.word	0x200086a0
 8007ba0:	0801813c 	.word	0x0801813c
 8007ba4:	20000010 	.word	0x20000010
 8007ba8:	2000878c 	.word	0x2000878c
 8007bac:	08018168 	.word	0x08018168

08007bb0 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b092      	sub	sp, #72	@ 0x48
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8007bc8:	f107 030c 	add.w	r3, r7, #12
 8007bcc:	2230      	movs	r2, #48	@ 0x30
 8007bce:	2100      	movs	r1, #0
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f00e fef7 	bl	80169c4 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8007bd6:	f107 030c 	add.w	r3, r7, #12
 8007bda:	2230      	movs	r2, #48	@ 0x30
 8007bdc:	2100      	movs	r1, #0
 8007bde:	4618      	mov	r0, r3
 8007be0:	f00e fef0 	bl	80169c4 <memset>

  for(q = p; q != NULL; q = q->next)
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007be8:	e045      	b.n	8007c76 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8007bea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bec:	2b03      	cmp	r3, #3
 8007bee:	d902      	bls.n	8007bf6 <low_level_output+0x46>
      return ERR_IF;
 8007bf0:	f06f 030b 	mvn.w	r3, #11
 8007bf4:	e07f      	b.n	8007cf6 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 8007bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bf8:	6859      	ldr	r1, [r3, #4]
 8007bfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	005b      	lsls	r3, r3, #1
 8007c00:	4413      	add	r3, r2
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	3348      	adds	r3, #72	@ 0x48
 8007c06:	443b      	add	r3, r7
 8007c08:	3b3c      	subs	r3, #60	@ 0x3c
 8007c0a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8007c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c0e:	895b      	ldrh	r3, [r3, #10]
 8007c10:	4619      	mov	r1, r3
 8007c12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c14:	4613      	mov	r3, r2
 8007c16:	005b      	lsls	r3, r3, #1
 8007c18:	4413      	add	r3, r2
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	3348      	adds	r3, #72	@ 0x48
 8007c1e:	443b      	add	r3, r7
 8007c20:	3b38      	subs	r3, #56	@ 0x38
 8007c22:	6019      	str	r1, [r3, #0]

    if(i>0)
 8007c24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d011      	beq.n	8007c4e <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8007c2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c2c:	1e5a      	subs	r2, r3, #1
 8007c2e:	f107 000c 	add.w	r0, r7, #12
 8007c32:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007c34:	460b      	mov	r3, r1
 8007c36:	005b      	lsls	r3, r3, #1
 8007c38:	440b      	add	r3, r1
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	18c1      	adds	r1, r0, r3
 8007c3e:	4613      	mov	r3, r2
 8007c40:	005b      	lsls	r3, r3, #1
 8007c42:	4413      	add	r3, r2
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	3348      	adds	r3, #72	@ 0x48
 8007c48:	443b      	add	r3, r7
 8007c4a:	3b34      	subs	r3, #52	@ 0x34
 8007c4c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8007c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d109      	bne.n	8007c6a <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 8007c56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c58:	4613      	mov	r3, r2
 8007c5a:	005b      	lsls	r3, r3, #1
 8007c5c:	4413      	add	r3, r2
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	3348      	adds	r3, #72	@ 0x48
 8007c62:	443b      	add	r3, r7
 8007c64:	3b34      	subs	r3, #52	@ 0x34
 8007c66:	2200      	movs	r2, #0
 8007c68:	601a      	str	r2, [r3, #0]
    }

    i++;
 8007c6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8007c70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d1b6      	bne.n	8007bea <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	891b      	ldrh	r3, [r3, #8]
 8007c80:	461a      	mov	r2, r3
 8007c82:	4b1f      	ldr	r3, [pc, #124]	@ (8007d00 <low_level_output+0x150>)
 8007c84:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8007c86:	4a1e      	ldr	r2, [pc, #120]	@ (8007d00 <low_level_output+0x150>)
 8007c88:	f107 030c 	add.w	r3, r7, #12
 8007c8c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8007c8e:	4a1c      	ldr	r2, [pc, #112]	@ (8007d00 <low_level_output+0x150>)
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8007c94:	6838      	ldr	r0, [r7, #0]
 8007c96:	f005 fa7d 	bl	800d194 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8007c9a:	4919      	ldr	r1, [pc, #100]	@ (8007d00 <low_level_output+0x150>)
 8007c9c:	4819      	ldr	r0, [pc, #100]	@ (8007d04 <low_level_output+0x154>)
 8007c9e:	f7fb f959 	bl	8002f54 <HAL_ETH_Transmit_IT>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d103      	bne.n	8007cb0 <low_level_output+0x100>
    {
      errval = ERR_OK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007cae:	e01b      	b.n	8007ce8 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007cb0:	4814      	ldr	r0, [pc, #80]	@ (8007d04 <low_level_output+0x154>)
 8007cb2:	f7fb fe01 	bl	80038b8 <HAL_ETH_GetError>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	f003 0302 	and.w	r3, r3, #2
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d00d      	beq.n	8007cdc <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8007cc0:	4b11      	ldr	r3, [pc, #68]	@ (8007d08 <low_level_output+0x158>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f000 fc91 	bl	80085f0 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 8007cce:	480d      	ldr	r0, [pc, #52]	@ (8007d04 <low_level_output+0x154>)
 8007cd0:	f7fb fae0 	bl	8003294 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8007cd4:	23fe      	movs	r3, #254	@ 0xfe
 8007cd6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007cda:	e005      	b.n	8007ce8 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 8007cdc:	6838      	ldr	r0, [r7, #0]
 8007cde:	f005 f9b3 	bl	800d048 <pbuf_free>
        errval =  ERR_IF;
 8007ce2:	23f4      	movs	r3, #244	@ 0xf4
 8007ce4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8007ce8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007cec:	f113 0f02 	cmn.w	r3, #2
 8007cf0:	d0d3      	beq.n	8007c9a <low_level_output+0xea>

  return errval;
 8007cf2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3748      	adds	r7, #72	@ 0x48
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	20008754 	.word	0x20008754
 8007d04:	200086a4 	.word	0x200086a4
 8007d08:	200086a0 	.word	0x200086a0

08007d0c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007d14:	2300      	movs	r3, #0
 8007d16:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8007d18:	4b07      	ldr	r3, [pc, #28]	@ (8007d38 <low_level_input+0x2c>)
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d105      	bne.n	8007d2c <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8007d20:	f107 030c 	add.w	r3, r7, #12
 8007d24:	4619      	mov	r1, r3
 8007d26:	4805      	ldr	r0, [pc, #20]	@ (8007d3c <low_level_input+0x30>)
 8007d28:	f7fb f970 	bl	800300c <HAL_ETH_ReadData>
  }

  return p;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3710      	adds	r7, #16
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	20008698 	.word	0x20008698
 8007d3c:	200086a4 	.word	0x200086a4

08007d40 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007d50:	4b0f      	ldr	r3, [pc, #60]	@ (8007d90 <ethernetif_input+0x50>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f04f 31ff 	mov.w	r1, #4294967295
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f000 fc49 	bl	80085f0 <osSemaphoreWait>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d1f5      	bne.n	8007d50 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8007d64:	68b8      	ldr	r0, [r7, #8]
 8007d66:	f7ff ffd1 	bl	8007d0c <low_level_input>
 8007d6a:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00a      	beq.n	8007d88 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	68b9      	ldr	r1, [r7, #8]
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	4798      	blx	r3
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d002      	beq.n	8007d88 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8007d82:	68f8      	ldr	r0, [r7, #12]
 8007d84:	f005 f960 	bl	800d048 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d1ea      	bne.n	8007d64 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007d8e:	e7df      	b.n	8007d50 <ethernetif_input+0x10>
 8007d90:	2000869c 	.word	0x2000869c

08007d94 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b082      	sub	sp, #8
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d106      	bne.n	8007db0 <ethernetif_init+0x1c>
 8007da2:	4b0e      	ldr	r3, [pc, #56]	@ (8007ddc <ethernetif_init+0x48>)
 8007da4:	f240 2217 	movw	r2, #535	@ 0x217
 8007da8:	490d      	ldr	r1, [pc, #52]	@ (8007de0 <ethernetif_init+0x4c>)
 8007daa:	480e      	ldr	r0, [pc, #56]	@ (8007de4 <ethernetif_init+0x50>)
 8007dac:	f00e fc5c 	bl	8016668 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2273      	movs	r2, #115	@ 0x73
 8007db4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2274      	movs	r2, #116	@ 0x74
 8007dbc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a09      	ldr	r2, [pc, #36]	@ (8007de8 <ethernetif_init+0x54>)
 8007dc4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a08      	ldr	r2, [pc, #32]	@ (8007dec <ethernetif_init+0x58>)
 8007dca:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f7ff fd83 	bl	80078d8 <low_level_init>

  return ERR_OK;
 8007dd2:	2300      	movs	r3, #0
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3708      	adds	r7, #8
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	08018184 	.word	0x08018184
 8007de0:	080181a0 	.word	0x080181a0
 8007de4:	080181b0 	.word	0x080181b0
 8007de8:	0801451d 	.word	0x0801451d
 8007dec:	08007bb1 	.word	0x08007bb1

08007df0 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8007dfc:	68f9      	ldr	r1, [r7, #12]
 8007dfe:	4809      	ldr	r0, [pc, #36]	@ (8007e24 <pbuf_free_custom+0x34>)
 8007e00:	f004 fa5a 	bl	800c2b8 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8007e04:	4b08      	ldr	r3, [pc, #32]	@ (8007e28 <pbuf_free_custom+0x38>)
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d107      	bne.n	8007e1c <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8007e0c:	4b06      	ldr	r3, [pc, #24]	@ (8007e28 <pbuf_free_custom+0x38>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8007e12:	4b06      	ldr	r3, [pc, #24]	@ (8007e2c <pbuf_free_custom+0x3c>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4618      	mov	r0, r3
 8007e18:	f000 fc38 	bl	800868c <osSemaphoreRelease>
  }
}
 8007e1c:	bf00      	nop
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}
 8007e24:	0801acb4 	.word	0x0801acb4
 8007e28:	20008698 	.word	0x20008698
 8007e2c:	2000869c 	.word	0x2000869c

08007e30 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007e34:	f7fa fcf4 	bl	8002820 <HAL_GetTick>
 8007e38:	4603      	mov	r3, r0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	bd80      	pop	{r7, pc}
	...

08007e40 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b08e      	sub	sp, #56	@ 0x38
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	605a      	str	r2, [r3, #4]
 8007e52:	609a      	str	r2, [r3, #8]
 8007e54:	60da      	str	r2, [r3, #12]
 8007e56:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a52      	ldr	r2, [pc, #328]	@ (8007fa8 <HAL_ETH_MspInit+0x168>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	f040 809e 	bne.w	8007fa0 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8007e64:	4b51      	ldr	r3, [pc, #324]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e68:	4a50      	ldr	r2, [pc, #320]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007e6a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007e6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007e70:	4b4e      	ldr	r3, [pc, #312]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e78:	623b      	str	r3, [r7, #32]
 8007e7a:	6a3b      	ldr	r3, [r7, #32]
 8007e7c:	4b4b      	ldr	r3, [pc, #300]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e80:	4a4a      	ldr	r2, [pc, #296]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007e82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007e86:	6313      	str	r3, [r2, #48]	@ 0x30
 8007e88:	4b48      	ldr	r3, [pc, #288]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007e90:	61fb      	str	r3, [r7, #28]
 8007e92:	69fb      	ldr	r3, [r7, #28]
 8007e94:	4b45      	ldr	r3, [pc, #276]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e98:	4a44      	ldr	r2, [pc, #272]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007e9a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007ea0:	4b42      	ldr	r3, [pc, #264]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ea4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ea8:	61bb      	str	r3, [r7, #24]
 8007eaa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007eac:	4b3f      	ldr	r3, [pc, #252]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb0:	4a3e      	ldr	r2, [pc, #248]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007eb2:	f043 0304 	orr.w	r3, r3, #4
 8007eb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8007eb8:	4b3c      	ldr	r3, [pc, #240]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ebc:	f003 0304 	and.w	r3, r3, #4
 8007ec0:	617b      	str	r3, [r7, #20]
 8007ec2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ec4:	4b39      	ldr	r3, [pc, #228]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ec8:	4a38      	ldr	r2, [pc, #224]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007eca:	f043 0301 	orr.w	r3, r3, #1
 8007ece:	6313      	str	r3, [r2, #48]	@ 0x30
 8007ed0:	4b36      	ldr	r3, [pc, #216]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ed4:	f003 0301 	and.w	r3, r3, #1
 8007ed8:	613b      	str	r3, [r7, #16]
 8007eda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007edc:	4b33      	ldr	r3, [pc, #204]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee0:	4a32      	ldr	r2, [pc, #200]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007ee2:	f043 0302 	orr.w	r3, r3, #2
 8007ee6:	6313      	str	r3, [r2, #48]	@ 0x30
 8007ee8:	4b30      	ldr	r3, [pc, #192]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eec:	f003 0302 	and.w	r3, r3, #2
 8007ef0:	60fb      	str	r3, [r7, #12]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007ef4:	4b2d      	ldr	r3, [pc, #180]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef8:	4a2c      	ldr	r2, [pc, #176]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007efa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007efe:	6313      	str	r3, [r2, #48]	@ 0x30
 8007f00:	4b2a      	ldr	r3, [pc, #168]	@ (8007fac <HAL_ETH_MspInit+0x16c>)
 8007f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f08:	60bb      	str	r3, [r7, #8]
 8007f0a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8007f0c:	2332      	movs	r3, #50	@ 0x32
 8007f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f10:	2302      	movs	r3, #2
 8007f12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f14:	2300      	movs	r3, #0
 8007f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f18:	2303      	movs	r3, #3
 8007f1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f1c:	230b      	movs	r3, #11
 8007f1e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f24:	4619      	mov	r1, r3
 8007f26:	4822      	ldr	r0, [pc, #136]	@ (8007fb0 <HAL_ETH_MspInit+0x170>)
 8007f28:	f7fc fbb8 	bl	800469c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8007f2c:	2386      	movs	r3, #134	@ 0x86
 8007f2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f30:	2302      	movs	r3, #2
 8007f32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f34:	2300      	movs	r3, #0
 8007f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f38:	2303      	movs	r3, #3
 8007f3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f3c:	230b      	movs	r3, #11
 8007f3e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f44:	4619      	mov	r1, r3
 8007f46:	481b      	ldr	r0, [pc, #108]	@ (8007fb4 <HAL_ETH_MspInit+0x174>)
 8007f48:	f7fc fba8 	bl	800469c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8007f4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f52:	2302      	movs	r3, #2
 8007f54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f56:	2300      	movs	r3, #0
 8007f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f5a:	2303      	movs	r3, #3
 8007f5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f5e:	230b      	movs	r3, #11
 8007f60:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8007f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f66:	4619      	mov	r1, r3
 8007f68:	4813      	ldr	r0, [pc, #76]	@ (8007fb8 <HAL_ETH_MspInit+0x178>)
 8007f6a:	f7fc fb97 	bl	800469c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8007f6e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8007f72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f74:	2302      	movs	r3, #2
 8007f76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f7c:	2303      	movs	r3, #3
 8007f7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f80:	230b      	movs	r3, #11
 8007f82:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007f84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f88:	4619      	mov	r1, r3
 8007f8a:	480c      	ldr	r0, [pc, #48]	@ (8007fbc <HAL_ETH_MspInit+0x17c>)
 8007f8c:	f7fc fb86 	bl	800469c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007f90:	2200      	movs	r2, #0
 8007f92:	2105      	movs	r1, #5
 8007f94:	203d      	movs	r0, #61	@ 0x3d
 8007f96:	f7fa fd37 	bl	8002a08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007f9a:	203d      	movs	r0, #61	@ 0x3d
 8007f9c:	f7fa fd50 	bl	8002a40 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8007fa0:	bf00      	nop
 8007fa2:	3738      	adds	r7, #56	@ 0x38
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	40028000 	.word	0x40028000
 8007fac:	40023800 	.word	0x40023800
 8007fb0:	40020800 	.word	0x40020800
 8007fb4:	40020000 	.word	0x40020000
 8007fb8:	40020400 	.word	0x40020400
 8007fbc:	40021800 	.word	0x40021800

08007fc0 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8007fc4:	4802      	ldr	r0, [pc, #8]	@ (8007fd0 <ETH_PHY_IO_Init+0x10>)
 8007fc6:	f7fb fc35 	bl	8003834 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8007fca:	2300      	movs	r3, #0
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	200086a4 	.word	0x200086a4

08007fd4 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	af00      	add	r7, sp, #0
  return 0;
 8007fd8:	2300      	movs	r3, #0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	68ba      	ldr	r2, [r7, #8]
 8007ff4:	68f9      	ldr	r1, [r7, #12]
 8007ff6:	4807      	ldr	r0, [pc, #28]	@ (8008014 <ETH_PHY_IO_ReadReg+0x30>)
 8007ff8:	f7fb fa76 	bl	80034e8 <HAL_ETH_ReadPHYRegister>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d002      	beq.n	8008008 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8008002:	f04f 33ff 	mov.w	r3, #4294967295
 8008006:	e000      	b.n	800800a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8008008:	2300      	movs	r3, #0
}
 800800a:	4618      	mov	r0, r3
 800800c:	3710      	adds	r7, #16
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	200086a4 	.word	0x200086a4

08008018 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68ba      	ldr	r2, [r7, #8]
 8008028:	68f9      	ldr	r1, [r7, #12]
 800802a:	4807      	ldr	r0, [pc, #28]	@ (8008048 <ETH_PHY_IO_WriteReg+0x30>)
 800802c:	f7fb faa7 	bl	800357e <HAL_ETH_WritePHYRegister>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d002      	beq.n	800803c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8008036:	f04f 33ff 	mov.w	r3, #4294967295
 800803a:	e000      	b.n	800803e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800803c:	2300      	movs	r3, #0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3710      	adds	r7, #16
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
 8008046:	bf00      	nop
 8008048:	200086a4 	.word	0x200086a4

0800804c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008050:	f7fa fbe6 	bl	8002820 <HAL_GetTick>
 8008054:	4603      	mov	r3, r0
}
 8008056:	4618      	mov	r0, r3
 8008058:	bd80      	pop	{r7, pc}
	...

0800805c <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b0a0      	sub	sp, #128	@ 0x80
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8008064:	f107 0308 	add.w	r3, r7, #8
 8008068:	2264      	movs	r2, #100	@ 0x64
 800806a:	2100      	movs	r1, #0
 800806c:	4618      	mov	r0, r3
 800806e:	f00e fca9 	bl	80169c4 <memset>
  int32_t PHYLinkState = 0;
 8008072:	2300      	movs	r3, #0
 8008074:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8008076:	2300      	movs	r3, #0
 8008078:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800807a:	2300      	movs	r3, #0
 800807c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800807e:	2300      	movs	r3, #0
 8008080:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008086:	483a      	ldr	r0, [pc, #232]	@ (8008170 <ethernet_link_thread+0x114>)
 8008088:	f7fa faee 	bl	8002668 <LAN8742_GetLinkState>
 800808c:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800808e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008090:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008094:	089b      	lsrs	r3, r3, #2
 8008096:	f003 0301 	and.w	r3, r3, #1
 800809a:	b2db      	uxtb	r3, r3
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00c      	beq.n	80080ba <ethernet_link_thread+0x5e>
 80080a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	dc09      	bgt.n	80080ba <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 80080a6:	4833      	ldr	r0, [pc, #204]	@ (8008174 <ethernet_link_thread+0x118>)
 80080a8:	f7fa fed4 	bl	8002e54 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 80080ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80080ae:	f004 fb87 	bl	800c7c0 <netif_set_down>
    netif_set_link_down(netif);
 80080b2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80080b4:	f004 fbea 	bl	800c88c <netif_set_link_down>
 80080b8:	e055      	b.n	8008166 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 80080ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080bc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80080c0:	f003 0304 	and.w	r3, r3, #4
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d14e      	bne.n	8008166 <ethernet_link_thread+0x10a>
 80080c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	dd4b      	ble.n	8008166 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 80080ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080d0:	3b02      	subs	r3, #2
 80080d2:	2b03      	cmp	r3, #3
 80080d4:	d82a      	bhi.n	800812c <ethernet_link_thread+0xd0>
 80080d6:	a201      	add	r2, pc, #4	@ (adr r2, 80080dc <ethernet_link_thread+0x80>)
 80080d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080dc:	080080ed 	.word	0x080080ed
 80080e0:	080080ff 	.word	0x080080ff
 80080e4:	0800810f 	.word	0x0800810f
 80080e8:	0800811f 	.word	0x0800811f
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 80080ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80080f0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 80080f2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80080f6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80080f8:	2301      	movs	r3, #1
 80080fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80080fc:	e017      	b.n	800812e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 80080fe:	2300      	movs	r3, #0
 8008100:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8008102:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008106:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8008108:	2301      	movs	r3, #1
 800810a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800810c:	e00f      	b.n	800812e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800810e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008112:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8008114:	2300      	movs	r3, #0
 8008116:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8008118:	2301      	movs	r3, #1
 800811a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800811c:	e007      	b.n	800812e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800811e:	2300      	movs	r3, #0
 8008120:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8008122:	2300      	movs	r3, #0
 8008124:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8008126:	2301      	movs	r3, #1
 8008128:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800812a:	e000      	b.n	800812e <ethernet_link_thread+0xd2>
    default:
      break;
 800812c:	bf00      	nop
    }

    if(linkchanged)
 800812e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008130:	2b00      	cmp	r3, #0
 8008132:	d018      	beq.n	8008166 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8008134:	f107 0308 	add.w	r3, r7, #8
 8008138:	4619      	mov	r1, r3
 800813a:	480e      	ldr	r0, [pc, #56]	@ (8008174 <ethernet_link_thread+0x118>)
 800813c:	f7fb fa68 	bl	8003610 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8008140:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008142:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8008144:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008146:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008148:	f107 0308 	add.w	r3, r7, #8
 800814c:	4619      	mov	r1, r3
 800814e:	4809      	ldr	r0, [pc, #36]	@ (8008174 <ethernet_link_thread+0x118>)
 8008150:	f7fb fb55 	bl	80037fe <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8008154:	4807      	ldr	r0, [pc, #28]	@ (8008174 <ethernet_link_thread+0x118>)
 8008156:	f7fa fe0d 	bl	8002d74 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800815a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800815c:	f004 fac4 	bl	800c6e8 <netif_set_up>
      netif_set_link_up(netif);
 8008160:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008162:	f004 fb5f 	bl	800c824 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8008166:	2064      	movs	r0, #100	@ 0x64
 8008168:	f000 f951 	bl	800840e <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800816c:	e78b      	b.n	8008086 <ethernet_link_thread+0x2a>
 800816e:	bf00      	nop
 8008170:	2000878c 	.word	0x2000878c
 8008174:	200086a4 	.word	0x200086a4

08008178 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b086      	sub	sp, #24
 800817c:	af02      	add	r7, sp, #8
 800817e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8008180:	4812      	ldr	r0, [pc, #72]	@ (80081cc <HAL_ETH_RxAllocateCallback+0x54>)
 8008182:	f004 f825 	bl	800c1d0 <memp_malloc_pool>
 8008186:	60f8      	str	r0, [r7, #12]
  if (p)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d014      	beq.n	80081b8 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f103 0220 	add.w	r2, r3, #32
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4a0d      	ldr	r2, [pc, #52]	@ (80081d0 <HAL_ETH_RxAllocateCallback+0x58>)
 800819c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80081a6:	9201      	str	r2, [sp, #4]
 80081a8:	9300      	str	r3, [sp, #0]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2241      	movs	r2, #65	@ 0x41
 80081ae:	2100      	movs	r1, #0
 80081b0:	2000      	movs	r0, #0
 80081b2:	f004 fd8f 	bl	800ccd4 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 80081b6:	e005      	b.n	80081c4 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 80081b8:	4b06      	ldr	r3, [pc, #24]	@ (80081d4 <HAL_ETH_RxAllocateCallback+0x5c>)
 80081ba:	2201      	movs	r2, #1
 80081bc:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
}
 80081c4:	bf00      	nop
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	0801acb4 	.word	0x0801acb4
 80081d0:	08007df1 	.word	0x08007df1
 80081d4:	20008698 	.word	0x20008698

080081d8 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b088      	sub	sp, #32
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	607a      	str	r2, [r7, #4]
 80081e4:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80081ee:	2300      	movs	r3, #0
 80081f0:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	3b20      	subs	r3, #32
 80081f6:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	2200      	movs	r2, #0
 80081fc:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	2200      	movs	r2, #0
 8008202:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	887a      	ldrh	r2, [r7, #2]
 8008208:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d103      	bne.n	800821a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	69fa      	ldr	r2, [r7, #28]
 8008216:	601a      	str	r2, [r3, #0]
 8008218:	e003      	b.n	8008222 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	69fa      	ldr	r2, [r7, #28]
 8008220:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	69fa      	ldr	r2, [r7, #28]
 8008226:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	61fb      	str	r3, [r7, #28]
 800822e:	e009      	b.n	8008244 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	891a      	ldrh	r2, [r3, #8]
 8008234:	887b      	ldrh	r3, [r7, #2]
 8008236:	4413      	add	r3, r2
 8008238:	b29a      	uxth	r2, r3
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	61fb      	str	r3, [r7, #28]
 8008244:	69fb      	ldr	r3, [r7, #28]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d1f2      	bne.n	8008230 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800824a:	887b      	ldrh	r3, [r7, #2]
 800824c:	4619      	mov	r1, r3
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f7ff fade 	bl	8007810 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 8008254:	bf00      	nop
 8008256:	3720      	adds	r7, #32
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f004 feef 	bl	800d048 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800826a:	bf00      	nop
 800826c:	3708      	adds	r7, #8
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
	...

08008274 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b082      	sub	sp, #8
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 800827c:	4b15      	ldr	r3, [pc, #84]	@ (80082d4 <RMII_Thread+0x60>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8008284:	2b00      	cmp	r3, #0
 8008286:	d003      	beq.n	8008290 <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 8008288:	2000      	movs	r0, #0
 800828a:	f000 f8b4 	bl	80083f6 <osThreadTerminate>
 800828e:	e7f5      	b.n	800827c <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 8008290:	4b10      	ldr	r3, [pc, #64]	@ (80082d4 <RMII_Thread+0x60>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8008298:	2b0a      	cmp	r3, #10
 800829a:	d916      	bls.n	80082ca <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800829c:	4b0e      	ldr	r3, [pc, #56]	@ (80082d8 <RMII_Thread+0x64>)
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	4a0d      	ldr	r2, [pc, #52]	@ (80082d8 <RMII_Thread+0x64>)
 80082a2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80082a6:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 80082a8:	4b0b      	ldr	r3, [pc, #44]	@ (80082d8 <RMII_Thread+0x64>)
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	4a0a      	ldr	r2, [pc, #40]	@ (80082d8 <RMII_Thread+0x64>)
 80082ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80082b2:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 80082b4:	4b07      	ldr	r3, [pc, #28]	@ (80082d4 <RMII_Thread+0x60>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80082bc:	4b05      	ldr	r3, [pc, #20]	@ (80082d4 <RMII_Thread+0x60>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f042 0201 	orr.w	r2, r2, #1
 80082c4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80082c8:	e7d8      	b.n	800827c <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 80082ca:	20c8      	movs	r0, #200	@ 0xc8
 80082cc:	f000 f89f 	bl	800840e <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 80082d0:	e7d4      	b.n	800827c <RMII_Thread+0x8>
 80082d2:	bf00      	nop
 80082d4:	200086a4 	.word	0x200086a4
 80082d8:	40013800 	.word	0x40013800

080082dc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	4603      	mov	r3, r0
 80082e4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80082e6:	2300      	movs	r3, #0
 80082e8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80082ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80082ee:	2b84      	cmp	r3, #132	@ 0x84
 80082f0:	d005      	beq.n	80082fe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80082f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	4413      	add	r3, r2
 80082fa:	3303      	adds	r3, #3
 80082fc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80082fe:	68fb      	ldr	r3, [r7, #12]
}
 8008300:	4618      	mov	r0, r3
 8008302:	3714      	adds	r7, #20
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800830c:	b480      	push	{r7}
 800830e:	b083      	sub	sp, #12
 8008310:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008312:	f3ef 8305 	mrs	r3, IPSR
 8008316:	607b      	str	r3, [r7, #4]
  return(result);
 8008318:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800831a:	2b00      	cmp	r3, #0
 800831c:	bf14      	ite	ne
 800831e:	2301      	movne	r3, #1
 8008320:	2300      	moveq	r3, #0
 8008322:	b2db      	uxtb	r3, r3
}
 8008324:	4618      	mov	r0, r3
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008334:	f001 fe00 	bl	8009f38 <vTaskStartScheduler>
  
  return osOK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	bd80      	pop	{r7, pc}

0800833e <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800833e:	b580      	push	{r7, lr}
 8008340:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8008342:	f7ff ffe3 	bl	800830c <inHandlerMode>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d003      	beq.n	8008354 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800834c:	f001 ff20 	bl	800a190 <xTaskGetTickCountFromISR>
 8008350:	4603      	mov	r3, r0
 8008352:	e002      	b.n	800835a <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8008354:	f001 ff0c 	bl	800a170 <xTaskGetTickCount>
 8008358:	4603      	mov	r3, r0
  }
}
 800835a:	4618      	mov	r0, r3
 800835c:	bd80      	pop	{r7, pc}

0800835e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800835e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008360:	b089      	sub	sp, #36	@ 0x24
 8008362:	af04      	add	r7, sp, #16
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	695b      	ldr	r3, [r3, #20]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d020      	beq.n	80083b2 <osThreadCreate+0x54>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d01c      	beq.n	80083b2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685c      	ldr	r4, [r3, #4]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	691e      	ldr	r6, [r3, #16]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800838a:	4618      	mov	r0, r3
 800838c:	f7ff ffa6 	bl	80082dc <makeFreeRtosPriority>
 8008390:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	695b      	ldr	r3, [r3, #20]
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800839a:	9202      	str	r2, [sp, #8]
 800839c:	9301      	str	r3, [sp, #4]
 800839e:	9100      	str	r1, [sp, #0]
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	4632      	mov	r2, r6
 80083a4:	4629      	mov	r1, r5
 80083a6:	4620      	mov	r0, r4
 80083a8:	f001 fb44 	bl	8009a34 <xTaskCreateStatic>
 80083ac:	4603      	mov	r3, r0
 80083ae:	60fb      	str	r3, [r7, #12]
 80083b0:	e01c      	b.n	80083ec <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	685c      	ldr	r4, [r3, #4]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083be:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083c6:	4618      	mov	r0, r3
 80083c8:	f7ff ff88 	bl	80082dc <makeFreeRtosPriority>
 80083cc:	4602      	mov	r2, r0
 80083ce:	f107 030c 	add.w	r3, r7, #12
 80083d2:	9301      	str	r3, [sp, #4]
 80083d4:	9200      	str	r2, [sp, #0]
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	4632      	mov	r2, r6
 80083da:	4629      	mov	r1, r5
 80083dc:	4620      	mov	r0, r4
 80083de:	f001 fb8f 	bl	8009b00 <xTaskCreate>
 80083e2:	4603      	mov	r3, r0
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	d001      	beq.n	80083ec <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80083e8:	2300      	movs	r3, #0
 80083ea:	e000      	b.n	80083ee <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80083ec:	68fb      	ldr	r3, [r7, #12]
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3714      	adds	r7, #20
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080083f6 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 80083f6:	b580      	push	{r7, lr}
 80083f8:	b082      	sub	sp, #8
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f001 fcd0 	bl	8009da4 <vTaskDelete>
  return osOK;
 8008404:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8008406:	4618      	mov	r0, r3
 8008408:	3708      	adds	r7, #8
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b084      	sub	sp, #16
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d001      	beq.n	8008424 <osDelay+0x16>
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	e000      	b.n	8008426 <osDelay+0x18>
 8008424:	2301      	movs	r3, #1
 8008426:	4618      	mov	r0, r3
 8008428:	f001 fd4e 	bl	8009ec8 <vTaskDelay>
  
  return osOK;
 800842c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800842e:	4618      	mov	r0, r3
 8008430:	3710      	adds	r7, #16
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b082      	sub	sp, #8
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d007      	beq.n	8008456 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	4619      	mov	r1, r3
 800844c:	2001      	movs	r0, #1
 800844e:	f000 fc6a 	bl	8008d26 <xQueueCreateMutexStatic>
 8008452:	4603      	mov	r3, r0
 8008454:	e003      	b.n	800845e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8008456:	2001      	movs	r0, #1
 8008458:	f000 fc4d 	bl	8008cf6 <xQueueCreateMutex>
 800845c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800845e:	4618      	mov	r0, r3
 8008460:	3708      	adds	r7, #8
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
	...

08008468 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008472:	2300      	movs	r3, #0
 8008474:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d101      	bne.n	8008480 <osMutexWait+0x18>
    return osErrorParameter;
 800847c:	2380      	movs	r3, #128	@ 0x80
 800847e:	e03a      	b.n	80084f6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8008480:	2300      	movs	r3, #0
 8008482:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800848a:	d103      	bne.n	8008494 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800848c:	f04f 33ff 	mov.w	r3, #4294967295
 8008490:	60fb      	str	r3, [r7, #12]
 8008492:	e009      	b.n	80084a8 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d006      	beq.n	80084a8 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d101      	bne.n	80084a8 <osMutexWait+0x40>
      ticks = 1;
 80084a4:	2301      	movs	r3, #1
 80084a6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80084a8:	f7ff ff30 	bl	800830c <inHandlerMode>
 80084ac:	4603      	mov	r3, r0
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d017      	beq.n	80084e2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80084b2:	f107 0308 	add.w	r3, r7, #8
 80084b6:	461a      	mov	r2, r3
 80084b8:	2100      	movs	r1, #0
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f001 f90a 	bl	80096d4 <xQueueReceiveFromISR>
 80084c0:	4603      	mov	r3, r0
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d001      	beq.n	80084ca <osMutexWait+0x62>
      return osErrorOS;
 80084c6:	23ff      	movs	r3, #255	@ 0xff
 80084c8:	e015      	b.n	80084f6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d011      	beq.n	80084f4 <osMutexWait+0x8c>
 80084d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008500 <osMutexWait+0x98>)
 80084d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084d6:	601a      	str	r2, [r3, #0]
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	e008      	b.n	80084f4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80084e2:	68f9      	ldr	r1, [r7, #12]
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 ffdd 	bl	80094a4 <xQueueSemaphoreTake>
 80084ea:	4603      	mov	r3, r0
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d001      	beq.n	80084f4 <osMutexWait+0x8c>
    return osErrorOS;
 80084f0:	23ff      	movs	r3, #255	@ 0xff
 80084f2:	e000      	b.n	80084f6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80084f4:	2300      	movs	r3, #0
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3710      	adds	r7, #16
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}
 80084fe:	bf00      	nop
 8008500:	e000ed04 	.word	0xe000ed04

08008504 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800850c:	2300      	movs	r3, #0
 800850e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008510:	2300      	movs	r3, #0
 8008512:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8008514:	f7ff fefa 	bl	800830c <inHandlerMode>
 8008518:	4603      	mov	r3, r0
 800851a:	2b00      	cmp	r3, #0
 800851c:	d016      	beq.n	800854c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800851e:	f107 0308 	add.w	r3, r7, #8
 8008522:	4619      	mov	r1, r3
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 fe3c 	bl	80091a2 <xQueueGiveFromISR>
 800852a:	4603      	mov	r3, r0
 800852c:	2b01      	cmp	r3, #1
 800852e:	d001      	beq.n	8008534 <osMutexRelease+0x30>
      return osErrorOS;
 8008530:	23ff      	movs	r3, #255	@ 0xff
 8008532:	e017      	b.n	8008564 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d013      	beq.n	8008562 <osMutexRelease+0x5e>
 800853a:	4b0c      	ldr	r3, [pc, #48]	@ (800856c <osMutexRelease+0x68>)
 800853c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008540:	601a      	str	r2, [r3, #0]
 8008542:	f3bf 8f4f 	dsb	sy
 8008546:	f3bf 8f6f 	isb	sy
 800854a:	e00a      	b.n	8008562 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800854c:	2300      	movs	r3, #0
 800854e:	2200      	movs	r2, #0
 8008550:	2100      	movs	r1, #0
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 fc78 	bl	8008e48 <xQueueGenericSend>
 8008558:	4603      	mov	r3, r0
 800855a:	2b01      	cmp	r3, #1
 800855c:	d001      	beq.n	8008562 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800855e:	23ff      	movs	r3, #255	@ 0xff
 8008560:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8008562:	68fb      	ldr	r3, [r7, #12]
}
 8008564:	4618      	mov	r0, r3
 8008566:	3710      	adds	r7, #16
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}
 800856c:	e000ed04 	.word	0xe000ed04

08008570 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8008570:	b580      	push	{r7, lr}
 8008572:	b086      	sub	sp, #24
 8008574:	af02      	add	r7, sp, #8
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d016      	beq.n	80085b0 <osSemaphoreCreate+0x40>
    if (count == 1) {
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	2b01      	cmp	r3, #1
 8008586:	d10a      	bne.n	800859e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	2203      	movs	r2, #3
 800858e:	9200      	str	r2, [sp, #0]
 8008590:	2200      	movs	r2, #0
 8008592:	2100      	movs	r1, #0
 8008594:	2001      	movs	r0, #1
 8008596:	f000 faab 	bl	8008af0 <xQueueGenericCreateStatic>
 800859a:	4603      	mov	r3, r0
 800859c:	e023      	b.n	80085e6 <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 800859e:	6838      	ldr	r0, [r7, #0]
 80085a0:	6839      	ldr	r1, [r7, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	461a      	mov	r2, r3
 80085a8:	f000 fbd8 	bl	8008d5c <xQueueCreateCountingSemaphoreStatic>
 80085ac:	4603      	mov	r3, r0
 80085ae:	e01a      	b.n	80085e6 <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d110      	bne.n	80085d8 <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 80085b6:	2203      	movs	r2, #3
 80085b8:	2100      	movs	r1, #0
 80085ba:	2001      	movs	r0, #1
 80085bc:	f000 fb1f 	bl	8008bfe <xQueueGenericCreate>
 80085c0:	60f8      	str	r0, [r7, #12]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d005      	beq.n	80085d4 <osSemaphoreCreate+0x64>
 80085c8:	2300      	movs	r3, #0
 80085ca:	2200      	movs	r2, #0
 80085cc:	2100      	movs	r1, #0
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f000 fc3a 	bl	8008e48 <xQueueGenericSend>
      return sema;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	e006      	b.n	80085e6 <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	683a      	ldr	r2, [r7, #0]
 80085dc:	4611      	mov	r1, r2
 80085de:	4618      	mov	r0, r3
 80085e0:	f000 fbf9 	bl	8008dd6 <xQueueCreateCountingSemaphore>
 80085e4:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
	...

080085f0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80085fa:	2300      	movs	r3, #0
 80085fc:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d101      	bne.n	8008608 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8008604:	2380      	movs	r3, #128	@ 0x80
 8008606:	e03a      	b.n	800867e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8008608:	2300      	movs	r3, #0
 800860a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008612:	d103      	bne.n	800861c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8008614:	f04f 33ff 	mov.w	r3, #4294967295
 8008618:	60fb      	str	r3, [r7, #12]
 800861a:	e009      	b.n	8008630 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d006      	beq.n	8008630 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d101      	bne.n	8008630 <osSemaphoreWait+0x40>
      ticks = 1;
 800862c:	2301      	movs	r3, #1
 800862e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8008630:	f7ff fe6c 	bl	800830c <inHandlerMode>
 8008634:	4603      	mov	r3, r0
 8008636:	2b00      	cmp	r3, #0
 8008638:	d017      	beq.n	800866a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800863a:	f107 0308 	add.w	r3, r7, #8
 800863e:	461a      	mov	r2, r3
 8008640:	2100      	movs	r1, #0
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f001 f846 	bl	80096d4 <xQueueReceiveFromISR>
 8008648:	4603      	mov	r3, r0
 800864a:	2b01      	cmp	r3, #1
 800864c:	d001      	beq.n	8008652 <osSemaphoreWait+0x62>
      return osErrorOS;
 800864e:	23ff      	movs	r3, #255	@ 0xff
 8008650:	e015      	b.n	800867e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d011      	beq.n	800867c <osSemaphoreWait+0x8c>
 8008658:	4b0b      	ldr	r3, [pc, #44]	@ (8008688 <osSemaphoreWait+0x98>)
 800865a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800865e:	601a      	str	r2, [r3, #0]
 8008660:	f3bf 8f4f 	dsb	sy
 8008664:	f3bf 8f6f 	isb	sy
 8008668:	e008      	b.n	800867c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800866a:	68f9      	ldr	r1, [r7, #12]
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 ff19 	bl	80094a4 <xQueueSemaphoreTake>
 8008672:	4603      	mov	r3, r0
 8008674:	2b01      	cmp	r3, #1
 8008676:	d001      	beq.n	800867c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8008678:	23ff      	movs	r3, #255	@ 0xff
 800867a:	e000      	b.n	800867e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	e000ed04 	.word	0xe000ed04

0800868c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b084      	sub	sp, #16
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8008694:	2300      	movs	r3, #0
 8008696:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008698:	2300      	movs	r3, #0
 800869a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800869c:	f7ff fe36 	bl	800830c <inHandlerMode>
 80086a0:	4603      	mov	r3, r0
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d016      	beq.n	80086d4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80086a6:	f107 0308 	add.w	r3, r7, #8
 80086aa:	4619      	mov	r1, r3
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f000 fd78 	bl	80091a2 <xQueueGiveFromISR>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d001      	beq.n	80086bc <osSemaphoreRelease+0x30>
      return osErrorOS;
 80086b8:	23ff      	movs	r3, #255	@ 0xff
 80086ba:	e017      	b.n	80086ec <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d013      	beq.n	80086ea <osSemaphoreRelease+0x5e>
 80086c2:	4b0c      	ldr	r3, [pc, #48]	@ (80086f4 <osSemaphoreRelease+0x68>)
 80086c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086c8:	601a      	str	r2, [r3, #0]
 80086ca:	f3bf 8f4f 	dsb	sy
 80086ce:	f3bf 8f6f 	isb	sy
 80086d2:	e00a      	b.n	80086ea <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80086d4:	2300      	movs	r3, #0
 80086d6:	2200      	movs	r2, #0
 80086d8:	2100      	movs	r1, #0
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 fbb4 	bl	8008e48 <xQueueGenericSend>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d001      	beq.n	80086ea <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80086e6:	23ff      	movs	r3, #255	@ 0xff
 80086e8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80086ea:	68fb      	ldr	r3, [r7, #12]
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}
 80086f4:	e000ed04 	.word	0xe000ed04

080086f8 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80086f8:	b590      	push	{r4, r7, lr}
 80086fa:	b085      	sub	sp, #20
 80086fc:	af02      	add	r7, sp, #8
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d011      	beq.n	800872e <osMessageCreate+0x36>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d00d      	beq.n	800872e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6818      	ldr	r0, [r3, #0]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6859      	ldr	r1, [r3, #4]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	689a      	ldr	r2, [r3, #8]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	2400      	movs	r4, #0
 8008724:	9400      	str	r4, [sp, #0]
 8008726:	f000 f9e3 	bl	8008af0 <xQueueGenericCreateStatic>
 800872a:	4603      	mov	r3, r0
 800872c:	e008      	b.n	8008740 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6818      	ldr	r0, [r3, #0]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	4619      	mov	r1, r3
 800873a:	f000 fa60 	bl	8008bfe <xQueueGenericCreate>
 800873e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8008740:	4618      	mov	r0, r3
 8008742:	370c      	adds	r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	bd90      	pop	{r4, r7, pc}

08008748 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b086      	sub	sp, #24
 800874c:	af00      	add	r7, sp, #0
 800874e:	60f8      	str	r0, [r7, #12]
 8008750:	60b9      	str	r1, [r7, #8]
 8008752:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8008754:	2300      	movs	r3, #0
 8008756:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d101      	bne.n	8008766 <osMessagePut+0x1e>
    ticks = 1;
 8008762:	2301      	movs	r3, #1
 8008764:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8008766:	f7ff fdd1 	bl	800830c <inHandlerMode>
 800876a:	4603      	mov	r3, r0
 800876c:	2b00      	cmp	r3, #0
 800876e:	d018      	beq.n	80087a2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8008770:	f107 0210 	add.w	r2, r7, #16
 8008774:	f107 0108 	add.w	r1, r7, #8
 8008778:	2300      	movs	r3, #0
 800877a:	68f8      	ldr	r0, [r7, #12]
 800877c:	f000 fc6e 	bl	800905c <xQueueGenericSendFromISR>
 8008780:	4603      	mov	r3, r0
 8008782:	2b01      	cmp	r3, #1
 8008784:	d001      	beq.n	800878a <osMessagePut+0x42>
      return osErrorOS;
 8008786:	23ff      	movs	r3, #255	@ 0xff
 8008788:	e018      	b.n	80087bc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d014      	beq.n	80087ba <osMessagePut+0x72>
 8008790:	4b0c      	ldr	r3, [pc, #48]	@ (80087c4 <osMessagePut+0x7c>)
 8008792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008796:	601a      	str	r2, [r3, #0]
 8008798:	f3bf 8f4f 	dsb	sy
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	e00b      	b.n	80087ba <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80087a2:	f107 0108 	add.w	r1, r7, #8
 80087a6:	2300      	movs	r3, #0
 80087a8:	697a      	ldr	r2, [r7, #20]
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	f000 fb4c 	bl	8008e48 <xQueueGenericSend>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d001      	beq.n	80087ba <osMessagePut+0x72>
      return osErrorOS;
 80087b6:	23ff      	movs	r3, #255	@ 0xff
 80087b8:	e000      	b.n	80087bc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3718      	adds	r7, #24
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}
 80087c4:	e000ed04 	.word	0xe000ed04

080087c8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80087c8:	b590      	push	{r4, r7, lr}
 80087ca:	b08b      	sub	sp, #44	@ 0x2c
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	60f8      	str	r0, [r7, #12]
 80087d0:	60b9      	str	r1, [r7, #8]
 80087d2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80087d8:	2300      	movs	r3, #0
 80087da:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d10a      	bne.n	80087f8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80087e2:	2380      	movs	r3, #128	@ 0x80
 80087e4:	617b      	str	r3, [r7, #20]
    return event;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	461c      	mov	r4, r3
 80087ea:	f107 0314 	add.w	r3, r7, #20
 80087ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80087f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80087f6:	e054      	b.n	80088a2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80087f8:	2300      	movs	r3, #0
 80087fa:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80087fc:	2300      	movs	r3, #0
 80087fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008806:	d103      	bne.n	8008810 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8008808:	f04f 33ff 	mov.w	r3, #4294967295
 800880c:	627b      	str	r3, [r7, #36]	@ 0x24
 800880e:	e009      	b.n	8008824 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d006      	beq.n	8008824 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800881a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800881c:	2b00      	cmp	r3, #0
 800881e:	d101      	bne.n	8008824 <osMessageGet+0x5c>
      ticks = 1;
 8008820:	2301      	movs	r3, #1
 8008822:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8008824:	f7ff fd72 	bl	800830c <inHandlerMode>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d01c      	beq.n	8008868 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800882e:	f107 0220 	add.w	r2, r7, #32
 8008832:	f107 0314 	add.w	r3, r7, #20
 8008836:	3304      	adds	r3, #4
 8008838:	4619      	mov	r1, r3
 800883a:	68b8      	ldr	r0, [r7, #8]
 800883c:	f000 ff4a 	bl	80096d4 <xQueueReceiveFromISR>
 8008840:	4603      	mov	r3, r0
 8008842:	2b01      	cmp	r3, #1
 8008844:	d102      	bne.n	800884c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8008846:	2310      	movs	r3, #16
 8008848:	617b      	str	r3, [r7, #20]
 800884a:	e001      	b.n	8008850 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800884c:	2300      	movs	r3, #0
 800884e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008850:	6a3b      	ldr	r3, [r7, #32]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d01d      	beq.n	8008892 <osMessageGet+0xca>
 8008856:	4b15      	ldr	r3, [pc, #84]	@ (80088ac <osMessageGet+0xe4>)
 8008858:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800885c:	601a      	str	r2, [r3, #0]
 800885e:	f3bf 8f4f 	dsb	sy
 8008862:	f3bf 8f6f 	isb	sy
 8008866:	e014      	b.n	8008892 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8008868:	f107 0314 	add.w	r3, r7, #20
 800886c:	3304      	adds	r3, #4
 800886e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008870:	4619      	mov	r1, r3
 8008872:	68b8      	ldr	r0, [r7, #8]
 8008874:	f000 fd2e 	bl	80092d4 <xQueueReceive>
 8008878:	4603      	mov	r3, r0
 800887a:	2b01      	cmp	r3, #1
 800887c:	d102      	bne.n	8008884 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800887e:	2310      	movs	r3, #16
 8008880:	617b      	str	r3, [r7, #20]
 8008882:	e006      	b.n	8008892 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8008884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008886:	2b00      	cmp	r3, #0
 8008888:	d101      	bne.n	800888e <osMessageGet+0xc6>
 800888a:	2300      	movs	r3, #0
 800888c:	e000      	b.n	8008890 <osMessageGet+0xc8>
 800888e:	2340      	movs	r3, #64	@ 0x40
 8008890:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	461c      	mov	r4, r3
 8008896:	f107 0314 	add.w	r3, r7, #20
 800889a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800889e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80088a2:	68f8      	ldr	r0, [r7, #12]
 80088a4:	372c      	adds	r7, #44	@ 0x2c
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd90      	pop	{r4, r7, pc}
 80088aa:	bf00      	nop
 80088ac:	e000ed04 	.word	0xe000ed04

080088b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f103 0208 	add.w	r2, r3, #8
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f04f 32ff 	mov.w	r2, #4294967295
 80088c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f103 0208 	add.w	r2, r3, #8
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f103 0208 	add.w	r2, r3, #8
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80088e4:	bf00      	nop
 80088e6:	370c      	adds	r7, #12
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr

080088f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80088fe:	bf00      	nop
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr

0800890a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800890a:	b480      	push	{r7}
 800890c:	b085      	sub	sp, #20
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
 8008912:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	68fa      	ldr	r2, [r7, #12]
 800891e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	689a      	ldr	r2, [r3, #8]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	683a      	ldr	r2, [r7, #0]
 800892e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	683a      	ldr	r2, [r7, #0]
 8008934:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	1c5a      	adds	r2, r3, #1
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	601a      	str	r2, [r3, #0]
}
 8008946:	bf00      	nop
 8008948:	3714      	adds	r7, #20
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr

08008952 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008952:	b480      	push	{r7}
 8008954:	b085      	sub	sp, #20
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
 800895a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008968:	d103      	bne.n	8008972 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	691b      	ldr	r3, [r3, #16]
 800896e:	60fb      	str	r3, [r7, #12]
 8008970:	e00c      	b.n	800898c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	3308      	adds	r3, #8
 8008976:	60fb      	str	r3, [r7, #12]
 8008978:	e002      	b.n	8008980 <vListInsert+0x2e>
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68ba      	ldr	r2, [r7, #8]
 8008988:	429a      	cmp	r2, r3
 800898a:	d2f6      	bcs.n	800897a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	685a      	ldr	r2, [r3, #4]
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	683a      	ldr	r2, [r7, #0]
 800899a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	683a      	ldr	r2, [r7, #0]
 80089a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	1c5a      	adds	r2, r3, #1
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	601a      	str	r2, [r3, #0]
}
 80089b8:	bf00      	nop
 80089ba:	3714      	adds	r7, #20
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	6892      	ldr	r2, [r2, #8]
 80089da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	6852      	ldr	r2, [r2, #4]
 80089e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	687a      	ldr	r2, [r7, #4]
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d103      	bne.n	80089f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	689a      	ldr	r2, [r3, #8]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2200      	movs	r2, #0
 80089fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	1e5a      	subs	r2, r3, #1
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3714      	adds	r7, #20
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b084      	sub	sp, #16
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d10d      	bne.n	8008a48 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a30:	b672      	cpsid	i
 8008a32:	f383 8811 	msr	BASEPRI, r3
 8008a36:	f3bf 8f6f 	isb	sy
 8008a3a:	f3bf 8f4f 	dsb	sy
 8008a3e:	b662      	cpsie	i
 8008a40:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a42:	bf00      	nop
 8008a44:	bf00      	nop
 8008a46:	e7fd      	b.n	8008a44 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008a48:	f002 fa20 	bl	800ae8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681a      	ldr	r2, [r3, #0]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a54:	68f9      	ldr	r1, [r7, #12]
 8008a56:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a58:	fb01 f303 	mul.w	r3, r1, r3
 8008a5c:	441a      	add	r2, r3
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	68f9      	ldr	r1, [r7, #12]
 8008a7c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a7e:	fb01 f303 	mul.w	r3, r1, r3
 8008a82:	441a      	add	r2, r3
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	22ff      	movs	r2, #255	@ 0xff
 8008a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	22ff      	movs	r2, #255	@ 0xff
 8008a94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d114      	bne.n	8008ac8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	691b      	ldr	r3, [r3, #16]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d01a      	beq.n	8008adc <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	3310      	adds	r3, #16
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f001 fccc 	bl	800a448 <xTaskRemoveFromEventList>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d012      	beq.n	8008adc <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8008aec <xQueueGenericReset+0xd4>)
 8008ab8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008abc:	601a      	str	r2, [r3, #0]
 8008abe:	f3bf 8f4f 	dsb	sy
 8008ac2:	f3bf 8f6f 	isb	sy
 8008ac6:	e009      	b.n	8008adc <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	3310      	adds	r3, #16
 8008acc:	4618      	mov	r0, r3
 8008ace:	f7ff feef 	bl	80088b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	3324      	adds	r3, #36	@ 0x24
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7ff feea 	bl	80088b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008adc:	f002 fa0c 	bl	800aef8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ae0:	2301      	movs	r3, #1
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3710      	adds	r7, #16
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	e000ed04 	.word	0xe000ed04

08008af0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b08e      	sub	sp, #56	@ 0x38
 8008af4:	af02      	add	r7, sp, #8
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	60b9      	str	r1, [r7, #8]
 8008afa:	607a      	str	r2, [r7, #4]
 8008afc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d10d      	bne.n	8008b20 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8008b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b08:	b672      	cpsid	i
 8008b0a:	f383 8811 	msr	BASEPRI, r3
 8008b0e:	f3bf 8f6f 	isb	sy
 8008b12:	f3bf 8f4f 	dsb	sy
 8008b16:	b662      	cpsie	i
 8008b18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b1a:	bf00      	nop
 8008b1c:	bf00      	nop
 8008b1e:	e7fd      	b.n	8008b1c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d10d      	bne.n	8008b42 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8008b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2a:	b672      	cpsid	i
 8008b2c:	f383 8811 	msr	BASEPRI, r3
 8008b30:	f3bf 8f6f 	isb	sy
 8008b34:	f3bf 8f4f 	dsb	sy
 8008b38:	b662      	cpsie	i
 8008b3a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b3c:	bf00      	nop
 8008b3e:	bf00      	nop
 8008b40:	e7fd      	b.n	8008b3e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d002      	beq.n	8008b4e <xQueueGenericCreateStatic+0x5e>
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d001      	beq.n	8008b52 <xQueueGenericCreateStatic+0x62>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e000      	b.n	8008b54 <xQueueGenericCreateStatic+0x64>
 8008b52:	2300      	movs	r3, #0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d10d      	bne.n	8008b74 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8008b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5c:	b672      	cpsid	i
 8008b5e:	f383 8811 	msr	BASEPRI, r3
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	f3bf 8f4f 	dsb	sy
 8008b6a:	b662      	cpsie	i
 8008b6c:	623b      	str	r3, [r7, #32]
}
 8008b6e:	bf00      	nop
 8008b70:	bf00      	nop
 8008b72:	e7fd      	b.n	8008b70 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d102      	bne.n	8008b80 <xQueueGenericCreateStatic+0x90>
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d101      	bne.n	8008b84 <xQueueGenericCreateStatic+0x94>
 8008b80:	2301      	movs	r3, #1
 8008b82:	e000      	b.n	8008b86 <xQueueGenericCreateStatic+0x96>
 8008b84:	2300      	movs	r3, #0
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d10d      	bne.n	8008ba6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8e:	b672      	cpsid	i
 8008b90:	f383 8811 	msr	BASEPRI, r3
 8008b94:	f3bf 8f6f 	isb	sy
 8008b98:	f3bf 8f4f 	dsb	sy
 8008b9c:	b662      	cpsie	i
 8008b9e:	61fb      	str	r3, [r7, #28]
}
 8008ba0:	bf00      	nop
 8008ba2:	bf00      	nop
 8008ba4:	e7fd      	b.n	8008ba2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008ba6:	2348      	movs	r3, #72	@ 0x48
 8008ba8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	2b48      	cmp	r3, #72	@ 0x48
 8008bae:	d00d      	beq.n	8008bcc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb4:	b672      	cpsid	i
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	b662      	cpsie	i
 8008bc4:	61bb      	str	r3, [r7, #24]
}
 8008bc6:	bf00      	nop
 8008bc8:	bf00      	nop
 8008bca:	e7fd      	b.n	8008bc8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008bcc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d00d      	beq.n	8008bf4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bda:	2201      	movs	r2, #1
 8008bdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008be0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008be6:	9300      	str	r3, [sp, #0]
 8008be8:	4613      	mov	r3, r2
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	68b9      	ldr	r1, [r7, #8]
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f000 f848 	bl	8008c84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3730      	adds	r7, #48	@ 0x30
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b08a      	sub	sp, #40	@ 0x28
 8008c02:	af02      	add	r7, sp, #8
 8008c04:	60f8      	str	r0, [r7, #12]
 8008c06:	60b9      	str	r1, [r7, #8]
 8008c08:	4613      	mov	r3, r2
 8008c0a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d10d      	bne.n	8008c2e <xQueueGenericCreate+0x30>
	__asm volatile
 8008c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c16:	b672      	cpsid	i
 8008c18:	f383 8811 	msr	BASEPRI, r3
 8008c1c:	f3bf 8f6f 	isb	sy
 8008c20:	f3bf 8f4f 	dsb	sy
 8008c24:	b662      	cpsie	i
 8008c26:	613b      	str	r3, [r7, #16]
}
 8008c28:	bf00      	nop
 8008c2a:	bf00      	nop
 8008c2c:	e7fd      	b.n	8008c2a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d102      	bne.n	8008c3a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008c34:	2300      	movs	r3, #0
 8008c36:	61fb      	str	r3, [r7, #28]
 8008c38:	e004      	b.n	8008c44 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	68ba      	ldr	r2, [r7, #8]
 8008c3e:	fb02 f303 	mul.w	r3, r2, r3
 8008c42:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	3348      	adds	r3, #72	@ 0x48
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f002 fa4d 	bl	800b0e8 <pvPortMalloc>
 8008c4e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d011      	beq.n	8008c7a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	3348      	adds	r3, #72	@ 0x48
 8008c5e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008c60:	69bb      	ldr	r3, [r7, #24]
 8008c62:	2200      	movs	r2, #0
 8008c64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c68:	79fa      	ldrb	r2, [r7, #7]
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	4613      	mov	r3, r2
 8008c70:	697a      	ldr	r2, [r7, #20]
 8008c72:	68b9      	ldr	r1, [r7, #8]
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f000 f805 	bl	8008c84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c7a:	69bb      	ldr	r3, [r7, #24]
	}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3720      	adds	r7, #32
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	607a      	str	r2, [r7, #4]
 8008c90:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d103      	bne.n	8008ca0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008c98:	69bb      	ldr	r3, [r7, #24]
 8008c9a:	69ba      	ldr	r2, [r7, #24]
 8008c9c:	601a      	str	r2, [r3, #0]
 8008c9e:	e002      	b.n	8008ca6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008cac:	69bb      	ldr	r3, [r7, #24]
 8008cae:	68ba      	ldr	r2, [r7, #8]
 8008cb0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008cb2:	2101      	movs	r1, #1
 8008cb4:	69b8      	ldr	r0, [r7, #24]
 8008cb6:	f7ff feaf 	bl	8008a18 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008cba:	bf00      	nop
 8008cbc:	3710      	adds	r7, #16
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}

08008cc2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008cc2:	b580      	push	{r7, lr}
 8008cc4:	b082      	sub	sp, #8
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00e      	beq.n	8008cee <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	2100      	movs	r1, #0
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 f8ad 	bl	8008e48 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008cee:	bf00      	nop
 8008cf0:	3708      	adds	r7, #8
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}

08008cf6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008cf6:	b580      	push	{r7, lr}
 8008cf8:	b086      	sub	sp, #24
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008d00:	2301      	movs	r3, #1
 8008d02:	617b      	str	r3, [r7, #20]
 8008d04:	2300      	movs	r3, #0
 8008d06:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008d08:	79fb      	ldrb	r3, [r7, #7]
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	6939      	ldr	r1, [r7, #16]
 8008d0e:	6978      	ldr	r0, [r7, #20]
 8008d10:	f7ff ff75 	bl	8008bfe <xQueueGenericCreate>
 8008d14:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008d16:	68f8      	ldr	r0, [r7, #12]
 8008d18:	f7ff ffd3 	bl	8008cc2 <prvInitialiseMutex>

		return xNewQueue;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
	}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3718      	adds	r7, #24
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}

08008d26 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8008d26:	b580      	push	{r7, lr}
 8008d28:	b088      	sub	sp, #32
 8008d2a:	af02      	add	r7, sp, #8
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	6039      	str	r1, [r7, #0]
 8008d30:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008d32:	2301      	movs	r3, #1
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	2300      	movs	r3, #0
 8008d38:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008d3a:	79fb      	ldrb	r3, [r7, #7]
 8008d3c:	9300      	str	r3, [sp, #0]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	2200      	movs	r2, #0
 8008d42:	6939      	ldr	r1, [r7, #16]
 8008d44:	6978      	ldr	r0, [r7, #20]
 8008d46:	f7ff fed3 	bl	8008af0 <xQueueGenericCreateStatic>
 8008d4a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f7ff ffb8 	bl	8008cc2 <prvInitialiseMutex>

		return xNewQueue;
 8008d52:	68fb      	ldr	r3, [r7, #12]
	}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3718      	adds	r7, #24
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b08a      	sub	sp, #40	@ 0x28
 8008d60:	af02      	add	r7, sp, #8
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10d      	bne.n	8008d8a <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 8008d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d72:	b672      	cpsid	i
 8008d74:	f383 8811 	msr	BASEPRI, r3
 8008d78:	f3bf 8f6f 	isb	sy
 8008d7c:	f3bf 8f4f 	dsb	sy
 8008d80:	b662      	cpsie	i
 8008d82:	61bb      	str	r3, [r7, #24]
}
 8008d84:	bf00      	nop
 8008d86:	bf00      	nop
 8008d88:	e7fd      	b.n	8008d86 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008d8a:	68ba      	ldr	r2, [r7, #8]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d90d      	bls.n	8008dae <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 8008d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d96:	b672      	cpsid	i
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	b662      	cpsie	i
 8008da6:	617b      	str	r3, [r7, #20]
}
 8008da8:	bf00      	nop
 8008daa:	bf00      	nop
 8008dac:	e7fd      	b.n	8008daa <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008dae:	2302      	movs	r3, #2
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	2100      	movs	r1, #0
 8008db8:	68f8      	ldr	r0, [r7, #12]
 8008dba:	f7ff fe99 	bl	8008af0 <xQueueGenericCreateStatic>
 8008dbe:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d002      	beq.n	8008dcc <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008dc6:	69fb      	ldr	r3, [r7, #28]
 8008dc8:	68ba      	ldr	r2, [r7, #8]
 8008dca:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008dcc:	69fb      	ldr	r3, [r7, #28]
	}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3720      	adds	r7, #32
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b086      	sub	sp, #24
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
 8008dde:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d10d      	bne.n	8008e02 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 8008de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dea:	b672      	cpsid	i
 8008dec:	f383 8811 	msr	BASEPRI, r3
 8008df0:	f3bf 8f6f 	isb	sy
 8008df4:	f3bf 8f4f 	dsb	sy
 8008df8:	b662      	cpsie	i
 8008dfa:	613b      	str	r3, [r7, #16]
}
 8008dfc:	bf00      	nop
 8008dfe:	bf00      	nop
 8008e00:	e7fd      	b.n	8008dfe <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008e02:	683a      	ldr	r2, [r7, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d90d      	bls.n	8008e26 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 8008e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e0e:	b672      	cpsid	i
 8008e10:	f383 8811 	msr	BASEPRI, r3
 8008e14:	f3bf 8f6f 	isb	sy
 8008e18:	f3bf 8f4f 	dsb	sy
 8008e1c:	b662      	cpsie	i
 8008e1e:	60fb      	str	r3, [r7, #12]
}
 8008e20:	bf00      	nop
 8008e22:	bf00      	nop
 8008e24:	e7fd      	b.n	8008e22 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008e26:	2202      	movs	r2, #2
 8008e28:	2100      	movs	r1, #0
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f7ff fee7 	bl	8008bfe <xQueueGenericCreate>
 8008e30:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d002      	beq.n	8008e3e <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	683a      	ldr	r2, [r7, #0]
 8008e3c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008e3e:	697b      	ldr	r3, [r7, #20]
	}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3718      	adds	r7, #24
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b08e      	sub	sp, #56	@ 0x38
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	607a      	str	r2, [r7, #4]
 8008e54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008e56:	2300      	movs	r3, #0
 8008e58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d10d      	bne.n	8008e80 <xQueueGenericSend+0x38>
	__asm volatile
 8008e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e68:	b672      	cpsid	i
 8008e6a:	f383 8811 	msr	BASEPRI, r3
 8008e6e:	f3bf 8f6f 	isb	sy
 8008e72:	f3bf 8f4f 	dsb	sy
 8008e76:	b662      	cpsie	i
 8008e78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008e7a:	bf00      	nop
 8008e7c:	bf00      	nop
 8008e7e:	e7fd      	b.n	8008e7c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d103      	bne.n	8008e8e <xQueueGenericSend+0x46>
 8008e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d101      	bne.n	8008e92 <xQueueGenericSend+0x4a>
 8008e8e:	2301      	movs	r3, #1
 8008e90:	e000      	b.n	8008e94 <xQueueGenericSend+0x4c>
 8008e92:	2300      	movs	r3, #0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d10d      	bne.n	8008eb4 <xQueueGenericSend+0x6c>
	__asm volatile
 8008e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9c:	b672      	cpsid	i
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	b662      	cpsie	i
 8008eac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008eae:	bf00      	nop
 8008eb0:	bf00      	nop
 8008eb2:	e7fd      	b.n	8008eb0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	2b02      	cmp	r3, #2
 8008eb8:	d103      	bne.n	8008ec2 <xQueueGenericSend+0x7a>
 8008eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d101      	bne.n	8008ec6 <xQueueGenericSend+0x7e>
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	e000      	b.n	8008ec8 <xQueueGenericSend+0x80>
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d10d      	bne.n	8008ee8 <xQueueGenericSend+0xa0>
	__asm volatile
 8008ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed0:	b672      	cpsid	i
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	b662      	cpsie	i
 8008ee0:	623b      	str	r3, [r7, #32]
}
 8008ee2:	bf00      	nop
 8008ee4:	bf00      	nop
 8008ee6:	e7fd      	b.n	8008ee4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ee8:	f001 fc7c 	bl	800a7e4 <xTaskGetSchedulerState>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d102      	bne.n	8008ef8 <xQueueGenericSend+0xb0>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d101      	bne.n	8008efc <xQueueGenericSend+0xb4>
 8008ef8:	2301      	movs	r3, #1
 8008efa:	e000      	b.n	8008efe <xQueueGenericSend+0xb6>
 8008efc:	2300      	movs	r3, #0
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10d      	bne.n	8008f1e <xQueueGenericSend+0xd6>
	__asm volatile
 8008f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f06:	b672      	cpsid	i
 8008f08:	f383 8811 	msr	BASEPRI, r3
 8008f0c:	f3bf 8f6f 	isb	sy
 8008f10:	f3bf 8f4f 	dsb	sy
 8008f14:	b662      	cpsie	i
 8008f16:	61fb      	str	r3, [r7, #28]
}
 8008f18:	bf00      	nop
 8008f1a:	bf00      	nop
 8008f1c:	e7fd      	b.n	8008f1a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f1e:	f001 ffb5 	bl	800ae8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d302      	bcc.n	8008f34 <xQueueGenericSend+0xec>
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d129      	bne.n	8008f88 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008f34:	683a      	ldr	r2, [r7, #0]
 8008f36:	68b9      	ldr	r1, [r7, #8]
 8008f38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f3a:	f000 fc6b 	bl	8009814 <prvCopyDataToQueue>
 8008f3e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d010      	beq.n	8008f6a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4a:	3324      	adds	r3, #36	@ 0x24
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f001 fa7b 	bl	800a448 <xTaskRemoveFromEventList>
 8008f52:	4603      	mov	r3, r0
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d013      	beq.n	8008f80 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008f58:	4b3f      	ldr	r3, [pc, #252]	@ (8009058 <xQueueGenericSend+0x210>)
 8008f5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f5e:	601a      	str	r2, [r3, #0]
 8008f60:	f3bf 8f4f 	dsb	sy
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	e00a      	b.n	8008f80 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d007      	beq.n	8008f80 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008f70:	4b39      	ldr	r3, [pc, #228]	@ (8009058 <xQueueGenericSend+0x210>)
 8008f72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f76:	601a      	str	r2, [r3, #0]
 8008f78:	f3bf 8f4f 	dsb	sy
 8008f7c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008f80:	f001 ffba 	bl	800aef8 <vPortExitCritical>
				return pdPASS;
 8008f84:	2301      	movs	r3, #1
 8008f86:	e063      	b.n	8009050 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d103      	bne.n	8008f96 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f8e:	f001 ffb3 	bl	800aef8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008f92:	2300      	movs	r3, #0
 8008f94:	e05c      	b.n	8009050 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d106      	bne.n	8008faa <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f9c:	f107 0314 	add.w	r3, r7, #20
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f001 fab7 	bl	800a514 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008faa:	f001 ffa5 	bl	800aef8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008fae:	f001 f831 	bl	800a014 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008fb2:	f001 ff6b 	bl	800ae8c <vPortEnterCritical>
 8008fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008fbc:	b25b      	sxtb	r3, r3
 8008fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc2:	d103      	bne.n	8008fcc <xQueueGenericSend+0x184>
 8008fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008fd2:	b25b      	sxtb	r3, r3
 8008fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fd8:	d103      	bne.n	8008fe2 <xQueueGenericSend+0x19a>
 8008fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008fe2:	f001 ff89 	bl	800aef8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008fe6:	1d3a      	adds	r2, r7, #4
 8008fe8:	f107 0314 	add.w	r3, r7, #20
 8008fec:	4611      	mov	r1, r2
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f001 faa6 	bl	800a540 <xTaskCheckForTimeOut>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d124      	bne.n	8009044 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008ffa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ffc:	f000 fd02 	bl	8009a04 <prvIsQueueFull>
 8009000:	4603      	mov	r3, r0
 8009002:	2b00      	cmp	r3, #0
 8009004:	d018      	beq.n	8009038 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009008:	3310      	adds	r3, #16
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	4611      	mov	r1, r2
 800900e:	4618      	mov	r0, r3
 8009010:	f001 f9f2 	bl	800a3f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009014:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009016:	f000 fc8d 	bl	8009934 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800901a:	f001 f809 	bl	800a030 <xTaskResumeAll>
 800901e:	4603      	mov	r3, r0
 8009020:	2b00      	cmp	r3, #0
 8009022:	f47f af7c 	bne.w	8008f1e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8009026:	4b0c      	ldr	r3, [pc, #48]	@ (8009058 <xQueueGenericSend+0x210>)
 8009028:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800902c:	601a      	str	r2, [r3, #0]
 800902e:	f3bf 8f4f 	dsb	sy
 8009032:	f3bf 8f6f 	isb	sy
 8009036:	e772      	b.n	8008f1e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009038:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800903a:	f000 fc7b 	bl	8009934 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800903e:	f000 fff7 	bl	800a030 <xTaskResumeAll>
 8009042:	e76c      	b.n	8008f1e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009044:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009046:	f000 fc75 	bl	8009934 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800904a:	f000 fff1 	bl	800a030 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800904e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009050:	4618      	mov	r0, r3
 8009052:	3738      	adds	r7, #56	@ 0x38
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}
 8009058:	e000ed04 	.word	0xe000ed04

0800905c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b08e      	sub	sp, #56	@ 0x38
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
 8009068:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800906e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009070:	2b00      	cmp	r3, #0
 8009072:	d10d      	bne.n	8009090 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8009074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009078:	b672      	cpsid	i
 800907a:	f383 8811 	msr	BASEPRI, r3
 800907e:	f3bf 8f6f 	isb	sy
 8009082:	f3bf 8f4f 	dsb	sy
 8009086:	b662      	cpsie	i
 8009088:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800908a:	bf00      	nop
 800908c:	bf00      	nop
 800908e:	e7fd      	b.n	800908c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d103      	bne.n	800909e <xQueueGenericSendFromISR+0x42>
 8009096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800909a:	2b00      	cmp	r3, #0
 800909c:	d101      	bne.n	80090a2 <xQueueGenericSendFromISR+0x46>
 800909e:	2301      	movs	r3, #1
 80090a0:	e000      	b.n	80090a4 <xQueueGenericSendFromISR+0x48>
 80090a2:	2300      	movs	r3, #0
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d10d      	bne.n	80090c4 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80090a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ac:	b672      	cpsid	i
 80090ae:	f383 8811 	msr	BASEPRI, r3
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	f3bf 8f4f 	dsb	sy
 80090ba:	b662      	cpsie	i
 80090bc:	623b      	str	r3, [r7, #32]
}
 80090be:	bf00      	nop
 80090c0:	bf00      	nop
 80090c2:	e7fd      	b.n	80090c0 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	2b02      	cmp	r3, #2
 80090c8:	d103      	bne.n	80090d2 <xQueueGenericSendFromISR+0x76>
 80090ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d101      	bne.n	80090d6 <xQueueGenericSendFromISR+0x7a>
 80090d2:	2301      	movs	r3, #1
 80090d4:	e000      	b.n	80090d8 <xQueueGenericSendFromISR+0x7c>
 80090d6:	2300      	movs	r3, #0
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d10d      	bne.n	80090f8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80090dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e0:	b672      	cpsid	i
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	b662      	cpsie	i
 80090f0:	61fb      	str	r3, [r7, #28]
}
 80090f2:	bf00      	nop
 80090f4:	bf00      	nop
 80090f6:	e7fd      	b.n	80090f4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80090f8:	f001 ffb0 	bl	800b05c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80090fc:	f3ef 8211 	mrs	r2, BASEPRI
 8009100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009104:	b672      	cpsid	i
 8009106:	f383 8811 	msr	BASEPRI, r3
 800910a:	f3bf 8f6f 	isb	sy
 800910e:	f3bf 8f4f 	dsb	sy
 8009112:	b662      	cpsie	i
 8009114:	61ba      	str	r2, [r7, #24]
 8009116:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009118:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800911a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800911c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009124:	429a      	cmp	r2, r3
 8009126:	d302      	bcc.n	800912e <xQueueGenericSendFromISR+0xd2>
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	2b02      	cmp	r3, #2
 800912c:	d12c      	bne.n	8009188 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800912e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009130:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009134:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009138:	683a      	ldr	r2, [r7, #0]
 800913a:	68b9      	ldr	r1, [r7, #8]
 800913c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800913e:	f000 fb69 	bl	8009814 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009142:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8009146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800914a:	d112      	bne.n	8009172 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800914c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009150:	2b00      	cmp	r3, #0
 8009152:	d016      	beq.n	8009182 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009156:	3324      	adds	r3, #36	@ 0x24
 8009158:	4618      	mov	r0, r3
 800915a:	f001 f975 	bl	800a448 <xTaskRemoveFromEventList>
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d00e      	beq.n	8009182 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d00b      	beq.n	8009182 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2201      	movs	r2, #1
 800916e:	601a      	str	r2, [r3, #0]
 8009170:	e007      	b.n	8009182 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009172:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009176:	3301      	adds	r3, #1
 8009178:	b2db      	uxtb	r3, r3
 800917a:	b25a      	sxtb	r2, r3
 800917c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009182:	2301      	movs	r3, #1
 8009184:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8009186:	e001      	b.n	800918c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009188:	2300      	movs	r3, #0
 800918a:	637b      	str	r3, [r7, #52]	@ 0x34
 800918c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800918e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009196:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800919a:	4618      	mov	r0, r3
 800919c:	3738      	adds	r7, #56	@ 0x38
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}

080091a2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80091a2:	b580      	push	{r7, lr}
 80091a4:	b08e      	sub	sp, #56	@ 0x38
 80091a6:	af00      	add	r7, sp, #0
 80091a8:	6078      	str	r0, [r7, #4]
 80091aa:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80091b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d10d      	bne.n	80091d2 <xQueueGiveFromISR+0x30>
	__asm volatile
 80091b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ba:	b672      	cpsid	i
 80091bc:	f383 8811 	msr	BASEPRI, r3
 80091c0:	f3bf 8f6f 	isb	sy
 80091c4:	f3bf 8f4f 	dsb	sy
 80091c8:	b662      	cpsie	i
 80091ca:	623b      	str	r3, [r7, #32]
}
 80091cc:	bf00      	nop
 80091ce:	bf00      	nop
 80091d0:	e7fd      	b.n	80091ce <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80091d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00d      	beq.n	80091f6 <xQueueGiveFromISR+0x54>
	__asm volatile
 80091da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091de:	b672      	cpsid	i
 80091e0:	f383 8811 	msr	BASEPRI, r3
 80091e4:	f3bf 8f6f 	isb	sy
 80091e8:	f3bf 8f4f 	dsb	sy
 80091ec:	b662      	cpsie	i
 80091ee:	61fb      	str	r3, [r7, #28]
}
 80091f0:	bf00      	nop
 80091f2:	bf00      	nop
 80091f4:	e7fd      	b.n	80091f2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80091f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d103      	bne.n	8009206 <xQueueGiveFromISR+0x64>
 80091fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d101      	bne.n	800920a <xQueueGiveFromISR+0x68>
 8009206:	2301      	movs	r3, #1
 8009208:	e000      	b.n	800920c <xQueueGiveFromISR+0x6a>
 800920a:	2300      	movs	r3, #0
 800920c:	2b00      	cmp	r3, #0
 800920e:	d10d      	bne.n	800922c <xQueueGiveFromISR+0x8a>
	__asm volatile
 8009210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009214:	b672      	cpsid	i
 8009216:	f383 8811 	msr	BASEPRI, r3
 800921a:	f3bf 8f6f 	isb	sy
 800921e:	f3bf 8f4f 	dsb	sy
 8009222:	b662      	cpsie	i
 8009224:	61bb      	str	r3, [r7, #24]
}
 8009226:	bf00      	nop
 8009228:	bf00      	nop
 800922a:	e7fd      	b.n	8009228 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800922c:	f001 ff16 	bl	800b05c <vPortValidateInterruptPriority>
	__asm volatile
 8009230:	f3ef 8211 	mrs	r2, BASEPRI
 8009234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009238:	b672      	cpsid	i
 800923a:	f383 8811 	msr	BASEPRI, r3
 800923e:	f3bf 8f6f 	isb	sy
 8009242:	f3bf 8f4f 	dsb	sy
 8009246:	b662      	cpsie	i
 8009248:	617a      	str	r2, [r7, #20]
 800924a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800924c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800924e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009254:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800925a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800925c:	429a      	cmp	r2, r3
 800925e:	d22b      	bcs.n	80092b8 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009262:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009266:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800926a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800926c:	1c5a      	adds	r2, r3, #1
 800926e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009270:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009272:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800927a:	d112      	bne.n	80092a2 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800927c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009280:	2b00      	cmp	r3, #0
 8009282:	d016      	beq.n	80092b2 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009286:	3324      	adds	r3, #36	@ 0x24
 8009288:	4618      	mov	r0, r3
 800928a:	f001 f8dd 	bl	800a448 <xTaskRemoveFromEventList>
 800928e:	4603      	mov	r3, r0
 8009290:	2b00      	cmp	r3, #0
 8009292:	d00e      	beq.n	80092b2 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d00b      	beq.n	80092b2 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	2201      	movs	r2, #1
 800929e:	601a      	str	r2, [r3, #0]
 80092a0:	e007      	b.n	80092b2 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80092a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092a6:	3301      	adds	r3, #1
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	b25a      	sxtb	r2, r3
 80092ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80092b2:	2301      	movs	r3, #1
 80092b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80092b6:	e001      	b.n	80092bc <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80092b8:	2300      	movs	r3, #0
 80092ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80092bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092be:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f383 8811 	msr	BASEPRI, r3
}
 80092c6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80092c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3738      	adds	r7, #56	@ 0x38
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
	...

080092d4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b08c      	sub	sp, #48	@ 0x30
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80092e0:	2300      	movs	r3, #0
 80092e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80092e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d10d      	bne.n	800930a <xQueueReceive+0x36>
	__asm volatile
 80092ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f2:	b672      	cpsid	i
 80092f4:	f383 8811 	msr	BASEPRI, r3
 80092f8:	f3bf 8f6f 	isb	sy
 80092fc:	f3bf 8f4f 	dsb	sy
 8009300:	b662      	cpsie	i
 8009302:	623b      	str	r3, [r7, #32]
}
 8009304:	bf00      	nop
 8009306:	bf00      	nop
 8009308:	e7fd      	b.n	8009306 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d103      	bne.n	8009318 <xQueueReceive+0x44>
 8009310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009314:	2b00      	cmp	r3, #0
 8009316:	d101      	bne.n	800931c <xQueueReceive+0x48>
 8009318:	2301      	movs	r3, #1
 800931a:	e000      	b.n	800931e <xQueueReceive+0x4a>
 800931c:	2300      	movs	r3, #0
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10d      	bne.n	800933e <xQueueReceive+0x6a>
	__asm volatile
 8009322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009326:	b672      	cpsid	i
 8009328:	f383 8811 	msr	BASEPRI, r3
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	b662      	cpsie	i
 8009336:	61fb      	str	r3, [r7, #28]
}
 8009338:	bf00      	nop
 800933a:	bf00      	nop
 800933c:	e7fd      	b.n	800933a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800933e:	f001 fa51 	bl	800a7e4 <xTaskGetSchedulerState>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d102      	bne.n	800934e <xQueueReceive+0x7a>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d101      	bne.n	8009352 <xQueueReceive+0x7e>
 800934e:	2301      	movs	r3, #1
 8009350:	e000      	b.n	8009354 <xQueueReceive+0x80>
 8009352:	2300      	movs	r3, #0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d10d      	bne.n	8009374 <xQueueReceive+0xa0>
	__asm volatile
 8009358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800935c:	b672      	cpsid	i
 800935e:	f383 8811 	msr	BASEPRI, r3
 8009362:	f3bf 8f6f 	isb	sy
 8009366:	f3bf 8f4f 	dsb	sy
 800936a:	b662      	cpsie	i
 800936c:	61bb      	str	r3, [r7, #24]
}
 800936e:	bf00      	nop
 8009370:	bf00      	nop
 8009372:	e7fd      	b.n	8009370 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009374:	f001 fd8a 	bl	800ae8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800937a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800937c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800937e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009380:	2b00      	cmp	r3, #0
 8009382:	d01f      	beq.n	80093c4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009384:	68b9      	ldr	r1, [r7, #8]
 8009386:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009388:	f000 faae 	bl	80098e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800938c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938e:	1e5a      	subs	r2, r3, #1
 8009390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009392:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009396:	691b      	ldr	r3, [r3, #16]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d00f      	beq.n	80093bc <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800939c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800939e:	3310      	adds	r3, #16
 80093a0:	4618      	mov	r0, r3
 80093a2:	f001 f851 	bl	800a448 <xTaskRemoveFromEventList>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d007      	beq.n	80093bc <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80093ac:	4b3c      	ldr	r3, [pc, #240]	@ (80094a0 <xQueueReceive+0x1cc>)
 80093ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093b2:	601a      	str	r2, [r3, #0]
 80093b4:	f3bf 8f4f 	dsb	sy
 80093b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80093bc:	f001 fd9c 	bl	800aef8 <vPortExitCritical>
				return pdPASS;
 80093c0:	2301      	movs	r3, #1
 80093c2:	e069      	b.n	8009498 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d103      	bne.n	80093d2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80093ca:	f001 fd95 	bl	800aef8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80093ce:	2300      	movs	r3, #0
 80093d0:	e062      	b.n	8009498 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d106      	bne.n	80093e6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093d8:	f107 0310 	add.w	r3, r7, #16
 80093dc:	4618      	mov	r0, r3
 80093de:	f001 f899 	bl	800a514 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093e2:	2301      	movs	r3, #1
 80093e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093e6:	f001 fd87 	bl	800aef8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093ea:	f000 fe13 	bl	800a014 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093ee:	f001 fd4d 	bl	800ae8c <vPortEnterCritical>
 80093f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093f8:	b25b      	sxtb	r3, r3
 80093fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093fe:	d103      	bne.n	8009408 <xQueueReceive+0x134>
 8009400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009402:	2200      	movs	r2, #0
 8009404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800940a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800940e:	b25b      	sxtb	r3, r3
 8009410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009414:	d103      	bne.n	800941e <xQueueReceive+0x14a>
 8009416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009418:	2200      	movs	r2, #0
 800941a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800941e:	f001 fd6b 	bl	800aef8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009422:	1d3a      	adds	r2, r7, #4
 8009424:	f107 0310 	add.w	r3, r7, #16
 8009428:	4611      	mov	r1, r2
 800942a:	4618      	mov	r0, r3
 800942c:	f001 f888 	bl	800a540 <xTaskCheckForTimeOut>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d123      	bne.n	800947e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009438:	f000 face 	bl	80099d8 <prvIsQueueEmpty>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d017      	beq.n	8009472 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009444:	3324      	adds	r3, #36	@ 0x24
 8009446:	687a      	ldr	r2, [r7, #4]
 8009448:	4611      	mov	r1, r2
 800944a:	4618      	mov	r0, r3
 800944c:	f000 ffd4 	bl	800a3f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009450:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009452:	f000 fa6f 	bl	8009934 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009456:	f000 fdeb 	bl	800a030 <xTaskResumeAll>
 800945a:	4603      	mov	r3, r0
 800945c:	2b00      	cmp	r3, #0
 800945e:	d189      	bne.n	8009374 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8009460:	4b0f      	ldr	r3, [pc, #60]	@ (80094a0 <xQueueReceive+0x1cc>)
 8009462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009466:	601a      	str	r2, [r3, #0]
 8009468:	f3bf 8f4f 	dsb	sy
 800946c:	f3bf 8f6f 	isb	sy
 8009470:	e780      	b.n	8009374 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009472:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009474:	f000 fa5e 	bl	8009934 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009478:	f000 fdda 	bl	800a030 <xTaskResumeAll>
 800947c:	e77a      	b.n	8009374 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800947e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009480:	f000 fa58 	bl	8009934 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009484:	f000 fdd4 	bl	800a030 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009488:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800948a:	f000 faa5 	bl	80099d8 <prvIsQueueEmpty>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	f43f af6f 	beq.w	8009374 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009496:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009498:	4618      	mov	r0, r3
 800949a:	3730      	adds	r7, #48	@ 0x30
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}
 80094a0:	e000ed04 	.word	0xe000ed04

080094a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b08e      	sub	sp, #56	@ 0x38
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80094ae:	2300      	movs	r3, #0
 80094b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80094b6:	2300      	movs	r3, #0
 80094b8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80094ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d10d      	bne.n	80094dc <xQueueSemaphoreTake+0x38>
	__asm volatile
 80094c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c4:	b672      	cpsid	i
 80094c6:	f383 8811 	msr	BASEPRI, r3
 80094ca:	f3bf 8f6f 	isb	sy
 80094ce:	f3bf 8f4f 	dsb	sy
 80094d2:	b662      	cpsie	i
 80094d4:	623b      	str	r3, [r7, #32]
}
 80094d6:	bf00      	nop
 80094d8:	bf00      	nop
 80094da:	e7fd      	b.n	80094d8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80094dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d00d      	beq.n	8009500 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80094e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e8:	b672      	cpsid	i
 80094ea:	f383 8811 	msr	BASEPRI, r3
 80094ee:	f3bf 8f6f 	isb	sy
 80094f2:	f3bf 8f4f 	dsb	sy
 80094f6:	b662      	cpsie	i
 80094f8:	61fb      	str	r3, [r7, #28]
}
 80094fa:	bf00      	nop
 80094fc:	bf00      	nop
 80094fe:	e7fd      	b.n	80094fc <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009500:	f001 f970 	bl	800a7e4 <xTaskGetSchedulerState>
 8009504:	4603      	mov	r3, r0
 8009506:	2b00      	cmp	r3, #0
 8009508:	d102      	bne.n	8009510 <xQueueSemaphoreTake+0x6c>
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d101      	bne.n	8009514 <xQueueSemaphoreTake+0x70>
 8009510:	2301      	movs	r3, #1
 8009512:	e000      	b.n	8009516 <xQueueSemaphoreTake+0x72>
 8009514:	2300      	movs	r3, #0
 8009516:	2b00      	cmp	r3, #0
 8009518:	d10d      	bne.n	8009536 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800951a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800951e:	b672      	cpsid	i
 8009520:	f383 8811 	msr	BASEPRI, r3
 8009524:	f3bf 8f6f 	isb	sy
 8009528:	f3bf 8f4f 	dsb	sy
 800952c:	b662      	cpsie	i
 800952e:	61bb      	str	r3, [r7, #24]
}
 8009530:	bf00      	nop
 8009532:	bf00      	nop
 8009534:	e7fd      	b.n	8009532 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009536:	f001 fca9 	bl	800ae8c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800953a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800953c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800953e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009542:	2b00      	cmp	r3, #0
 8009544:	d024      	beq.n	8009590 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009548:	1e5a      	subs	r2, r3, #1
 800954a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800954c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800954e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d104      	bne.n	8009560 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009556:	f001 fb0f 	bl	800ab78 <pvTaskIncrementMutexHeldCount>
 800955a:	4602      	mov	r2, r0
 800955c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800955e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009562:	691b      	ldr	r3, [r3, #16]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d00f      	beq.n	8009588 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800956a:	3310      	adds	r3, #16
 800956c:	4618      	mov	r0, r3
 800956e:	f000 ff6b 	bl	800a448 <xTaskRemoveFromEventList>
 8009572:	4603      	mov	r3, r0
 8009574:	2b00      	cmp	r3, #0
 8009576:	d007      	beq.n	8009588 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009578:	4b55      	ldr	r3, [pc, #340]	@ (80096d0 <xQueueSemaphoreTake+0x22c>)
 800957a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800957e:	601a      	str	r2, [r3, #0]
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009588:	f001 fcb6 	bl	800aef8 <vPortExitCritical>
				return pdPASS;
 800958c:	2301      	movs	r3, #1
 800958e:	e09a      	b.n	80096c6 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d114      	bne.n	80095c0 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00d      	beq.n	80095b8 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800959c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a0:	b672      	cpsid	i
 80095a2:	f383 8811 	msr	BASEPRI, r3
 80095a6:	f3bf 8f6f 	isb	sy
 80095aa:	f3bf 8f4f 	dsb	sy
 80095ae:	b662      	cpsie	i
 80095b0:	617b      	str	r3, [r7, #20]
}
 80095b2:	bf00      	nop
 80095b4:	bf00      	nop
 80095b6:	e7fd      	b.n	80095b4 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80095b8:	f001 fc9e 	bl	800aef8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80095bc:	2300      	movs	r3, #0
 80095be:	e082      	b.n	80096c6 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80095c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d106      	bne.n	80095d4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80095c6:	f107 030c 	add.w	r3, r7, #12
 80095ca:	4618      	mov	r0, r3
 80095cc:	f000 ffa2 	bl	800a514 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095d0:	2301      	movs	r3, #1
 80095d2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095d4:	f001 fc90 	bl	800aef8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095d8:	f000 fd1c 	bl	800a014 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095dc:	f001 fc56 	bl	800ae8c <vPortEnterCritical>
 80095e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095e6:	b25b      	sxtb	r3, r3
 80095e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ec:	d103      	bne.n	80095f6 <xQueueSemaphoreTake+0x152>
 80095ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095fc:	b25b      	sxtb	r3, r3
 80095fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009602:	d103      	bne.n	800960c <xQueueSemaphoreTake+0x168>
 8009604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009606:	2200      	movs	r2, #0
 8009608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800960c:	f001 fc74 	bl	800aef8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009610:	463a      	mov	r2, r7
 8009612:	f107 030c 	add.w	r3, r7, #12
 8009616:	4611      	mov	r1, r2
 8009618:	4618      	mov	r0, r3
 800961a:	f000 ff91 	bl	800a540 <xTaskCheckForTimeOut>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d132      	bne.n	800968a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009624:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009626:	f000 f9d7 	bl	80099d8 <prvIsQueueEmpty>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d026      	beq.n	800967e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d109      	bne.n	800964c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8009638:	f001 fc28 	bl	800ae8c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800963c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	4618      	mov	r0, r3
 8009642:	f001 f8ed 	bl	800a820 <xTaskPriorityInherit>
 8009646:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009648:	f001 fc56 	bl	800aef8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800964c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800964e:	3324      	adds	r3, #36	@ 0x24
 8009650:	683a      	ldr	r2, [r7, #0]
 8009652:	4611      	mov	r1, r2
 8009654:	4618      	mov	r0, r3
 8009656:	f000 fecf 	bl	800a3f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800965a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800965c:	f000 f96a 	bl	8009934 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009660:	f000 fce6 	bl	800a030 <xTaskResumeAll>
 8009664:	4603      	mov	r3, r0
 8009666:	2b00      	cmp	r3, #0
 8009668:	f47f af65 	bne.w	8009536 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800966c:	4b18      	ldr	r3, [pc, #96]	@ (80096d0 <xQueueSemaphoreTake+0x22c>)
 800966e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009672:	601a      	str	r2, [r3, #0]
 8009674:	f3bf 8f4f 	dsb	sy
 8009678:	f3bf 8f6f 	isb	sy
 800967c:	e75b      	b.n	8009536 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800967e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009680:	f000 f958 	bl	8009934 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009684:	f000 fcd4 	bl	800a030 <xTaskResumeAll>
 8009688:	e755      	b.n	8009536 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800968a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800968c:	f000 f952 	bl	8009934 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009690:	f000 fcce 	bl	800a030 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009694:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009696:	f000 f99f 	bl	80099d8 <prvIsQueueEmpty>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	f43f af4a 	beq.w	8009536 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80096a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00d      	beq.n	80096c4 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 80096a8:	f001 fbf0 	bl	800ae8c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80096ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80096ae:	f000 f899 	bl	80097e4 <prvGetDisinheritPriorityAfterTimeout>
 80096b2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80096b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80096ba:	4618      	mov	r0, r3
 80096bc:	f001 f9bc 	bl	800aa38 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80096c0:	f001 fc1a 	bl	800aef8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80096c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3738      	adds	r7, #56	@ 0x38
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}
 80096ce:	bf00      	nop
 80096d0:	e000ed04 	.word	0xe000ed04

080096d4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b08e      	sub	sp, #56	@ 0x38
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	60b9      	str	r1, [r7, #8]
 80096de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80096e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d10d      	bne.n	8009706 <xQueueReceiveFromISR+0x32>
	__asm volatile
 80096ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ee:	b672      	cpsid	i
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	b662      	cpsie	i
 80096fe:	623b      	str	r3, [r7, #32]
}
 8009700:	bf00      	nop
 8009702:	bf00      	nop
 8009704:	e7fd      	b.n	8009702 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d103      	bne.n	8009714 <xQueueReceiveFromISR+0x40>
 800970c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009710:	2b00      	cmp	r3, #0
 8009712:	d101      	bne.n	8009718 <xQueueReceiveFromISR+0x44>
 8009714:	2301      	movs	r3, #1
 8009716:	e000      	b.n	800971a <xQueueReceiveFromISR+0x46>
 8009718:	2300      	movs	r3, #0
 800971a:	2b00      	cmp	r3, #0
 800971c:	d10d      	bne.n	800973a <xQueueReceiveFromISR+0x66>
	__asm volatile
 800971e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009722:	b672      	cpsid	i
 8009724:	f383 8811 	msr	BASEPRI, r3
 8009728:	f3bf 8f6f 	isb	sy
 800972c:	f3bf 8f4f 	dsb	sy
 8009730:	b662      	cpsie	i
 8009732:	61fb      	str	r3, [r7, #28]
}
 8009734:	bf00      	nop
 8009736:	bf00      	nop
 8009738:	e7fd      	b.n	8009736 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800973a:	f001 fc8f 	bl	800b05c <vPortValidateInterruptPriority>
	__asm volatile
 800973e:	f3ef 8211 	mrs	r2, BASEPRI
 8009742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009746:	b672      	cpsid	i
 8009748:	f383 8811 	msr	BASEPRI, r3
 800974c:	f3bf 8f6f 	isb	sy
 8009750:	f3bf 8f4f 	dsb	sy
 8009754:	b662      	cpsie	i
 8009756:	61ba      	str	r2, [r7, #24]
 8009758:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800975a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800975c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800975e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009762:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009766:	2b00      	cmp	r3, #0
 8009768:	d02f      	beq.n	80097ca <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800976a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800976c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009774:	68b9      	ldr	r1, [r7, #8]
 8009776:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009778:	f000 f8b6 	bl	80098e8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800977c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800977e:	1e5a      	subs	r2, r3, #1
 8009780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009782:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009784:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800978c:	d112      	bne.n	80097b4 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800978e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d016      	beq.n	80097c4 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009798:	3310      	adds	r3, #16
 800979a:	4618      	mov	r0, r3
 800979c:	f000 fe54 	bl	800a448 <xTaskRemoveFromEventList>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d00e      	beq.n	80097c4 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d00b      	beq.n	80097c4 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	601a      	str	r2, [r3, #0]
 80097b2:	e007      	b.n	80097c4 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80097b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097b8:	3301      	adds	r3, #1
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	b25a      	sxtb	r2, r3
 80097be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80097c4:	2301      	movs	r3, #1
 80097c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80097c8:	e001      	b.n	80097ce <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 80097ca:	2300      	movs	r3, #0
 80097cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80097ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	f383 8811 	msr	BASEPRI, r3
}
 80097d8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80097da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3738      	adds	r7, #56	@ 0x38
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80097e4:	b480      	push	{r7}
 80097e6:	b085      	sub	sp, #20
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d006      	beq.n	8009802 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f1c3 0307 	rsb	r3, r3, #7
 80097fe:	60fb      	str	r3, [r7, #12]
 8009800:	e001      	b.n	8009806 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009802:	2300      	movs	r3, #0
 8009804:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009806:	68fb      	ldr	r3, [r7, #12]
	}
 8009808:	4618      	mov	r0, r3
 800980a:	3714      	adds	r7, #20
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr

08009814 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b086      	sub	sp, #24
 8009818:	af00      	add	r7, sp, #0
 800981a:	60f8      	str	r0, [r7, #12]
 800981c:	60b9      	str	r1, [r7, #8]
 800981e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009820:	2300      	movs	r3, #0
 8009822:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009828:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800982e:	2b00      	cmp	r3, #0
 8009830:	d10d      	bne.n	800984e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d14d      	bne.n	80098d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	689b      	ldr	r3, [r3, #8]
 800983e:	4618      	mov	r0, r3
 8009840:	f001 f86e 	bl	800a920 <xTaskPriorityDisinherit>
 8009844:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2200      	movs	r2, #0
 800984a:	609a      	str	r2, [r3, #8]
 800984c:	e043      	b.n	80098d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d119      	bne.n	8009888 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6858      	ldr	r0, [r3, #4]
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800985c:	461a      	mov	r2, r3
 800985e:	68b9      	ldr	r1, [r7, #8]
 8009860:	f00d f983 	bl	8016b6a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	685a      	ldr	r2, [r3, #4]
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800986c:	441a      	add	r2, r3
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	685a      	ldr	r2, [r3, #4]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	429a      	cmp	r2, r3
 800987c:	d32b      	bcc.n	80098d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	605a      	str	r2, [r3, #4]
 8009886:	e026      	b.n	80098d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	68d8      	ldr	r0, [r3, #12]
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009890:	461a      	mov	r2, r3
 8009892:	68b9      	ldr	r1, [r7, #8]
 8009894:	f00d f969 	bl	8016b6a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	68da      	ldr	r2, [r3, #12]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a0:	425b      	negs	r3, r3
 80098a2:	441a      	add	r2, r3
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	68da      	ldr	r2, [r3, #12]
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d207      	bcs.n	80098c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	689a      	ldr	r2, [r3, #8]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098bc:	425b      	negs	r3, r3
 80098be:	441a      	add	r2, r3
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2b02      	cmp	r3, #2
 80098c8:	d105      	bne.n	80098d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d002      	beq.n	80098d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	3b01      	subs	r3, #1
 80098d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	1c5a      	adds	r2, r3, #1
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80098de:	697b      	ldr	r3, [r7, #20]
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3718      	adds	r7, #24
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d018      	beq.n	800992c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	68da      	ldr	r2, [r3, #12]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009902:	441a      	add	r2, r3
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	68da      	ldr	r2, [r3, #12]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	429a      	cmp	r2, r3
 8009912:	d303      	bcc.n	800991c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	68d9      	ldr	r1, [r3, #12]
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009924:	461a      	mov	r2, r3
 8009926:	6838      	ldr	r0, [r7, #0]
 8009928:	f00d f91f 	bl	8016b6a <memcpy>
	}
}
 800992c:	bf00      	nop
 800992e:	3708      	adds	r7, #8
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800993c:	f001 faa6 	bl	800ae8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009946:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009948:	e011      	b.n	800996e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994e:	2b00      	cmp	r3, #0
 8009950:	d012      	beq.n	8009978 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	3324      	adds	r3, #36	@ 0x24
 8009956:	4618      	mov	r0, r3
 8009958:	f000 fd76 	bl	800a448 <xTaskRemoveFromEventList>
 800995c:	4603      	mov	r3, r0
 800995e:	2b00      	cmp	r3, #0
 8009960:	d001      	beq.n	8009966 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009962:	f000 fe55 	bl	800a610 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009966:	7bfb      	ldrb	r3, [r7, #15]
 8009968:	3b01      	subs	r3, #1
 800996a:	b2db      	uxtb	r3, r3
 800996c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800996e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009972:	2b00      	cmp	r3, #0
 8009974:	dce9      	bgt.n	800994a <prvUnlockQueue+0x16>
 8009976:	e000      	b.n	800997a <prvUnlockQueue+0x46>
					break;
 8009978:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	22ff      	movs	r2, #255	@ 0xff
 800997e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009982:	f001 fab9 	bl	800aef8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009986:	f001 fa81 	bl	800ae8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009990:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009992:	e011      	b.n	80099b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	691b      	ldr	r3, [r3, #16]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d012      	beq.n	80099c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	3310      	adds	r3, #16
 80099a0:	4618      	mov	r0, r3
 80099a2:	f000 fd51 	bl	800a448 <xTaskRemoveFromEventList>
 80099a6:	4603      	mov	r3, r0
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d001      	beq.n	80099b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80099ac:	f000 fe30 	bl	800a610 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80099b0:	7bbb      	ldrb	r3, [r7, #14]
 80099b2:	3b01      	subs	r3, #1
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	dce9      	bgt.n	8009994 <prvUnlockQueue+0x60>
 80099c0:	e000      	b.n	80099c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80099c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	22ff      	movs	r2, #255	@ 0xff
 80099c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80099cc:	f001 fa94 	bl	800aef8 <vPortExitCritical>
}
 80099d0:	bf00      	nop
 80099d2:	3710      	adds	r7, #16
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80099e0:	f001 fa54 	bl	800ae8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d102      	bne.n	80099f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80099ec:	2301      	movs	r3, #1
 80099ee:	60fb      	str	r3, [r7, #12]
 80099f0:	e001      	b.n	80099f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80099f2:	2300      	movs	r3, #0
 80099f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80099f6:	f001 fa7f 	bl	800aef8 <vPortExitCritical>

	return xReturn;
 80099fa:	68fb      	ldr	r3, [r7, #12]
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3710      	adds	r7, #16
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b084      	sub	sp, #16
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009a0c:	f001 fa3e 	bl	800ae8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d102      	bne.n	8009a22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	60fb      	str	r3, [r7, #12]
 8009a20:	e001      	b.n	8009a26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009a22:	2300      	movs	r3, #0
 8009a24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009a26:	f001 fa67 	bl	800aef8 <vPortExitCritical>

	return xReturn;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
}
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	3710      	adds	r7, #16
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b08e      	sub	sp, #56	@ 0x38
 8009a38:	af04      	add	r7, sp, #16
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	60b9      	str	r1, [r7, #8]
 8009a3e:	607a      	str	r2, [r7, #4]
 8009a40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d10d      	bne.n	8009a64 <xTaskCreateStatic+0x30>
	__asm volatile
 8009a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a4c:	b672      	cpsid	i
 8009a4e:	f383 8811 	msr	BASEPRI, r3
 8009a52:	f3bf 8f6f 	isb	sy
 8009a56:	f3bf 8f4f 	dsb	sy
 8009a5a:	b662      	cpsie	i
 8009a5c:	623b      	str	r3, [r7, #32]
}
 8009a5e:	bf00      	nop
 8009a60:	bf00      	nop
 8009a62:	e7fd      	b.n	8009a60 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8009a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d10d      	bne.n	8009a86 <xTaskCreateStatic+0x52>
	__asm volatile
 8009a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a6e:	b672      	cpsid	i
 8009a70:	f383 8811 	msr	BASEPRI, r3
 8009a74:	f3bf 8f6f 	isb	sy
 8009a78:	f3bf 8f4f 	dsb	sy
 8009a7c:	b662      	cpsie	i
 8009a7e:	61fb      	str	r3, [r7, #28]
}
 8009a80:	bf00      	nop
 8009a82:	bf00      	nop
 8009a84:	e7fd      	b.n	8009a82 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009a86:	23a0      	movs	r3, #160	@ 0xa0
 8009a88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	2ba0      	cmp	r3, #160	@ 0xa0
 8009a8e:	d00d      	beq.n	8009aac <xTaskCreateStatic+0x78>
	__asm volatile
 8009a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a94:	b672      	cpsid	i
 8009a96:	f383 8811 	msr	BASEPRI, r3
 8009a9a:	f3bf 8f6f 	isb	sy
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	b662      	cpsie	i
 8009aa4:	61bb      	str	r3, [r7, #24]
}
 8009aa6:	bf00      	nop
 8009aa8:	bf00      	nop
 8009aaa:	e7fd      	b.n	8009aa8 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009aac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d01e      	beq.n	8009af2 <xTaskCreateStatic+0xbe>
 8009ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d01b      	beq.n	8009af2 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009abc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ac2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac6:	2202      	movs	r2, #2
 8009ac8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009acc:	2300      	movs	r3, #0
 8009ace:	9303      	str	r3, [sp, #12]
 8009ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad2:	9302      	str	r3, [sp, #8]
 8009ad4:	f107 0314 	add.w	r3, r7, #20
 8009ad8:	9301      	str	r3, [sp, #4]
 8009ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009adc:	9300      	str	r3, [sp, #0]
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	687a      	ldr	r2, [r7, #4]
 8009ae2:	68b9      	ldr	r1, [r7, #8]
 8009ae4:	68f8      	ldr	r0, [r7, #12]
 8009ae6:	f000 f851 	bl	8009b8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009aea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009aec:	f000 f8f0 	bl	8009cd0 <prvAddNewTaskToReadyList>
 8009af0:	e001      	b.n	8009af6 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8009af2:	2300      	movs	r3, #0
 8009af4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009af6:	697b      	ldr	r3, [r7, #20]
	}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3728      	adds	r7, #40	@ 0x28
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b08c      	sub	sp, #48	@ 0x30
 8009b04:	af04      	add	r7, sp, #16
 8009b06:	60f8      	str	r0, [r7, #12]
 8009b08:	60b9      	str	r1, [r7, #8]
 8009b0a:	603b      	str	r3, [r7, #0]
 8009b0c:	4613      	mov	r3, r2
 8009b0e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b10:	88fb      	ldrh	r3, [r7, #6]
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	4618      	mov	r0, r3
 8009b16:	f001 fae7 	bl	800b0e8 <pvPortMalloc>
 8009b1a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d00e      	beq.n	8009b40 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009b22:	20a0      	movs	r0, #160	@ 0xa0
 8009b24:	f001 fae0 	bl	800b0e8 <pvPortMalloc>
 8009b28:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009b2a:	69fb      	ldr	r3, [r7, #28]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d003      	beq.n	8009b38 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009b30:	69fb      	ldr	r3, [r7, #28]
 8009b32:	697a      	ldr	r2, [r7, #20]
 8009b34:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b36:	e005      	b.n	8009b44 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009b38:	6978      	ldr	r0, [r7, #20]
 8009b3a:	f001 fba3 	bl	800b284 <vPortFree>
 8009b3e:	e001      	b.n	8009b44 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009b40:	2300      	movs	r3, #0
 8009b42:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d017      	beq.n	8009b7a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009b4a:	69fb      	ldr	r3, [r7, #28]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009b52:	88fa      	ldrh	r2, [r7, #6]
 8009b54:	2300      	movs	r3, #0
 8009b56:	9303      	str	r3, [sp, #12]
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	9302      	str	r3, [sp, #8]
 8009b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b5e:	9301      	str	r3, [sp, #4]
 8009b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b62:	9300      	str	r3, [sp, #0]
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	68b9      	ldr	r1, [r7, #8]
 8009b68:	68f8      	ldr	r0, [r7, #12]
 8009b6a:	f000 f80f 	bl	8009b8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b6e:	69f8      	ldr	r0, [r7, #28]
 8009b70:	f000 f8ae 	bl	8009cd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009b74:	2301      	movs	r3, #1
 8009b76:	61bb      	str	r3, [r7, #24]
 8009b78:	e002      	b.n	8009b80 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009b80:	69bb      	ldr	r3, [r7, #24]
	}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3720      	adds	r7, #32
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b088      	sub	sp, #32
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
 8009b98:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b9e:	6879      	ldr	r1, [r7, #4]
 8009ba0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009ba4:	440b      	add	r3, r1
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	4413      	add	r3, r2
 8009baa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009bac:	69bb      	ldr	r3, [r7, #24]
 8009bae:	f023 0307 	bic.w	r3, r3, #7
 8009bb2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	f003 0307 	and.w	r3, r3, #7
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d00d      	beq.n	8009bda <prvInitialiseNewTask+0x4e>
	__asm volatile
 8009bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc2:	b672      	cpsid	i
 8009bc4:	f383 8811 	msr	BASEPRI, r3
 8009bc8:	f3bf 8f6f 	isb	sy
 8009bcc:	f3bf 8f4f 	dsb	sy
 8009bd0:	b662      	cpsie	i
 8009bd2:	617b      	str	r3, [r7, #20]
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop
 8009bd8:	e7fd      	b.n	8009bd6 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d01f      	beq.n	8009c20 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009be0:	2300      	movs	r3, #0
 8009be2:	61fb      	str	r3, [r7, #28]
 8009be4:	e012      	b.n	8009c0c <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009be6:	68ba      	ldr	r2, [r7, #8]
 8009be8:	69fb      	ldr	r3, [r7, #28]
 8009bea:	4413      	add	r3, r2
 8009bec:	7819      	ldrb	r1, [r3, #0]
 8009bee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	4413      	add	r3, r2
 8009bf4:	3334      	adds	r3, #52	@ 0x34
 8009bf6:	460a      	mov	r2, r1
 8009bf8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009bfa:	68ba      	ldr	r2, [r7, #8]
 8009bfc:	69fb      	ldr	r3, [r7, #28]
 8009bfe:	4413      	add	r3, r2
 8009c00:	781b      	ldrb	r3, [r3, #0]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d006      	beq.n	8009c14 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c06:	69fb      	ldr	r3, [r7, #28]
 8009c08:	3301      	adds	r3, #1
 8009c0a:	61fb      	str	r3, [r7, #28]
 8009c0c:	69fb      	ldr	r3, [r7, #28]
 8009c0e:	2b0f      	cmp	r3, #15
 8009c10:	d9e9      	bls.n	8009be6 <prvInitialiseNewTask+0x5a>
 8009c12:	e000      	b.n	8009c16 <prvInitialiseNewTask+0x8a>
			{
				break;
 8009c14:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009c1e:	e003      	b.n	8009c28 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c22:	2200      	movs	r2, #0
 8009c24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c2a:	2b06      	cmp	r3, #6
 8009c2c:	d901      	bls.n	8009c32 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009c2e:	2306      	movs	r3, #6
 8009c30:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c36:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c3c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c40:	2200      	movs	r2, #0
 8009c42:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c46:	3304      	adds	r3, #4
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f7fe fe51 	bl	80088f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c50:	3318      	adds	r3, #24
 8009c52:	4618      	mov	r0, r3
 8009c54:	f7fe fe4c 	bl	80088f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c5c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c60:	f1c3 0207 	rsb	r2, r3, #7
 8009c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c66:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c6c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c70:	2200      	movs	r2, #0
 8009c72:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c80:	334c      	adds	r3, #76	@ 0x4c
 8009c82:	224c      	movs	r2, #76	@ 0x4c
 8009c84:	2100      	movs	r1, #0
 8009c86:	4618      	mov	r0, r3
 8009c88:	f00c fe9c 	bl	80169c4 <memset>
 8009c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8009cc4 <prvInitialiseNewTask+0x138>)
 8009c90:	651a      	str	r2, [r3, #80]	@ 0x50
 8009c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c94:	4a0c      	ldr	r2, [pc, #48]	@ (8009cc8 <prvInitialiseNewTask+0x13c>)
 8009c96:	655a      	str	r2, [r3, #84]	@ 0x54
 8009c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8009ccc <prvInitialiseNewTask+0x140>)
 8009c9c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009c9e:	683a      	ldr	r2, [r7, #0]
 8009ca0:	68f9      	ldr	r1, [r7, #12]
 8009ca2:	69b8      	ldr	r0, [r7, #24]
 8009ca4:	f000 ffe2 	bl	800ac6c <pxPortInitialiseStack>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d002      	beq.n	8009cba <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cba:	bf00      	nop
 8009cbc:	3720      	adds	r7, #32
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop
 8009cc4:	20013b68 	.word	0x20013b68
 8009cc8:	20013bd0 	.word	0x20013bd0
 8009ccc:	20013c38 	.word	0x20013c38

08009cd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b082      	sub	sp, #8
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009cd8:	f001 f8d8 	bl	800ae8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009cdc:	4b2a      	ldr	r3, [pc, #168]	@ (8009d88 <prvAddNewTaskToReadyList+0xb8>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	3301      	adds	r3, #1
 8009ce2:	4a29      	ldr	r2, [pc, #164]	@ (8009d88 <prvAddNewTaskToReadyList+0xb8>)
 8009ce4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009ce6:	4b29      	ldr	r3, [pc, #164]	@ (8009d8c <prvAddNewTaskToReadyList+0xbc>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d109      	bne.n	8009d02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009cee:	4a27      	ldr	r2, [pc, #156]	@ (8009d8c <prvAddNewTaskToReadyList+0xbc>)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009cf4:	4b24      	ldr	r3, [pc, #144]	@ (8009d88 <prvAddNewTaskToReadyList+0xb8>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d110      	bne.n	8009d1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009cfc:	f000 fcac 	bl	800a658 <prvInitialiseTaskLists>
 8009d00:	e00d      	b.n	8009d1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009d02:	4b23      	ldr	r3, [pc, #140]	@ (8009d90 <prvAddNewTaskToReadyList+0xc0>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d109      	bne.n	8009d1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d0a:	4b20      	ldr	r3, [pc, #128]	@ (8009d8c <prvAddNewTaskToReadyList+0xbc>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d802      	bhi.n	8009d1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009d18:	4a1c      	ldr	r2, [pc, #112]	@ (8009d8c <prvAddNewTaskToReadyList+0xbc>)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8009d94 <prvAddNewTaskToReadyList+0xc4>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	3301      	adds	r3, #1
 8009d24:	4a1b      	ldr	r2, [pc, #108]	@ (8009d94 <prvAddNewTaskToReadyList+0xc4>)
 8009d26:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d2c:	2201      	movs	r2, #1
 8009d2e:	409a      	lsls	r2, r3
 8009d30:	4b19      	ldr	r3, [pc, #100]	@ (8009d98 <prvAddNewTaskToReadyList+0xc8>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4313      	orrs	r3, r2
 8009d36:	4a18      	ldr	r2, [pc, #96]	@ (8009d98 <prvAddNewTaskToReadyList+0xc8>)
 8009d38:	6013      	str	r3, [r2, #0]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d3e:	4613      	mov	r3, r2
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	4413      	add	r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4a15      	ldr	r2, [pc, #84]	@ (8009d9c <prvAddNewTaskToReadyList+0xcc>)
 8009d48:	441a      	add	r2, r3
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	3304      	adds	r3, #4
 8009d4e:	4619      	mov	r1, r3
 8009d50:	4610      	mov	r0, r2
 8009d52:	f7fe fdda 	bl	800890a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009d56:	f001 f8cf 	bl	800aef8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d90 <prvAddNewTaskToReadyList+0xc0>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00e      	beq.n	8009d80 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009d62:	4b0a      	ldr	r3, [pc, #40]	@ (8009d8c <prvAddNewTaskToReadyList+0xbc>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d207      	bcs.n	8009d80 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009d70:	4b0b      	ldr	r3, [pc, #44]	@ (8009da0 <prvAddNewTaskToReadyList+0xd0>)
 8009d72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d76:	601a      	str	r2, [r3, #0]
 8009d78:	f3bf 8f4f 	dsb	sy
 8009d7c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d80:	bf00      	nop
 8009d82:	3708      	adds	r7, #8
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	200088ac 	.word	0x200088ac
 8009d8c:	200087ac 	.word	0x200087ac
 8009d90:	200088b8 	.word	0x200088b8
 8009d94:	200088c8 	.word	0x200088c8
 8009d98:	200088b4 	.word	0x200088b4
 8009d9c:	200087b0 	.word	0x200087b0
 8009da0:	e000ed04 	.word	0xe000ed04

08009da4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009dac:	f001 f86e 	bl	800ae8c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d102      	bne.n	8009dbc <vTaskDelete+0x18>
 8009db6:	4b3a      	ldr	r3, [pc, #232]	@ (8009ea0 <vTaskDelete+0xfc>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	e000      	b.n	8009dbe <vTaskDelete+0x1a>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	3304      	adds	r3, #4
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7fe fdfd 	bl	80089c4 <uxListRemove>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d115      	bne.n	8009dfc <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dd4:	4933      	ldr	r1, [pc, #204]	@ (8009ea4 <vTaskDelete+0x100>)
 8009dd6:	4613      	mov	r3, r2
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	4413      	add	r3, r2
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	440b      	add	r3, r1
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10a      	bne.n	8009dfc <vTaskDelete+0x58>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dea:	2201      	movs	r2, #1
 8009dec:	fa02 f303 	lsl.w	r3, r2, r3
 8009df0:	43da      	mvns	r2, r3
 8009df2:	4b2d      	ldr	r3, [pc, #180]	@ (8009ea8 <vTaskDelete+0x104>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4013      	ands	r3, r2
 8009df8:	4a2b      	ldr	r2, [pc, #172]	@ (8009ea8 <vTaskDelete+0x104>)
 8009dfa:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d004      	beq.n	8009e0e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	3318      	adds	r3, #24
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7fe fddb 	bl	80089c4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009e0e:	4b27      	ldr	r3, [pc, #156]	@ (8009eac <vTaskDelete+0x108>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	3301      	adds	r3, #1
 8009e14:	4a25      	ldr	r2, [pc, #148]	@ (8009eac <vTaskDelete+0x108>)
 8009e16:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009e18:	4b21      	ldr	r3, [pc, #132]	@ (8009ea0 <vTaskDelete+0xfc>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	68fa      	ldr	r2, [r7, #12]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d10b      	bne.n	8009e3a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	3304      	adds	r3, #4
 8009e26:	4619      	mov	r1, r3
 8009e28:	4821      	ldr	r0, [pc, #132]	@ (8009eb0 <vTaskDelete+0x10c>)
 8009e2a:	f7fe fd6e 	bl	800890a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8009e2e:	4b21      	ldr	r3, [pc, #132]	@ (8009eb4 <vTaskDelete+0x110>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	3301      	adds	r3, #1
 8009e34:	4a1f      	ldr	r2, [pc, #124]	@ (8009eb4 <vTaskDelete+0x110>)
 8009e36:	6013      	str	r3, [r2, #0]
 8009e38:	e009      	b.n	8009e4e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8009e3a:	4b1f      	ldr	r3, [pc, #124]	@ (8009eb8 <vTaskDelete+0x114>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	3b01      	subs	r3, #1
 8009e40:	4a1d      	ldr	r2, [pc, #116]	@ (8009eb8 <vTaskDelete+0x114>)
 8009e42:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f000 fc75 	bl	800a734 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8009e4a:	f000 fcab 	bl	800a7a4 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8009e4e:	f001 f853 	bl	800aef8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8009e52:	4b1a      	ldr	r3, [pc, #104]	@ (8009ebc <vTaskDelete+0x118>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d01e      	beq.n	8009e98 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 8009e5a:	4b11      	ldr	r3, [pc, #68]	@ (8009ea0 <vTaskDelete+0xfc>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	68fa      	ldr	r2, [r7, #12]
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d119      	bne.n	8009e98 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8009e64:	4b16      	ldr	r3, [pc, #88]	@ (8009ec0 <vTaskDelete+0x11c>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00d      	beq.n	8009e88 <vTaskDelete+0xe4>
	__asm volatile
 8009e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e70:	b672      	cpsid	i
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	b662      	cpsie	i
 8009e80:	60bb      	str	r3, [r7, #8]
}
 8009e82:	bf00      	nop
 8009e84:	bf00      	nop
 8009e86:	e7fd      	b.n	8009e84 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 8009e88:	4b0e      	ldr	r3, [pc, #56]	@ (8009ec4 <vTaskDelete+0x120>)
 8009e8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e8e:	601a      	str	r2, [r3, #0]
 8009e90:	f3bf 8f4f 	dsb	sy
 8009e94:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009e98:	bf00      	nop
 8009e9a:	3710      	adds	r7, #16
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	200087ac 	.word	0x200087ac
 8009ea4:	200087b0 	.word	0x200087b0
 8009ea8:	200088b4 	.word	0x200088b4
 8009eac:	200088c8 	.word	0x200088c8
 8009eb0:	20008880 	.word	0x20008880
 8009eb4:	20008894 	.word	0x20008894
 8009eb8:	200088ac 	.word	0x200088ac
 8009ebc:	200088b8 	.word	0x200088b8
 8009ec0:	200088d4 	.word	0x200088d4
 8009ec4:	e000ed04 	.word	0xe000ed04

08009ec8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b084      	sub	sp, #16
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d01a      	beq.n	8009f10 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009eda:	4b15      	ldr	r3, [pc, #84]	@ (8009f30 <vTaskDelay+0x68>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00d      	beq.n	8009efe <vTaskDelay+0x36>
	__asm volatile
 8009ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee6:	b672      	cpsid	i
 8009ee8:	f383 8811 	msr	BASEPRI, r3
 8009eec:	f3bf 8f6f 	isb	sy
 8009ef0:	f3bf 8f4f 	dsb	sy
 8009ef4:	b662      	cpsie	i
 8009ef6:	60bb      	str	r3, [r7, #8]
}
 8009ef8:	bf00      	nop
 8009efa:	bf00      	nop
 8009efc:	e7fd      	b.n	8009efa <vTaskDelay+0x32>
			vTaskSuspendAll();
 8009efe:	f000 f889 	bl	800a014 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009f02:	2100      	movs	r1, #0
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fe4b 	bl	800aba0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009f0a:	f000 f891 	bl	800a030 <xTaskResumeAll>
 8009f0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d107      	bne.n	8009f26 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8009f16:	4b07      	ldr	r3, [pc, #28]	@ (8009f34 <vTaskDelay+0x6c>)
 8009f18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f1c:	601a      	str	r2, [r3, #0]
 8009f1e:	f3bf 8f4f 	dsb	sy
 8009f22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009f26:	bf00      	nop
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
 8009f2e:	bf00      	nop
 8009f30:	200088d4 	.word	0x200088d4
 8009f34:	e000ed04 	.word	0xe000ed04

08009f38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b08a      	sub	sp, #40	@ 0x28
 8009f3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009f42:	2300      	movs	r3, #0
 8009f44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009f46:	463a      	mov	r2, r7
 8009f48:	1d39      	adds	r1, r7, #4
 8009f4a:	f107 0308 	add.w	r3, r7, #8
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f7f7 fc08 	bl	8001764 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009f54:	6839      	ldr	r1, [r7, #0]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	68ba      	ldr	r2, [r7, #8]
 8009f5a:	9202      	str	r2, [sp, #8]
 8009f5c:	9301      	str	r3, [sp, #4]
 8009f5e:	2300      	movs	r3, #0
 8009f60:	9300      	str	r3, [sp, #0]
 8009f62:	2300      	movs	r3, #0
 8009f64:	460a      	mov	r2, r1
 8009f66:	4923      	ldr	r1, [pc, #140]	@ (8009ff4 <vTaskStartScheduler+0xbc>)
 8009f68:	4823      	ldr	r0, [pc, #140]	@ (8009ff8 <vTaskStartScheduler+0xc0>)
 8009f6a:	f7ff fd63 	bl	8009a34 <xTaskCreateStatic>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	4a22      	ldr	r2, [pc, #136]	@ (8009ffc <vTaskStartScheduler+0xc4>)
 8009f72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009f74:	4b21      	ldr	r3, [pc, #132]	@ (8009ffc <vTaskStartScheduler+0xc4>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d002      	beq.n	8009f82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	617b      	str	r3, [r7, #20]
 8009f80:	e001      	b.n	8009f86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009f82:	2300      	movs	r3, #0
 8009f84:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	2b01      	cmp	r3, #1
 8009f8a:	d11d      	bne.n	8009fc8 <vTaskStartScheduler+0x90>
	__asm volatile
 8009f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f90:	b672      	cpsid	i
 8009f92:	f383 8811 	msr	BASEPRI, r3
 8009f96:	f3bf 8f6f 	isb	sy
 8009f9a:	f3bf 8f4f 	dsb	sy
 8009f9e:	b662      	cpsie	i
 8009fa0:	613b      	str	r3, [r7, #16]
}
 8009fa2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009fa4:	4b16      	ldr	r3, [pc, #88]	@ (800a000 <vTaskStartScheduler+0xc8>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	334c      	adds	r3, #76	@ 0x4c
 8009faa:	4a16      	ldr	r2, [pc, #88]	@ (800a004 <vTaskStartScheduler+0xcc>)
 8009fac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009fae:	4b16      	ldr	r3, [pc, #88]	@ (800a008 <vTaskStartScheduler+0xd0>)
 8009fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8009fb4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009fb6:	4b15      	ldr	r3, [pc, #84]	@ (800a00c <vTaskStartScheduler+0xd4>)
 8009fb8:	2201      	movs	r2, #1
 8009fba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009fbc:	4b14      	ldr	r3, [pc, #80]	@ (800a010 <vTaskStartScheduler+0xd8>)
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009fc2:	f000 fee5 	bl	800ad90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009fc6:	e011      	b.n	8009fec <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009fc8:	697b      	ldr	r3, [r7, #20]
 8009fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fce:	d10d      	bne.n	8009fec <vTaskStartScheduler+0xb4>
	__asm volatile
 8009fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd4:	b672      	cpsid	i
 8009fd6:	f383 8811 	msr	BASEPRI, r3
 8009fda:	f3bf 8f6f 	isb	sy
 8009fde:	f3bf 8f4f 	dsb	sy
 8009fe2:	b662      	cpsie	i
 8009fe4:	60fb      	str	r3, [r7, #12]
}
 8009fe6:	bf00      	nop
 8009fe8:	bf00      	nop
 8009fea:	e7fd      	b.n	8009fe8 <vTaskStartScheduler+0xb0>
}
 8009fec:	bf00      	nop
 8009fee:	3718      	adds	r7, #24
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}
 8009ff4:	080181d8 	.word	0x080181d8
 8009ff8:	0800a629 	.word	0x0800a629
 8009ffc:	200088d0 	.word	0x200088d0
 800a000:	200087ac 	.word	0x200087ac
 800a004:	20000040 	.word	0x20000040
 800a008:	200088cc 	.word	0x200088cc
 800a00c:	200088b8 	.word	0x200088b8
 800a010:	200088b0 	.word	0x200088b0

0800a014 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a014:	b480      	push	{r7}
 800a016:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a018:	4b04      	ldr	r3, [pc, #16]	@ (800a02c <vTaskSuspendAll+0x18>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	3301      	adds	r3, #1
 800a01e:	4a03      	ldr	r2, [pc, #12]	@ (800a02c <vTaskSuspendAll+0x18>)
 800a020:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800a022:	bf00      	nop
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr
 800a02c:	200088d4 	.word	0x200088d4

0800a030 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a036:	2300      	movs	r3, #0
 800a038:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a03a:	2300      	movs	r3, #0
 800a03c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a03e:	4b43      	ldr	r3, [pc, #268]	@ (800a14c <xTaskResumeAll+0x11c>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d10d      	bne.n	800a062 <xTaskResumeAll+0x32>
	__asm volatile
 800a046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a04a:	b672      	cpsid	i
 800a04c:	f383 8811 	msr	BASEPRI, r3
 800a050:	f3bf 8f6f 	isb	sy
 800a054:	f3bf 8f4f 	dsb	sy
 800a058:	b662      	cpsie	i
 800a05a:	603b      	str	r3, [r7, #0]
}
 800a05c:	bf00      	nop
 800a05e:	bf00      	nop
 800a060:	e7fd      	b.n	800a05e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a062:	f000 ff13 	bl	800ae8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a066:	4b39      	ldr	r3, [pc, #228]	@ (800a14c <xTaskResumeAll+0x11c>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	3b01      	subs	r3, #1
 800a06c:	4a37      	ldr	r2, [pc, #220]	@ (800a14c <xTaskResumeAll+0x11c>)
 800a06e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a070:	4b36      	ldr	r3, [pc, #216]	@ (800a14c <xTaskResumeAll+0x11c>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d161      	bne.n	800a13c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a078:	4b35      	ldr	r3, [pc, #212]	@ (800a150 <xTaskResumeAll+0x120>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d05d      	beq.n	800a13c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a080:	e02e      	b.n	800a0e0 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a082:	4b34      	ldr	r3, [pc, #208]	@ (800a154 <xTaskResumeAll+0x124>)
 800a084:	68db      	ldr	r3, [r3, #12]
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	3318      	adds	r3, #24
 800a08e:	4618      	mov	r0, r3
 800a090:	f7fe fc98 	bl	80089c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	3304      	adds	r3, #4
 800a098:	4618      	mov	r0, r3
 800a09a:	f7fe fc93 	bl	80089c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	409a      	lsls	r2, r3
 800a0a6:	4b2c      	ldr	r3, [pc, #176]	@ (800a158 <xTaskResumeAll+0x128>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	4a2a      	ldr	r2, [pc, #168]	@ (800a158 <xTaskResumeAll+0x128>)
 800a0ae:	6013      	str	r3, [r2, #0]
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0b4:	4613      	mov	r3, r2
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	4413      	add	r3, r2
 800a0ba:	009b      	lsls	r3, r3, #2
 800a0bc:	4a27      	ldr	r2, [pc, #156]	@ (800a15c <xTaskResumeAll+0x12c>)
 800a0be:	441a      	add	r2, r3
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	3304      	adds	r3, #4
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	4610      	mov	r0, r2
 800a0c8:	f7fe fc1f 	bl	800890a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0d0:	4b23      	ldr	r3, [pc, #140]	@ (800a160 <xTaskResumeAll+0x130>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d302      	bcc.n	800a0e0 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800a0da:	4b22      	ldr	r3, [pc, #136]	@ (800a164 <xTaskResumeAll+0x134>)
 800a0dc:	2201      	movs	r2, #1
 800a0de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a0e0:	4b1c      	ldr	r3, [pc, #112]	@ (800a154 <xTaskResumeAll+0x124>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d1cc      	bne.n	800a082 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d001      	beq.n	800a0f2 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a0ee:	f000 fb59 	bl	800a7a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a0f2:	4b1d      	ldr	r3, [pc, #116]	@ (800a168 <xTaskResumeAll+0x138>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d010      	beq.n	800a120 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a0fe:	f000 f859 	bl	800a1b4 <xTaskIncrementTick>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d002      	beq.n	800a10e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800a108:	4b16      	ldr	r3, [pc, #88]	@ (800a164 <xTaskResumeAll+0x134>)
 800a10a:	2201      	movs	r2, #1
 800a10c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	3b01      	subs	r3, #1
 800a112:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d1f1      	bne.n	800a0fe <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800a11a:	4b13      	ldr	r3, [pc, #76]	@ (800a168 <xTaskResumeAll+0x138>)
 800a11c:	2200      	movs	r2, #0
 800a11e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a120:	4b10      	ldr	r3, [pc, #64]	@ (800a164 <xTaskResumeAll+0x134>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d009      	beq.n	800a13c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a128:	2301      	movs	r3, #1
 800a12a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a12c:	4b0f      	ldr	r3, [pc, #60]	@ (800a16c <xTaskResumeAll+0x13c>)
 800a12e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a132:	601a      	str	r2, [r3, #0]
 800a134:	f3bf 8f4f 	dsb	sy
 800a138:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a13c:	f000 fedc 	bl	800aef8 <vPortExitCritical>

	return xAlreadyYielded;
 800a140:	68bb      	ldr	r3, [r7, #8]
}
 800a142:	4618      	mov	r0, r3
 800a144:	3710      	adds	r7, #16
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}
 800a14a:	bf00      	nop
 800a14c:	200088d4 	.word	0x200088d4
 800a150:	200088ac 	.word	0x200088ac
 800a154:	2000886c 	.word	0x2000886c
 800a158:	200088b4 	.word	0x200088b4
 800a15c:	200087b0 	.word	0x200087b0
 800a160:	200087ac 	.word	0x200087ac
 800a164:	200088c0 	.word	0x200088c0
 800a168:	200088bc 	.word	0x200088bc
 800a16c:	e000ed04 	.word	0xe000ed04

0800a170 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a170:	b480      	push	{r7}
 800a172:	b083      	sub	sp, #12
 800a174:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a176:	4b05      	ldr	r3, [pc, #20]	@ (800a18c <xTaskGetTickCount+0x1c>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a17c:	687b      	ldr	r3, [r7, #4]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	370c      	adds	r7, #12
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr
 800a18a:	bf00      	nop
 800a18c:	200088b0 	.word	0x200088b0

0800a190 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b082      	sub	sp, #8
 800a194:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a196:	f000 ff61 	bl	800b05c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a19a:	2300      	movs	r3, #0
 800a19c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a19e:	4b04      	ldr	r3, [pc, #16]	@ (800a1b0 <xTaskGetTickCountFromISR+0x20>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a1a4:	683b      	ldr	r3, [r7, #0]
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3708      	adds	r7, #8
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}
 800a1ae:	bf00      	nop
 800a1b0:	200088b0 	.word	0x200088b0

0800a1b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a1be:	4b50      	ldr	r3, [pc, #320]	@ (800a300 <xTaskIncrementTick+0x14c>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	f040 808b 	bne.w	800a2de <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a1c8:	4b4e      	ldr	r3, [pc, #312]	@ (800a304 <xTaskIncrementTick+0x150>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	3301      	adds	r3, #1
 800a1ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a1d0:	4a4c      	ldr	r2, [pc, #304]	@ (800a304 <xTaskIncrementTick+0x150>)
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d123      	bne.n	800a224 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800a1dc:	4b4a      	ldr	r3, [pc, #296]	@ (800a308 <xTaskIncrementTick+0x154>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d00d      	beq.n	800a202 <xTaskIncrementTick+0x4e>
	__asm volatile
 800a1e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ea:	b672      	cpsid	i
 800a1ec:	f383 8811 	msr	BASEPRI, r3
 800a1f0:	f3bf 8f6f 	isb	sy
 800a1f4:	f3bf 8f4f 	dsb	sy
 800a1f8:	b662      	cpsie	i
 800a1fa:	603b      	str	r3, [r7, #0]
}
 800a1fc:	bf00      	nop
 800a1fe:	bf00      	nop
 800a200:	e7fd      	b.n	800a1fe <xTaskIncrementTick+0x4a>
 800a202:	4b41      	ldr	r3, [pc, #260]	@ (800a308 <xTaskIncrementTick+0x154>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	4b40      	ldr	r3, [pc, #256]	@ (800a30c <xTaskIncrementTick+0x158>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4a3e      	ldr	r2, [pc, #248]	@ (800a308 <xTaskIncrementTick+0x154>)
 800a20e:	6013      	str	r3, [r2, #0]
 800a210:	4a3e      	ldr	r2, [pc, #248]	@ (800a30c <xTaskIncrementTick+0x158>)
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	6013      	str	r3, [r2, #0]
 800a216:	4b3e      	ldr	r3, [pc, #248]	@ (800a310 <xTaskIncrementTick+0x15c>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	3301      	adds	r3, #1
 800a21c:	4a3c      	ldr	r2, [pc, #240]	@ (800a310 <xTaskIncrementTick+0x15c>)
 800a21e:	6013      	str	r3, [r2, #0]
 800a220:	f000 fac0 	bl	800a7a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a224:	4b3b      	ldr	r3, [pc, #236]	@ (800a314 <xTaskIncrementTick+0x160>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	693a      	ldr	r2, [r7, #16]
 800a22a:	429a      	cmp	r2, r3
 800a22c:	d348      	bcc.n	800a2c0 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a22e:	4b36      	ldr	r3, [pc, #216]	@ (800a308 <xTaskIncrementTick+0x154>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d104      	bne.n	800a242 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a238:	4b36      	ldr	r3, [pc, #216]	@ (800a314 <xTaskIncrementTick+0x160>)
 800a23a:	f04f 32ff 	mov.w	r2, #4294967295
 800a23e:	601a      	str	r2, [r3, #0]
					break;
 800a240:	e03e      	b.n	800a2c0 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a242:	4b31      	ldr	r3, [pc, #196]	@ (800a308 <xTaskIncrementTick+0x154>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	68db      	ldr	r3, [r3, #12]
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a252:	693a      	ldr	r2, [r7, #16]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	429a      	cmp	r2, r3
 800a258:	d203      	bcs.n	800a262 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a25a:	4a2e      	ldr	r2, [pc, #184]	@ (800a314 <xTaskIncrementTick+0x160>)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a260:	e02e      	b.n	800a2c0 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	3304      	adds	r3, #4
 800a266:	4618      	mov	r0, r3
 800a268:	f7fe fbac 	bl	80089c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a270:	2b00      	cmp	r3, #0
 800a272:	d004      	beq.n	800a27e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	3318      	adds	r3, #24
 800a278:	4618      	mov	r0, r3
 800a27a:	f7fe fba3 	bl	80089c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a282:	2201      	movs	r2, #1
 800a284:	409a      	lsls	r2, r3
 800a286:	4b24      	ldr	r3, [pc, #144]	@ (800a318 <xTaskIncrementTick+0x164>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4313      	orrs	r3, r2
 800a28c:	4a22      	ldr	r2, [pc, #136]	@ (800a318 <xTaskIncrementTick+0x164>)
 800a28e:	6013      	str	r3, [r2, #0]
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a294:	4613      	mov	r3, r2
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	4413      	add	r3, r2
 800a29a:	009b      	lsls	r3, r3, #2
 800a29c:	4a1f      	ldr	r2, [pc, #124]	@ (800a31c <xTaskIncrementTick+0x168>)
 800a29e:	441a      	add	r2, r3
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	3304      	adds	r3, #4
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	4610      	mov	r0, r2
 800a2a8:	f7fe fb2f 	bl	800890a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2b0:	4b1b      	ldr	r3, [pc, #108]	@ (800a320 <xTaskIncrementTick+0x16c>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d3b9      	bcc.n	800a22e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2be:	e7b6      	b.n	800a22e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a2c0:	4b17      	ldr	r3, [pc, #92]	@ (800a320 <xTaskIncrementTick+0x16c>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2c6:	4915      	ldr	r1, [pc, #84]	@ (800a31c <xTaskIncrementTick+0x168>)
 800a2c8:	4613      	mov	r3, r2
 800a2ca:	009b      	lsls	r3, r3, #2
 800a2cc:	4413      	add	r3, r2
 800a2ce:	009b      	lsls	r3, r3, #2
 800a2d0:	440b      	add	r3, r1
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d907      	bls.n	800a2e8 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	617b      	str	r3, [r7, #20]
 800a2dc:	e004      	b.n	800a2e8 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a2de:	4b11      	ldr	r3, [pc, #68]	@ (800a324 <xTaskIncrementTick+0x170>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	4a0f      	ldr	r2, [pc, #60]	@ (800a324 <xTaskIncrementTick+0x170>)
 800a2e6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a2e8:	4b0f      	ldr	r3, [pc, #60]	@ (800a328 <xTaskIncrementTick+0x174>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d001      	beq.n	800a2f4 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a2f4:	697b      	ldr	r3, [r7, #20]
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3718      	adds	r7, #24
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	200088d4 	.word	0x200088d4
 800a304:	200088b0 	.word	0x200088b0
 800a308:	20008864 	.word	0x20008864
 800a30c:	20008868 	.word	0x20008868
 800a310:	200088c4 	.word	0x200088c4
 800a314:	200088cc 	.word	0x200088cc
 800a318:	200088b4 	.word	0x200088b4
 800a31c:	200087b0 	.word	0x200087b0
 800a320:	200087ac 	.word	0x200087ac
 800a324:	200088bc 	.word	0x200088bc
 800a328:	200088c0 	.word	0x200088c0

0800a32c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a32c:	b480      	push	{r7}
 800a32e:	b087      	sub	sp, #28
 800a330:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a332:	4b2b      	ldr	r3, [pc, #172]	@ (800a3e0 <vTaskSwitchContext+0xb4>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d003      	beq.n	800a342 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a33a:	4b2a      	ldr	r3, [pc, #168]	@ (800a3e4 <vTaskSwitchContext+0xb8>)
 800a33c:	2201      	movs	r2, #1
 800a33e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a340:	e047      	b.n	800a3d2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a342:	4b28      	ldr	r3, [pc, #160]	@ (800a3e4 <vTaskSwitchContext+0xb8>)
 800a344:	2200      	movs	r2, #0
 800a346:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a348:	4b27      	ldr	r3, [pc, #156]	@ (800a3e8 <vTaskSwitchContext+0xbc>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	fab3 f383 	clz	r3, r3
 800a354:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a356:	7afb      	ldrb	r3, [r7, #11]
 800a358:	f1c3 031f 	rsb	r3, r3, #31
 800a35c:	617b      	str	r3, [r7, #20]
 800a35e:	4923      	ldr	r1, [pc, #140]	@ (800a3ec <vTaskSwitchContext+0xc0>)
 800a360:	697a      	ldr	r2, [r7, #20]
 800a362:	4613      	mov	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4413      	add	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	440b      	add	r3, r1
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d10d      	bne.n	800a38e <vTaskSwitchContext+0x62>
	__asm volatile
 800a372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a376:	b672      	cpsid	i
 800a378:	f383 8811 	msr	BASEPRI, r3
 800a37c:	f3bf 8f6f 	isb	sy
 800a380:	f3bf 8f4f 	dsb	sy
 800a384:	b662      	cpsie	i
 800a386:	607b      	str	r3, [r7, #4]
}
 800a388:	bf00      	nop
 800a38a:	bf00      	nop
 800a38c:	e7fd      	b.n	800a38a <vTaskSwitchContext+0x5e>
 800a38e:	697a      	ldr	r2, [r7, #20]
 800a390:	4613      	mov	r3, r2
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	4413      	add	r3, r2
 800a396:	009b      	lsls	r3, r3, #2
 800a398:	4a14      	ldr	r2, [pc, #80]	@ (800a3ec <vTaskSwitchContext+0xc0>)
 800a39a:	4413      	add	r3, r2
 800a39c:	613b      	str	r3, [r7, #16]
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	685a      	ldr	r2, [r3, #4]
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	605a      	str	r2, [r3, #4]
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	685a      	ldr	r2, [r3, #4]
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	3308      	adds	r3, #8
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	d104      	bne.n	800a3be <vTaskSwitchContext+0x92>
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	685a      	ldr	r2, [r3, #4]
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	605a      	str	r2, [r3, #4]
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	68db      	ldr	r3, [r3, #12]
 800a3c4:	4a0a      	ldr	r2, [pc, #40]	@ (800a3f0 <vTaskSwitchContext+0xc4>)
 800a3c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a3c8:	4b09      	ldr	r3, [pc, #36]	@ (800a3f0 <vTaskSwitchContext+0xc4>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	334c      	adds	r3, #76	@ 0x4c
 800a3ce:	4a09      	ldr	r2, [pc, #36]	@ (800a3f4 <vTaskSwitchContext+0xc8>)
 800a3d0:	6013      	str	r3, [r2, #0]
}
 800a3d2:	bf00      	nop
 800a3d4:	371c      	adds	r7, #28
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3dc:	4770      	bx	lr
 800a3de:	bf00      	nop
 800a3e0:	200088d4 	.word	0x200088d4
 800a3e4:	200088c0 	.word	0x200088c0
 800a3e8:	200088b4 	.word	0x200088b4
 800a3ec:	200087b0 	.word	0x200087b0
 800a3f0:	200087ac 	.word	0x200087ac
 800a3f4:	20000040 	.word	0x20000040

0800a3f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b084      	sub	sp, #16
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d10d      	bne.n	800a424 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800a408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a40c:	b672      	cpsid	i
 800a40e:	f383 8811 	msr	BASEPRI, r3
 800a412:	f3bf 8f6f 	isb	sy
 800a416:	f3bf 8f4f 	dsb	sy
 800a41a:	b662      	cpsie	i
 800a41c:	60fb      	str	r3, [r7, #12]
}
 800a41e:	bf00      	nop
 800a420:	bf00      	nop
 800a422:	e7fd      	b.n	800a420 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a424:	4b07      	ldr	r3, [pc, #28]	@ (800a444 <vTaskPlaceOnEventList+0x4c>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	3318      	adds	r3, #24
 800a42a:	4619      	mov	r1, r3
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f7fe fa90 	bl	8008952 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a432:	2101      	movs	r1, #1
 800a434:	6838      	ldr	r0, [r7, #0]
 800a436:	f000 fbb3 	bl	800aba0 <prvAddCurrentTaskToDelayedList>
}
 800a43a:	bf00      	nop
 800a43c:	3710      	adds	r7, #16
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
 800a442:	bf00      	nop
 800a444:	200087ac 	.word	0x200087ac

0800a448 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b086      	sub	sp, #24
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	68db      	ldr	r3, [r3, #12]
 800a456:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d10d      	bne.n	800a47a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800a45e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a462:	b672      	cpsid	i
 800a464:	f383 8811 	msr	BASEPRI, r3
 800a468:	f3bf 8f6f 	isb	sy
 800a46c:	f3bf 8f4f 	dsb	sy
 800a470:	b662      	cpsie	i
 800a472:	60fb      	str	r3, [r7, #12]
}
 800a474:	bf00      	nop
 800a476:	bf00      	nop
 800a478:	e7fd      	b.n	800a476 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	3318      	adds	r3, #24
 800a47e:	4618      	mov	r0, r3
 800a480:	f7fe faa0 	bl	80089c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a484:	4b1d      	ldr	r3, [pc, #116]	@ (800a4fc <xTaskRemoveFromEventList+0xb4>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d11c      	bne.n	800a4c6 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	3304      	adds	r3, #4
 800a490:	4618      	mov	r0, r3
 800a492:	f7fe fa97 	bl	80089c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a49a:	2201      	movs	r2, #1
 800a49c:	409a      	lsls	r2, r3
 800a49e:	4b18      	ldr	r3, [pc, #96]	@ (800a500 <xTaskRemoveFromEventList+0xb8>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4313      	orrs	r3, r2
 800a4a4:	4a16      	ldr	r2, [pc, #88]	@ (800a500 <xTaskRemoveFromEventList+0xb8>)
 800a4a6:	6013      	str	r3, [r2, #0]
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4ac:	4613      	mov	r3, r2
 800a4ae:	009b      	lsls	r3, r3, #2
 800a4b0:	4413      	add	r3, r2
 800a4b2:	009b      	lsls	r3, r3, #2
 800a4b4:	4a13      	ldr	r2, [pc, #76]	@ (800a504 <xTaskRemoveFromEventList+0xbc>)
 800a4b6:	441a      	add	r2, r3
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	3304      	adds	r3, #4
 800a4bc:	4619      	mov	r1, r3
 800a4be:	4610      	mov	r0, r2
 800a4c0:	f7fe fa23 	bl	800890a <vListInsertEnd>
 800a4c4:	e005      	b.n	800a4d2 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	3318      	adds	r3, #24
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	480e      	ldr	r0, [pc, #56]	@ (800a508 <xTaskRemoveFromEventList+0xc0>)
 800a4ce:	f7fe fa1c 	bl	800890a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a50c <xTaskRemoveFromEventList+0xc4>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d905      	bls.n	800a4ec <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a4e4:	4b0a      	ldr	r3, [pc, #40]	@ (800a510 <xTaskRemoveFromEventList+0xc8>)
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	601a      	str	r2, [r3, #0]
 800a4ea:	e001      	b.n	800a4f0 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a4f0:	697b      	ldr	r3, [r7, #20]
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3718      	adds	r7, #24
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	bf00      	nop
 800a4fc:	200088d4 	.word	0x200088d4
 800a500:	200088b4 	.word	0x200088b4
 800a504:	200087b0 	.word	0x200087b0
 800a508:	2000886c 	.word	0x2000886c
 800a50c:	200087ac 	.word	0x200087ac
 800a510:	200088c0 	.word	0x200088c0

0800a514 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a514:	b480      	push	{r7}
 800a516:	b083      	sub	sp, #12
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a51c:	4b06      	ldr	r3, [pc, #24]	@ (800a538 <vTaskInternalSetTimeOutState+0x24>)
 800a51e:	681a      	ldr	r2, [r3, #0]
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a524:	4b05      	ldr	r3, [pc, #20]	@ (800a53c <vTaskInternalSetTimeOutState+0x28>)
 800a526:	681a      	ldr	r2, [r3, #0]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	605a      	str	r2, [r3, #4]
}
 800a52c:	bf00      	nop
 800a52e:	370c      	adds	r7, #12
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr
 800a538:	200088c4 	.word	0x200088c4
 800a53c:	200088b0 	.word	0x200088b0

0800a540 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b088      	sub	sp, #32
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d10d      	bne.n	800a56c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800a550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a554:	b672      	cpsid	i
 800a556:	f383 8811 	msr	BASEPRI, r3
 800a55a:	f3bf 8f6f 	isb	sy
 800a55e:	f3bf 8f4f 	dsb	sy
 800a562:	b662      	cpsie	i
 800a564:	613b      	str	r3, [r7, #16]
}
 800a566:	bf00      	nop
 800a568:	bf00      	nop
 800a56a:	e7fd      	b.n	800a568 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d10d      	bne.n	800a58e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800a572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a576:	b672      	cpsid	i
 800a578:	f383 8811 	msr	BASEPRI, r3
 800a57c:	f3bf 8f6f 	isb	sy
 800a580:	f3bf 8f4f 	dsb	sy
 800a584:	b662      	cpsie	i
 800a586:	60fb      	str	r3, [r7, #12]
}
 800a588:	bf00      	nop
 800a58a:	bf00      	nop
 800a58c:	e7fd      	b.n	800a58a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800a58e:	f000 fc7d 	bl	800ae8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a592:	4b1d      	ldr	r3, [pc, #116]	@ (800a608 <xTaskCheckForTimeOut+0xc8>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	69ba      	ldr	r2, [r7, #24]
 800a59e:	1ad3      	subs	r3, r2, r3
 800a5a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5aa:	d102      	bne.n	800a5b2 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	61fb      	str	r3, [r7, #28]
 800a5b0:	e023      	b.n	800a5fa <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681a      	ldr	r2, [r3, #0]
 800a5b6:	4b15      	ldr	r3, [pc, #84]	@ (800a60c <xTaskCheckForTimeOut+0xcc>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d007      	beq.n	800a5ce <xTaskCheckForTimeOut+0x8e>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	69ba      	ldr	r2, [r7, #24]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d302      	bcc.n	800a5ce <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	61fb      	str	r3, [r7, #28]
 800a5cc:	e015      	b.n	800a5fa <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	697a      	ldr	r2, [r7, #20]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d20b      	bcs.n	800a5f0 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	681a      	ldr	r2, [r3, #0]
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	1ad2      	subs	r2, r2, r3
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f7ff ff95 	bl	800a514 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	61fb      	str	r3, [r7, #28]
 800a5ee:	e004      	b.n	800a5fa <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a5fa:	f000 fc7d 	bl	800aef8 <vPortExitCritical>

	return xReturn;
 800a5fe:	69fb      	ldr	r3, [r7, #28]
}
 800a600:	4618      	mov	r0, r3
 800a602:	3720      	adds	r7, #32
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}
 800a608:	200088b0 	.word	0x200088b0
 800a60c:	200088c4 	.word	0x200088c4

0800a610 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a610:	b480      	push	{r7}
 800a612:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a614:	4b03      	ldr	r3, [pc, #12]	@ (800a624 <vTaskMissedYield+0x14>)
 800a616:	2201      	movs	r2, #1
 800a618:	601a      	str	r2, [r3, #0]
}
 800a61a:	bf00      	nop
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr
 800a624:	200088c0 	.word	0x200088c0

0800a628 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a630:	f000 f852 	bl	800a6d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a634:	4b06      	ldr	r3, [pc, #24]	@ (800a650 <prvIdleTask+0x28>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2b01      	cmp	r3, #1
 800a63a:	d9f9      	bls.n	800a630 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a63c:	4b05      	ldr	r3, [pc, #20]	@ (800a654 <prvIdleTask+0x2c>)
 800a63e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	f3bf 8f4f 	dsb	sy
 800a648:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a64c:	e7f0      	b.n	800a630 <prvIdleTask+0x8>
 800a64e:	bf00      	nop
 800a650:	200087b0 	.word	0x200087b0
 800a654:	e000ed04 	.word	0xe000ed04

0800a658 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a65e:	2300      	movs	r3, #0
 800a660:	607b      	str	r3, [r7, #4]
 800a662:	e00c      	b.n	800a67e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a664:	687a      	ldr	r2, [r7, #4]
 800a666:	4613      	mov	r3, r2
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	4413      	add	r3, r2
 800a66c:	009b      	lsls	r3, r3, #2
 800a66e:	4a12      	ldr	r2, [pc, #72]	@ (800a6b8 <prvInitialiseTaskLists+0x60>)
 800a670:	4413      	add	r3, r2
 800a672:	4618      	mov	r0, r3
 800a674:	f7fe f91c 	bl	80088b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	3301      	adds	r3, #1
 800a67c:	607b      	str	r3, [r7, #4]
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2b06      	cmp	r3, #6
 800a682:	d9ef      	bls.n	800a664 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a684:	480d      	ldr	r0, [pc, #52]	@ (800a6bc <prvInitialiseTaskLists+0x64>)
 800a686:	f7fe f913 	bl	80088b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a68a:	480d      	ldr	r0, [pc, #52]	@ (800a6c0 <prvInitialiseTaskLists+0x68>)
 800a68c:	f7fe f910 	bl	80088b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a690:	480c      	ldr	r0, [pc, #48]	@ (800a6c4 <prvInitialiseTaskLists+0x6c>)
 800a692:	f7fe f90d 	bl	80088b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a696:	480c      	ldr	r0, [pc, #48]	@ (800a6c8 <prvInitialiseTaskLists+0x70>)
 800a698:	f7fe f90a 	bl	80088b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a69c:	480b      	ldr	r0, [pc, #44]	@ (800a6cc <prvInitialiseTaskLists+0x74>)
 800a69e:	f7fe f907 	bl	80088b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a6a2:	4b0b      	ldr	r3, [pc, #44]	@ (800a6d0 <prvInitialiseTaskLists+0x78>)
 800a6a4:	4a05      	ldr	r2, [pc, #20]	@ (800a6bc <prvInitialiseTaskLists+0x64>)
 800a6a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a6a8:	4b0a      	ldr	r3, [pc, #40]	@ (800a6d4 <prvInitialiseTaskLists+0x7c>)
 800a6aa:	4a05      	ldr	r2, [pc, #20]	@ (800a6c0 <prvInitialiseTaskLists+0x68>)
 800a6ac:	601a      	str	r2, [r3, #0]
}
 800a6ae:	bf00      	nop
 800a6b0:	3708      	adds	r7, #8
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	200087b0 	.word	0x200087b0
 800a6bc:	2000883c 	.word	0x2000883c
 800a6c0:	20008850 	.word	0x20008850
 800a6c4:	2000886c 	.word	0x2000886c
 800a6c8:	20008880 	.word	0x20008880
 800a6cc:	20008898 	.word	0x20008898
 800a6d0:	20008864 	.word	0x20008864
 800a6d4:	20008868 	.word	0x20008868

0800a6d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a6de:	e019      	b.n	800a714 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a6e0:	f000 fbd4 	bl	800ae8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6e4:	4b10      	ldr	r3, [pc, #64]	@ (800a728 <prvCheckTasksWaitingTermination+0x50>)
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	68db      	ldr	r3, [r3, #12]
 800a6ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	3304      	adds	r3, #4
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	f7fe f967 	bl	80089c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a6f6:	4b0d      	ldr	r3, [pc, #52]	@ (800a72c <prvCheckTasksWaitingTermination+0x54>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	3b01      	subs	r3, #1
 800a6fc:	4a0b      	ldr	r2, [pc, #44]	@ (800a72c <prvCheckTasksWaitingTermination+0x54>)
 800a6fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a700:	4b0b      	ldr	r3, [pc, #44]	@ (800a730 <prvCheckTasksWaitingTermination+0x58>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	3b01      	subs	r3, #1
 800a706:	4a0a      	ldr	r2, [pc, #40]	@ (800a730 <prvCheckTasksWaitingTermination+0x58>)
 800a708:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a70a:	f000 fbf5 	bl	800aef8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f000 f810 	bl	800a734 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a714:	4b06      	ldr	r3, [pc, #24]	@ (800a730 <prvCheckTasksWaitingTermination+0x58>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d1e1      	bne.n	800a6e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a71c:	bf00      	nop
 800a71e:	bf00      	nop
 800a720:	3708      	adds	r7, #8
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	20008880 	.word	0x20008880
 800a72c:	200088ac 	.word	0x200088ac
 800a730:	20008894 	.word	0x20008894

0800a734 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a734:	b580      	push	{r7, lr}
 800a736:	b084      	sub	sp, #16
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	334c      	adds	r3, #76	@ 0x4c
 800a740:	4618      	mov	r0, r3
 800a742:	f00c f957 	bl	80169f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d108      	bne.n	800a762 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a754:	4618      	mov	r0, r3
 800a756:	f000 fd95 	bl	800b284 <vPortFree>
				vPortFree( pxTCB );
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f000 fd92 	bl	800b284 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a760:	e01b      	b.n	800a79a <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a768:	2b01      	cmp	r3, #1
 800a76a:	d103      	bne.n	800a774 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f000 fd89 	bl	800b284 <vPortFree>
	}
 800a772:	e012      	b.n	800a79a <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a77a:	2b02      	cmp	r3, #2
 800a77c:	d00d      	beq.n	800a79a <prvDeleteTCB+0x66>
	__asm volatile
 800a77e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a782:	b672      	cpsid	i
 800a784:	f383 8811 	msr	BASEPRI, r3
 800a788:	f3bf 8f6f 	isb	sy
 800a78c:	f3bf 8f4f 	dsb	sy
 800a790:	b662      	cpsie	i
 800a792:	60fb      	str	r3, [r7, #12]
}
 800a794:	bf00      	nop
 800a796:	bf00      	nop
 800a798:	e7fd      	b.n	800a796 <prvDeleteTCB+0x62>
	}
 800a79a:	bf00      	nop
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
	...

0800a7a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b083      	sub	sp, #12
 800a7a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7aa:	4b0c      	ldr	r3, [pc, #48]	@ (800a7dc <prvResetNextTaskUnblockTime+0x38>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d104      	bne.n	800a7be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a7b4:	4b0a      	ldr	r3, [pc, #40]	@ (800a7e0 <prvResetNextTaskUnblockTime+0x3c>)
 800a7b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a7ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a7bc:	e008      	b.n	800a7d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7be:	4b07      	ldr	r3, [pc, #28]	@ (800a7dc <prvResetNextTaskUnblockTime+0x38>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	68db      	ldr	r3, [r3, #12]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	4a04      	ldr	r2, [pc, #16]	@ (800a7e0 <prvResetNextTaskUnblockTime+0x3c>)
 800a7ce:	6013      	str	r3, [r2, #0]
}
 800a7d0:	bf00      	nop
 800a7d2:	370c      	adds	r7, #12
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr
 800a7dc:	20008864 	.word	0x20008864
 800a7e0:	200088cc 	.word	0x200088cc

0800a7e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b083      	sub	sp, #12
 800a7e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a7ea:	4b0b      	ldr	r3, [pc, #44]	@ (800a818 <xTaskGetSchedulerState+0x34>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d102      	bne.n	800a7f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	607b      	str	r3, [r7, #4]
 800a7f6:	e008      	b.n	800a80a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7f8:	4b08      	ldr	r3, [pc, #32]	@ (800a81c <xTaskGetSchedulerState+0x38>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d102      	bne.n	800a806 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a800:	2302      	movs	r3, #2
 800a802:	607b      	str	r3, [r7, #4]
 800a804:	e001      	b.n	800a80a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a806:	2300      	movs	r3, #0
 800a808:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a80a:	687b      	ldr	r3, [r7, #4]
	}
 800a80c:	4618      	mov	r0, r3
 800a80e:	370c      	adds	r7, #12
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr
 800a818:	200088b8 	.word	0x200088b8
 800a81c:	200088d4 	.word	0x200088d4

0800a820 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a820:	b580      	push	{r7, lr}
 800a822:	b084      	sub	sp, #16
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a82c:	2300      	movs	r3, #0
 800a82e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d069      	beq.n	800a90a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a83a:	4b36      	ldr	r3, [pc, #216]	@ (800a914 <xTaskPriorityInherit+0xf4>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a840:	429a      	cmp	r2, r3
 800a842:	d259      	bcs.n	800a8f8 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	699b      	ldr	r3, [r3, #24]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	db06      	blt.n	800a85a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a84c:	4b31      	ldr	r3, [pc, #196]	@ (800a914 <xTaskPriorityInherit+0xf4>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a852:	f1c3 0207 	rsb	r2, r3, #7
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	6959      	ldr	r1, [r3, #20]
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a862:	4613      	mov	r3, r2
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	4413      	add	r3, r2
 800a868:	009b      	lsls	r3, r3, #2
 800a86a:	4a2b      	ldr	r2, [pc, #172]	@ (800a918 <xTaskPriorityInherit+0xf8>)
 800a86c:	4413      	add	r3, r2
 800a86e:	4299      	cmp	r1, r3
 800a870:	d13a      	bne.n	800a8e8 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	3304      	adds	r3, #4
 800a876:	4618      	mov	r0, r3
 800a878:	f7fe f8a4 	bl	80089c4 <uxListRemove>
 800a87c:	4603      	mov	r3, r0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d115      	bne.n	800a8ae <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a886:	4924      	ldr	r1, [pc, #144]	@ (800a918 <xTaskPriorityInherit+0xf8>)
 800a888:	4613      	mov	r3, r2
 800a88a:	009b      	lsls	r3, r3, #2
 800a88c:	4413      	add	r3, r2
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	440b      	add	r3, r1
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d10a      	bne.n	800a8ae <xTaskPriorityInherit+0x8e>
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a89c:	2201      	movs	r2, #1
 800a89e:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a2:	43da      	mvns	r2, r3
 800a8a4:	4b1d      	ldr	r3, [pc, #116]	@ (800a91c <xTaskPriorityInherit+0xfc>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4013      	ands	r3, r2
 800a8aa:	4a1c      	ldr	r2, [pc, #112]	@ (800a91c <xTaskPriorityInherit+0xfc>)
 800a8ac:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a8ae:	4b19      	ldr	r3, [pc, #100]	@ (800a914 <xTaskPriorityInherit+0xf4>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8bc:	2201      	movs	r2, #1
 800a8be:	409a      	lsls	r2, r3
 800a8c0:	4b16      	ldr	r3, [pc, #88]	@ (800a91c <xTaskPriorityInherit+0xfc>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	4313      	orrs	r3, r2
 800a8c6:	4a15      	ldr	r2, [pc, #84]	@ (800a91c <xTaskPriorityInherit+0xfc>)
 800a8c8:	6013      	str	r3, [r2, #0]
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8ce:	4613      	mov	r3, r2
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	4413      	add	r3, r2
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	4a10      	ldr	r2, [pc, #64]	@ (800a918 <xTaskPriorityInherit+0xf8>)
 800a8d8:	441a      	add	r2, r3
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	3304      	adds	r3, #4
 800a8de:	4619      	mov	r1, r3
 800a8e0:	4610      	mov	r0, r2
 800a8e2:	f7fe f812 	bl	800890a <vListInsertEnd>
 800a8e6:	e004      	b.n	800a8f2 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a8e8:	4b0a      	ldr	r3, [pc, #40]	@ (800a914 <xTaskPriorityInherit+0xf4>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	60fb      	str	r3, [r7, #12]
 800a8f6:	e008      	b.n	800a90a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a8fc:	4b05      	ldr	r3, [pc, #20]	@ (800a914 <xTaskPriorityInherit+0xf4>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a902:	429a      	cmp	r2, r3
 800a904:	d201      	bcs.n	800a90a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a906:	2301      	movs	r3, #1
 800a908:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a90a:	68fb      	ldr	r3, [r7, #12]
	}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3710      	adds	r7, #16
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}
 800a914:	200087ac 	.word	0x200087ac
 800a918:	200087b0 	.word	0x200087b0
 800a91c:	200088b4 	.word	0x200088b4

0800a920 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a920:	b580      	push	{r7, lr}
 800a922:	b086      	sub	sp, #24
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a92c:	2300      	movs	r3, #0
 800a92e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d074      	beq.n	800aa20 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a936:	4b3d      	ldr	r3, [pc, #244]	@ (800aa2c <xTaskPriorityDisinherit+0x10c>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	693a      	ldr	r2, [r7, #16]
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d00d      	beq.n	800a95c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800a940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a944:	b672      	cpsid	i
 800a946:	f383 8811 	msr	BASEPRI, r3
 800a94a:	f3bf 8f6f 	isb	sy
 800a94e:	f3bf 8f4f 	dsb	sy
 800a952:	b662      	cpsie	i
 800a954:	60fb      	str	r3, [r7, #12]
}
 800a956:	bf00      	nop
 800a958:	bf00      	nop
 800a95a:	e7fd      	b.n	800a958 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a960:	2b00      	cmp	r3, #0
 800a962:	d10d      	bne.n	800a980 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800a964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a968:	b672      	cpsid	i
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	b662      	cpsie	i
 800a978:	60bb      	str	r3, [r7, #8]
}
 800a97a:	bf00      	nop
 800a97c:	bf00      	nop
 800a97e:	e7fd      	b.n	800a97c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a984:	1e5a      	subs	r2, r3, #1
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a98a:	693b      	ldr	r3, [r7, #16]
 800a98c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a992:	429a      	cmp	r2, r3
 800a994:	d044      	beq.n	800aa20 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d140      	bne.n	800aa20 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	3304      	adds	r3, #4
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7fe f80e 	bl	80089c4 <uxListRemove>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d115      	bne.n	800a9da <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9b2:	491f      	ldr	r1, [pc, #124]	@ (800aa30 <xTaskPriorityDisinherit+0x110>)
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	4413      	add	r3, r2
 800a9ba:	009b      	lsls	r3, r3, #2
 800a9bc:	440b      	add	r3, r1
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d10a      	bne.n	800a9da <xTaskPriorityDisinherit+0xba>
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a9ce:	43da      	mvns	r2, r3
 800a9d0:	4b18      	ldr	r3, [pc, #96]	@ (800aa34 <xTaskPriorityDisinherit+0x114>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	4013      	ands	r3, r2
 800a9d6:	4a17      	ldr	r2, [pc, #92]	@ (800aa34 <xTaskPriorityDisinherit+0x114>)
 800a9d8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a9da:	693b      	ldr	r3, [r7, #16]
 800a9dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9e6:	f1c3 0207 	rsb	r2, r3, #7
 800a9ea:	693b      	ldr	r3, [r7, #16]
 800a9ec:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	409a      	lsls	r2, r3
 800a9f6:	4b0f      	ldr	r3, [pc, #60]	@ (800aa34 <xTaskPriorityDisinherit+0x114>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	4a0d      	ldr	r2, [pc, #52]	@ (800aa34 <xTaskPriorityDisinherit+0x114>)
 800a9fe:	6013      	str	r3, [r2, #0]
 800aa00:	693b      	ldr	r3, [r7, #16]
 800aa02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa04:	4613      	mov	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	4413      	add	r3, r2
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	4a08      	ldr	r2, [pc, #32]	@ (800aa30 <xTaskPriorityDisinherit+0x110>)
 800aa0e:	441a      	add	r2, r3
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	3304      	adds	r3, #4
 800aa14:	4619      	mov	r1, r3
 800aa16:	4610      	mov	r0, r2
 800aa18:	f7fd ff77 	bl	800890a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aa20:	697b      	ldr	r3, [r7, #20]
	}
 800aa22:	4618      	mov	r0, r3
 800aa24:	3718      	adds	r7, #24
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}
 800aa2a:	bf00      	nop
 800aa2c:	200087ac 	.word	0x200087ac
 800aa30:	200087b0 	.word	0x200087b0
 800aa34:	200088b4 	.word	0x200088b4

0800aa38 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b088      	sub	sp, #32
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
 800aa40:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800aa46:	2301      	movs	r3, #1
 800aa48:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	f000 8089 	beq.w	800ab64 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800aa52:	69bb      	ldr	r3, [r7, #24]
 800aa54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d10d      	bne.n	800aa76 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800aa5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa5e:	b672      	cpsid	i
 800aa60:	f383 8811 	msr	BASEPRI, r3
 800aa64:	f3bf 8f6f 	isb	sy
 800aa68:	f3bf 8f4f 	dsb	sy
 800aa6c:	b662      	cpsie	i
 800aa6e:	60fb      	str	r3, [r7, #12]
}
 800aa70:	bf00      	nop
 800aa72:	bf00      	nop
 800aa74:	e7fd      	b.n	800aa72 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800aa76:	69bb      	ldr	r3, [r7, #24]
 800aa78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa7a:	683a      	ldr	r2, [r7, #0]
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d902      	bls.n	800aa86 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	61fb      	str	r3, [r7, #28]
 800aa84:	e002      	b.n	800aa8c <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800aa86:	69bb      	ldr	r3, [r7, #24]
 800aa88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa8a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800aa8c:	69bb      	ldr	r3, [r7, #24]
 800aa8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa90:	69fa      	ldr	r2, [r7, #28]
 800aa92:	429a      	cmp	r2, r3
 800aa94:	d066      	beq.n	800ab64 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800aa96:	69bb      	ldr	r3, [r7, #24]
 800aa98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa9a:	697a      	ldr	r2, [r7, #20]
 800aa9c:	429a      	cmp	r2, r3
 800aa9e:	d161      	bne.n	800ab64 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800aaa0:	4b32      	ldr	r3, [pc, #200]	@ (800ab6c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	69ba      	ldr	r2, [r7, #24]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d10d      	bne.n	800aac6 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800aaaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaae:	b672      	cpsid	i
 800aab0:	f383 8811 	msr	BASEPRI, r3
 800aab4:	f3bf 8f6f 	isb	sy
 800aab8:	f3bf 8f4f 	dsb	sy
 800aabc:	b662      	cpsie	i
 800aabe:	60bb      	str	r3, [r7, #8]
}
 800aac0:	bf00      	nop
 800aac2:	bf00      	nop
 800aac4:	e7fd      	b.n	800aac2 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800aac6:	69bb      	ldr	r3, [r7, #24]
 800aac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaca:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800aacc:	69bb      	ldr	r3, [r7, #24]
 800aace:	69fa      	ldr	r2, [r7, #28]
 800aad0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aad2:	69bb      	ldr	r3, [r7, #24]
 800aad4:	699b      	ldr	r3, [r3, #24]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	db04      	blt.n	800aae4 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aada:	69fb      	ldr	r3, [r7, #28]
 800aadc:	f1c3 0207 	rsb	r2, r3, #7
 800aae0:	69bb      	ldr	r3, [r7, #24]
 800aae2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800aae4:	69bb      	ldr	r3, [r7, #24]
 800aae6:	6959      	ldr	r1, [r3, #20]
 800aae8:	693a      	ldr	r2, [r7, #16]
 800aaea:	4613      	mov	r3, r2
 800aaec:	009b      	lsls	r3, r3, #2
 800aaee:	4413      	add	r3, r2
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	4a1f      	ldr	r2, [pc, #124]	@ (800ab70 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800aaf4:	4413      	add	r3, r2
 800aaf6:	4299      	cmp	r1, r3
 800aaf8:	d134      	bne.n	800ab64 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aafa:	69bb      	ldr	r3, [r7, #24]
 800aafc:	3304      	adds	r3, #4
 800aafe:	4618      	mov	r0, r3
 800ab00:	f7fd ff60 	bl	80089c4 <uxListRemove>
 800ab04:	4603      	mov	r3, r0
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d115      	bne.n	800ab36 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ab0a:	69bb      	ldr	r3, [r7, #24]
 800ab0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab0e:	4918      	ldr	r1, [pc, #96]	@ (800ab70 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ab10:	4613      	mov	r3, r2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	4413      	add	r3, r2
 800ab16:	009b      	lsls	r3, r3, #2
 800ab18:	440b      	add	r3, r1
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d10a      	bne.n	800ab36 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800ab20:	69bb      	ldr	r3, [r7, #24]
 800ab22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab24:	2201      	movs	r2, #1
 800ab26:	fa02 f303 	lsl.w	r3, r2, r3
 800ab2a:	43da      	mvns	r2, r3
 800ab2c:	4b11      	ldr	r3, [pc, #68]	@ (800ab74 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4013      	ands	r3, r2
 800ab32:	4a10      	ldr	r2, [pc, #64]	@ (800ab74 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ab34:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab3a:	2201      	movs	r2, #1
 800ab3c:	409a      	lsls	r2, r3
 800ab3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ab74 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4313      	orrs	r3, r2
 800ab44:	4a0b      	ldr	r2, [pc, #44]	@ (800ab74 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ab46:	6013      	str	r3, [r2, #0]
 800ab48:	69bb      	ldr	r3, [r7, #24]
 800ab4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab4c:	4613      	mov	r3, r2
 800ab4e:	009b      	lsls	r3, r3, #2
 800ab50:	4413      	add	r3, r2
 800ab52:	009b      	lsls	r3, r3, #2
 800ab54:	4a06      	ldr	r2, [pc, #24]	@ (800ab70 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ab56:	441a      	add	r2, r3
 800ab58:	69bb      	ldr	r3, [r7, #24]
 800ab5a:	3304      	adds	r3, #4
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4610      	mov	r0, r2
 800ab60:	f7fd fed3 	bl	800890a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ab64:	bf00      	nop
 800ab66:	3720      	adds	r7, #32
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}
 800ab6c:	200087ac 	.word	0x200087ac
 800ab70:	200087b0 	.word	0x200087b0
 800ab74:	200088b4 	.word	0x200088b4

0800ab78 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ab78:	b480      	push	{r7}
 800ab7a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ab7c:	4b07      	ldr	r3, [pc, #28]	@ (800ab9c <pvTaskIncrementMutexHeldCount+0x24>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d004      	beq.n	800ab8e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ab84:	4b05      	ldr	r3, [pc, #20]	@ (800ab9c <pvTaskIncrementMutexHeldCount+0x24>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ab8a:	3201      	adds	r2, #1
 800ab8c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800ab8e:	4b03      	ldr	r3, [pc, #12]	@ (800ab9c <pvTaskIncrementMutexHeldCount+0x24>)
 800ab90:	681b      	ldr	r3, [r3, #0]
	}
 800ab92:	4618      	mov	r0, r3
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr
 800ab9c:	200087ac 	.word	0x200087ac

0800aba0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b084      	sub	sp, #16
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
 800aba8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800abaa:	4b29      	ldr	r3, [pc, #164]	@ (800ac50 <prvAddCurrentTaskToDelayedList+0xb0>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800abb0:	4b28      	ldr	r3, [pc, #160]	@ (800ac54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	3304      	adds	r3, #4
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7fd ff04 	bl	80089c4 <uxListRemove>
 800abbc:	4603      	mov	r3, r0
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d10b      	bne.n	800abda <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800abc2:	4b24      	ldr	r3, [pc, #144]	@ (800ac54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc8:	2201      	movs	r2, #1
 800abca:	fa02 f303 	lsl.w	r3, r2, r3
 800abce:	43da      	mvns	r2, r3
 800abd0:	4b21      	ldr	r3, [pc, #132]	@ (800ac58 <prvAddCurrentTaskToDelayedList+0xb8>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	4013      	ands	r3, r2
 800abd6:	4a20      	ldr	r2, [pc, #128]	@ (800ac58 <prvAddCurrentTaskToDelayedList+0xb8>)
 800abd8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abe0:	d10a      	bne.n	800abf8 <prvAddCurrentTaskToDelayedList+0x58>
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d007      	beq.n	800abf8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abe8:	4b1a      	ldr	r3, [pc, #104]	@ (800ac54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	3304      	adds	r3, #4
 800abee:	4619      	mov	r1, r3
 800abf0:	481a      	ldr	r0, [pc, #104]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xbc>)
 800abf2:	f7fd fe8a 	bl	800890a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800abf6:	e026      	b.n	800ac46 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800abf8:	68fa      	ldr	r2, [r7, #12]
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	4413      	add	r3, r2
 800abfe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ac00:	4b14      	ldr	r3, [pc, #80]	@ (800ac54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	68ba      	ldr	r2, [r7, #8]
 800ac06:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ac08:	68ba      	ldr	r2, [r7, #8]
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	d209      	bcs.n	800ac24 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac10:	4b13      	ldr	r3, [pc, #76]	@ (800ac60 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ac12:	681a      	ldr	r2, [r3, #0]
 800ac14:	4b0f      	ldr	r3, [pc, #60]	@ (800ac54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	3304      	adds	r3, #4
 800ac1a:	4619      	mov	r1, r3
 800ac1c:	4610      	mov	r0, r2
 800ac1e:	f7fd fe98 	bl	8008952 <vListInsert>
}
 800ac22:	e010      	b.n	800ac46 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac24:	4b0f      	ldr	r3, [pc, #60]	@ (800ac64 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ac26:	681a      	ldr	r2, [r3, #0]
 800ac28:	4b0a      	ldr	r3, [pc, #40]	@ (800ac54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	3304      	adds	r3, #4
 800ac2e:	4619      	mov	r1, r3
 800ac30:	4610      	mov	r0, r2
 800ac32:	f7fd fe8e 	bl	8008952 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ac36:	4b0c      	ldr	r3, [pc, #48]	@ (800ac68 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	68ba      	ldr	r2, [r7, #8]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d202      	bcs.n	800ac46 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ac40:	4a09      	ldr	r2, [pc, #36]	@ (800ac68 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	6013      	str	r3, [r2, #0]
}
 800ac46:	bf00      	nop
 800ac48:	3710      	adds	r7, #16
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	200088b0 	.word	0x200088b0
 800ac54:	200087ac 	.word	0x200087ac
 800ac58:	200088b4 	.word	0x200088b4
 800ac5c:	20008898 	.word	0x20008898
 800ac60:	20008868 	.word	0x20008868
 800ac64:	20008864 	.word	0x20008864
 800ac68:	200088cc 	.word	0x200088cc

0800ac6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b085      	sub	sp, #20
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	60f8      	str	r0, [r7, #12]
 800ac74:	60b9      	str	r1, [r7, #8]
 800ac76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	3b04      	subs	r3, #4
 800ac7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ac84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	3b04      	subs	r3, #4
 800ac8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	f023 0201 	bic.w	r2, r3, #1
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	3b04      	subs	r3, #4
 800ac9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ac9c:	4a0c      	ldr	r2, [pc, #48]	@ (800acd0 <pxPortInitialiseStack+0x64>)
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	3b14      	subs	r3, #20
 800aca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aca8:	687a      	ldr	r2, [r7, #4]
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	3b04      	subs	r3, #4
 800acb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f06f 0202 	mvn.w	r2, #2
 800acba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	3b20      	subs	r3, #32
 800acc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800acc2:	68fb      	ldr	r3, [r7, #12]
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3714      	adds	r7, #20
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr
 800acd0:	0800acd5 	.word	0x0800acd5

0800acd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800acd4:	b480      	push	{r7}
 800acd6:	b085      	sub	sp, #20
 800acd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800acda:	2300      	movs	r3, #0
 800acdc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800acde:	4b15      	ldr	r3, [pc, #84]	@ (800ad34 <prvTaskExitError+0x60>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ace6:	d00d      	beq.n	800ad04 <prvTaskExitError+0x30>
	__asm volatile
 800ace8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acec:	b672      	cpsid	i
 800acee:	f383 8811 	msr	BASEPRI, r3
 800acf2:	f3bf 8f6f 	isb	sy
 800acf6:	f3bf 8f4f 	dsb	sy
 800acfa:	b662      	cpsie	i
 800acfc:	60fb      	str	r3, [r7, #12]
}
 800acfe:	bf00      	nop
 800ad00:	bf00      	nop
 800ad02:	e7fd      	b.n	800ad00 <prvTaskExitError+0x2c>
	__asm volatile
 800ad04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad08:	b672      	cpsid	i
 800ad0a:	f383 8811 	msr	BASEPRI, r3
 800ad0e:	f3bf 8f6f 	isb	sy
 800ad12:	f3bf 8f4f 	dsb	sy
 800ad16:	b662      	cpsie	i
 800ad18:	60bb      	str	r3, [r7, #8]
}
 800ad1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ad1c:	bf00      	nop
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d0fc      	beq.n	800ad1e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ad24:	bf00      	nop
 800ad26:	bf00      	nop
 800ad28:	3714      	adds	r7, #20
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr
 800ad32:	bf00      	nop
 800ad34:	20000024 	.word	0x20000024
	...

0800ad40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ad40:	4b07      	ldr	r3, [pc, #28]	@ (800ad60 <pxCurrentTCBConst2>)
 800ad42:	6819      	ldr	r1, [r3, #0]
 800ad44:	6808      	ldr	r0, [r1, #0]
 800ad46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4a:	f380 8809 	msr	PSP, r0
 800ad4e:	f3bf 8f6f 	isb	sy
 800ad52:	f04f 0000 	mov.w	r0, #0
 800ad56:	f380 8811 	msr	BASEPRI, r0
 800ad5a:	4770      	bx	lr
 800ad5c:	f3af 8000 	nop.w

0800ad60 <pxCurrentTCBConst2>:
 800ad60:	200087ac 	.word	0x200087ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ad64:	bf00      	nop
 800ad66:	bf00      	nop

0800ad68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ad68:	4808      	ldr	r0, [pc, #32]	@ (800ad8c <prvPortStartFirstTask+0x24>)
 800ad6a:	6800      	ldr	r0, [r0, #0]
 800ad6c:	6800      	ldr	r0, [r0, #0]
 800ad6e:	f380 8808 	msr	MSP, r0
 800ad72:	f04f 0000 	mov.w	r0, #0
 800ad76:	f380 8814 	msr	CONTROL, r0
 800ad7a:	b662      	cpsie	i
 800ad7c:	b661      	cpsie	f
 800ad7e:	f3bf 8f4f 	dsb	sy
 800ad82:	f3bf 8f6f 	isb	sy
 800ad86:	df00      	svc	0
 800ad88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ad8a:	bf00      	nop
 800ad8c:	e000ed08 	.word	0xe000ed08

0800ad90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b084      	sub	sp, #16
 800ad94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ad96:	4b37      	ldr	r3, [pc, #220]	@ (800ae74 <xPortStartScheduler+0xe4>)
 800ad98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	b2db      	uxtb	r3, r3
 800ada0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	22ff      	movs	r2, #255	@ 0xff
 800ada6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	781b      	ldrb	r3, [r3, #0]
 800adac:	b2db      	uxtb	r3, r3
 800adae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800adb0:	78fb      	ldrb	r3, [r7, #3]
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800adb8:	b2da      	uxtb	r2, r3
 800adba:	4b2f      	ldr	r3, [pc, #188]	@ (800ae78 <xPortStartScheduler+0xe8>)
 800adbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800adbe:	4b2f      	ldr	r3, [pc, #188]	@ (800ae7c <xPortStartScheduler+0xec>)
 800adc0:	2207      	movs	r2, #7
 800adc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800adc4:	e009      	b.n	800adda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800adc6:	4b2d      	ldr	r3, [pc, #180]	@ (800ae7c <xPortStartScheduler+0xec>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	3b01      	subs	r3, #1
 800adcc:	4a2b      	ldr	r2, [pc, #172]	@ (800ae7c <xPortStartScheduler+0xec>)
 800adce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800add0:	78fb      	ldrb	r3, [r7, #3]
 800add2:	b2db      	uxtb	r3, r3
 800add4:	005b      	lsls	r3, r3, #1
 800add6:	b2db      	uxtb	r3, r3
 800add8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800adda:	78fb      	ldrb	r3, [r7, #3]
 800addc:	b2db      	uxtb	r3, r3
 800adde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ade2:	2b80      	cmp	r3, #128	@ 0x80
 800ade4:	d0ef      	beq.n	800adc6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ade6:	4b25      	ldr	r3, [pc, #148]	@ (800ae7c <xPortStartScheduler+0xec>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f1c3 0307 	rsb	r3, r3, #7
 800adee:	2b04      	cmp	r3, #4
 800adf0:	d00d      	beq.n	800ae0e <xPortStartScheduler+0x7e>
	__asm volatile
 800adf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adf6:	b672      	cpsid	i
 800adf8:	f383 8811 	msr	BASEPRI, r3
 800adfc:	f3bf 8f6f 	isb	sy
 800ae00:	f3bf 8f4f 	dsb	sy
 800ae04:	b662      	cpsie	i
 800ae06:	60bb      	str	r3, [r7, #8]
}
 800ae08:	bf00      	nop
 800ae0a:	bf00      	nop
 800ae0c:	e7fd      	b.n	800ae0a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ae0e:	4b1b      	ldr	r3, [pc, #108]	@ (800ae7c <xPortStartScheduler+0xec>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	021b      	lsls	r3, r3, #8
 800ae14:	4a19      	ldr	r2, [pc, #100]	@ (800ae7c <xPortStartScheduler+0xec>)
 800ae16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ae18:	4b18      	ldr	r3, [pc, #96]	@ (800ae7c <xPortStartScheduler+0xec>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ae20:	4a16      	ldr	r2, [pc, #88]	@ (800ae7c <xPortStartScheduler+0xec>)
 800ae22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	b2da      	uxtb	r2, r3
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ae2c:	4b14      	ldr	r3, [pc, #80]	@ (800ae80 <xPortStartScheduler+0xf0>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4a13      	ldr	r2, [pc, #76]	@ (800ae80 <xPortStartScheduler+0xf0>)
 800ae32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ae36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ae38:	4b11      	ldr	r3, [pc, #68]	@ (800ae80 <xPortStartScheduler+0xf0>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a10      	ldr	r2, [pc, #64]	@ (800ae80 <xPortStartScheduler+0xf0>)
 800ae3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ae42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ae44:	f000 f8dc 	bl	800b000 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ae48:	4b0e      	ldr	r3, [pc, #56]	@ (800ae84 <xPortStartScheduler+0xf4>)
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ae4e:	f000 f8fb 	bl	800b048 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ae52:	4b0d      	ldr	r3, [pc, #52]	@ (800ae88 <xPortStartScheduler+0xf8>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4a0c      	ldr	r2, [pc, #48]	@ (800ae88 <xPortStartScheduler+0xf8>)
 800ae58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ae5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ae5e:	f7ff ff83 	bl	800ad68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ae62:	f7ff fa63 	bl	800a32c <vTaskSwitchContext>
	prvTaskExitError();
 800ae66:	f7ff ff35 	bl	800acd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3710      	adds	r7, #16
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}
 800ae74:	e000e400 	.word	0xe000e400
 800ae78:	200088d8 	.word	0x200088d8
 800ae7c:	200088dc 	.word	0x200088dc
 800ae80:	e000ed20 	.word	0xe000ed20
 800ae84:	20000024 	.word	0x20000024
 800ae88:	e000ef34 	.word	0xe000ef34

0800ae8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
	__asm volatile
 800ae92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae96:	b672      	cpsid	i
 800ae98:	f383 8811 	msr	BASEPRI, r3
 800ae9c:	f3bf 8f6f 	isb	sy
 800aea0:	f3bf 8f4f 	dsb	sy
 800aea4:	b662      	cpsie	i
 800aea6:	607b      	str	r3, [r7, #4]
}
 800aea8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aeaa:	4b11      	ldr	r3, [pc, #68]	@ (800aef0 <vPortEnterCritical+0x64>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	3301      	adds	r3, #1
 800aeb0:	4a0f      	ldr	r2, [pc, #60]	@ (800aef0 <vPortEnterCritical+0x64>)
 800aeb2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aeb4:	4b0e      	ldr	r3, [pc, #56]	@ (800aef0 <vPortEnterCritical+0x64>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	2b01      	cmp	r3, #1
 800aeba:	d112      	bne.n	800aee2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aebc:	4b0d      	ldr	r3, [pc, #52]	@ (800aef4 <vPortEnterCritical+0x68>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	b2db      	uxtb	r3, r3
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d00d      	beq.n	800aee2 <vPortEnterCritical+0x56>
	__asm volatile
 800aec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeca:	b672      	cpsid	i
 800aecc:	f383 8811 	msr	BASEPRI, r3
 800aed0:	f3bf 8f6f 	isb	sy
 800aed4:	f3bf 8f4f 	dsb	sy
 800aed8:	b662      	cpsie	i
 800aeda:	603b      	str	r3, [r7, #0]
}
 800aedc:	bf00      	nop
 800aede:	bf00      	nop
 800aee0:	e7fd      	b.n	800aede <vPortEnterCritical+0x52>
	}
}
 800aee2:	bf00      	nop
 800aee4:	370c      	adds	r7, #12
 800aee6:	46bd      	mov	sp, r7
 800aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeec:	4770      	bx	lr
 800aeee:	bf00      	nop
 800aef0:	20000024 	.word	0x20000024
 800aef4:	e000ed04 	.word	0xe000ed04

0800aef8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aef8:	b480      	push	{r7}
 800aefa:	b083      	sub	sp, #12
 800aefc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aefe:	4b13      	ldr	r3, [pc, #76]	@ (800af4c <vPortExitCritical+0x54>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d10d      	bne.n	800af22 <vPortExitCritical+0x2a>
	__asm volatile
 800af06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af0a:	b672      	cpsid	i
 800af0c:	f383 8811 	msr	BASEPRI, r3
 800af10:	f3bf 8f6f 	isb	sy
 800af14:	f3bf 8f4f 	dsb	sy
 800af18:	b662      	cpsie	i
 800af1a:	607b      	str	r3, [r7, #4]
}
 800af1c:	bf00      	nop
 800af1e:	bf00      	nop
 800af20:	e7fd      	b.n	800af1e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800af22:	4b0a      	ldr	r3, [pc, #40]	@ (800af4c <vPortExitCritical+0x54>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	3b01      	subs	r3, #1
 800af28:	4a08      	ldr	r2, [pc, #32]	@ (800af4c <vPortExitCritical+0x54>)
 800af2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800af2c:	4b07      	ldr	r3, [pc, #28]	@ (800af4c <vPortExitCritical+0x54>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d105      	bne.n	800af40 <vPortExitCritical+0x48>
 800af34:	2300      	movs	r3, #0
 800af36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	f383 8811 	msr	BASEPRI, r3
}
 800af3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800af40:	bf00      	nop
 800af42:	370c      	adds	r7, #12
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr
 800af4c:	20000024 	.word	0x20000024

0800af50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800af50:	f3ef 8009 	mrs	r0, PSP
 800af54:	f3bf 8f6f 	isb	sy
 800af58:	4b15      	ldr	r3, [pc, #84]	@ (800afb0 <pxCurrentTCBConst>)
 800af5a:	681a      	ldr	r2, [r3, #0]
 800af5c:	f01e 0f10 	tst.w	lr, #16
 800af60:	bf08      	it	eq
 800af62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800af66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af6a:	6010      	str	r0, [r2, #0]
 800af6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800af70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800af74:	b672      	cpsid	i
 800af76:	f380 8811 	msr	BASEPRI, r0
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	f3bf 8f6f 	isb	sy
 800af82:	b662      	cpsie	i
 800af84:	f7ff f9d2 	bl	800a32c <vTaskSwitchContext>
 800af88:	f04f 0000 	mov.w	r0, #0
 800af8c:	f380 8811 	msr	BASEPRI, r0
 800af90:	bc09      	pop	{r0, r3}
 800af92:	6819      	ldr	r1, [r3, #0]
 800af94:	6808      	ldr	r0, [r1, #0]
 800af96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af9a:	f01e 0f10 	tst.w	lr, #16
 800af9e:	bf08      	it	eq
 800afa0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800afa4:	f380 8809 	msr	PSP, r0
 800afa8:	f3bf 8f6f 	isb	sy
 800afac:	4770      	bx	lr
 800afae:	bf00      	nop

0800afb0 <pxCurrentTCBConst>:
 800afb0:	200087ac 	.word	0x200087ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800afb4:	bf00      	nop
 800afb6:	bf00      	nop

0800afb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b082      	sub	sp, #8
 800afbc:	af00      	add	r7, sp, #0
	__asm volatile
 800afbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afc2:	b672      	cpsid	i
 800afc4:	f383 8811 	msr	BASEPRI, r3
 800afc8:	f3bf 8f6f 	isb	sy
 800afcc:	f3bf 8f4f 	dsb	sy
 800afd0:	b662      	cpsie	i
 800afd2:	607b      	str	r3, [r7, #4]
}
 800afd4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800afd6:	f7ff f8ed 	bl	800a1b4 <xTaskIncrementTick>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d003      	beq.n	800afe8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800afe0:	4b06      	ldr	r3, [pc, #24]	@ (800affc <SysTick_Handler+0x44>)
 800afe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afe6:	601a      	str	r2, [r3, #0]
 800afe8:	2300      	movs	r3, #0
 800afea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	f383 8811 	msr	BASEPRI, r3
}
 800aff2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aff4:	bf00      	nop
 800aff6:	3708      	adds	r7, #8
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	e000ed04 	.word	0xe000ed04

0800b000 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b000:	b480      	push	{r7}
 800b002:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b004:	4b0b      	ldr	r3, [pc, #44]	@ (800b034 <vPortSetupTimerInterrupt+0x34>)
 800b006:	2200      	movs	r2, #0
 800b008:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b00a:	4b0b      	ldr	r3, [pc, #44]	@ (800b038 <vPortSetupTimerInterrupt+0x38>)
 800b00c:	2200      	movs	r2, #0
 800b00e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b010:	4b0a      	ldr	r3, [pc, #40]	@ (800b03c <vPortSetupTimerInterrupt+0x3c>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	4a0a      	ldr	r2, [pc, #40]	@ (800b040 <vPortSetupTimerInterrupt+0x40>)
 800b016:	fba2 2303 	umull	r2, r3, r2, r3
 800b01a:	099b      	lsrs	r3, r3, #6
 800b01c:	4a09      	ldr	r2, [pc, #36]	@ (800b044 <vPortSetupTimerInterrupt+0x44>)
 800b01e:	3b01      	subs	r3, #1
 800b020:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b022:	4b04      	ldr	r3, [pc, #16]	@ (800b034 <vPortSetupTimerInterrupt+0x34>)
 800b024:	2207      	movs	r2, #7
 800b026:	601a      	str	r2, [r3, #0]
}
 800b028:	bf00      	nop
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop
 800b034:	e000e010 	.word	0xe000e010
 800b038:	e000e018 	.word	0xe000e018
 800b03c:	20000004 	.word	0x20000004
 800b040:	10624dd3 	.word	0x10624dd3
 800b044:	e000e014 	.word	0xe000e014

0800b048 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b048:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b058 <vPortEnableVFP+0x10>
 800b04c:	6801      	ldr	r1, [r0, #0]
 800b04e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b052:	6001      	str	r1, [r0, #0]
 800b054:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b056:	bf00      	nop
 800b058:	e000ed88 	.word	0xe000ed88

0800b05c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b05c:	b480      	push	{r7}
 800b05e:	b085      	sub	sp, #20
 800b060:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b062:	f3ef 8305 	mrs	r3, IPSR
 800b066:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	2b0f      	cmp	r3, #15
 800b06c:	d917      	bls.n	800b09e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b06e:	4a1a      	ldr	r2, [pc, #104]	@ (800b0d8 <vPortValidateInterruptPriority+0x7c>)
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	4413      	add	r3, r2
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b078:	4b18      	ldr	r3, [pc, #96]	@ (800b0dc <vPortValidateInterruptPriority+0x80>)
 800b07a:	781b      	ldrb	r3, [r3, #0]
 800b07c:	7afa      	ldrb	r2, [r7, #11]
 800b07e:	429a      	cmp	r2, r3
 800b080:	d20d      	bcs.n	800b09e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800b082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b086:	b672      	cpsid	i
 800b088:	f383 8811 	msr	BASEPRI, r3
 800b08c:	f3bf 8f6f 	isb	sy
 800b090:	f3bf 8f4f 	dsb	sy
 800b094:	b662      	cpsie	i
 800b096:	607b      	str	r3, [r7, #4]
}
 800b098:	bf00      	nop
 800b09a:	bf00      	nop
 800b09c:	e7fd      	b.n	800b09a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b09e:	4b10      	ldr	r3, [pc, #64]	@ (800b0e0 <vPortValidateInterruptPriority+0x84>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b0a6:	4b0f      	ldr	r3, [pc, #60]	@ (800b0e4 <vPortValidateInterruptPriority+0x88>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d90d      	bls.n	800b0ca <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800b0ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0b2:	b672      	cpsid	i
 800b0b4:	f383 8811 	msr	BASEPRI, r3
 800b0b8:	f3bf 8f6f 	isb	sy
 800b0bc:	f3bf 8f4f 	dsb	sy
 800b0c0:	b662      	cpsie	i
 800b0c2:	603b      	str	r3, [r7, #0]
}
 800b0c4:	bf00      	nop
 800b0c6:	bf00      	nop
 800b0c8:	e7fd      	b.n	800b0c6 <vPortValidateInterruptPriority+0x6a>
	}
 800b0ca:	bf00      	nop
 800b0cc:	3714      	adds	r7, #20
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d4:	4770      	bx	lr
 800b0d6:	bf00      	nop
 800b0d8:	e000e3f0 	.word	0xe000e3f0
 800b0dc:	200088d8 	.word	0x200088d8
 800b0e0:	e000ed0c 	.word	0xe000ed0c
 800b0e4:	200088dc 	.word	0x200088dc

0800b0e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b08a      	sub	sp, #40	@ 0x28
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b0f4:	f7fe ff8e 	bl	800a014 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b0f8:	4b5d      	ldr	r3, [pc, #372]	@ (800b270 <pvPortMalloc+0x188>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d101      	bne.n	800b104 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b100:	f000 f920 	bl	800b344 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b104:	4b5b      	ldr	r3, [pc, #364]	@ (800b274 <pvPortMalloc+0x18c>)
 800b106:	681a      	ldr	r2, [r3, #0]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4013      	ands	r3, r2
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	f040 8094 	bne.w	800b23a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d020      	beq.n	800b15a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800b118:	2208      	movs	r2, #8
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	4413      	add	r3, r2
 800b11e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f003 0307 	and.w	r3, r3, #7
 800b126:	2b00      	cmp	r3, #0
 800b128:	d017      	beq.n	800b15a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	f023 0307 	bic.w	r3, r3, #7
 800b130:	3308      	adds	r3, #8
 800b132:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f003 0307 	and.w	r3, r3, #7
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d00d      	beq.n	800b15a <pvPortMalloc+0x72>
	__asm volatile
 800b13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b142:	b672      	cpsid	i
 800b144:	f383 8811 	msr	BASEPRI, r3
 800b148:	f3bf 8f6f 	isb	sy
 800b14c:	f3bf 8f4f 	dsb	sy
 800b150:	b662      	cpsie	i
 800b152:	617b      	str	r3, [r7, #20]
}
 800b154:	bf00      	nop
 800b156:	bf00      	nop
 800b158:	e7fd      	b.n	800b156 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d06c      	beq.n	800b23a <pvPortMalloc+0x152>
 800b160:	4b45      	ldr	r3, [pc, #276]	@ (800b278 <pvPortMalloc+0x190>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	429a      	cmp	r2, r3
 800b168:	d867      	bhi.n	800b23a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b16a:	4b44      	ldr	r3, [pc, #272]	@ (800b27c <pvPortMalloc+0x194>)
 800b16c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b16e:	4b43      	ldr	r3, [pc, #268]	@ (800b27c <pvPortMalloc+0x194>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b174:	e004      	b.n	800b180 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800b176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b178:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b17a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	687a      	ldr	r2, [r7, #4]
 800b186:	429a      	cmp	r2, r3
 800b188:	d903      	bls.n	800b192 <pvPortMalloc+0xaa>
 800b18a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d1f1      	bne.n	800b176 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b192:	4b37      	ldr	r3, [pc, #220]	@ (800b270 <pvPortMalloc+0x188>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b198:	429a      	cmp	r2, r3
 800b19a:	d04e      	beq.n	800b23a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b19c:	6a3b      	ldr	r3, [r7, #32]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2208      	movs	r2, #8
 800b1a2:	4413      	add	r3, r2
 800b1a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	6a3b      	ldr	r3, [r7, #32]
 800b1ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1b0:	685a      	ldr	r2, [r3, #4]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	1ad2      	subs	r2, r2, r3
 800b1b6:	2308      	movs	r3, #8
 800b1b8:	005b      	lsls	r3, r3, #1
 800b1ba:	429a      	cmp	r2, r3
 800b1bc:	d922      	bls.n	800b204 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b1be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	4413      	add	r3, r2
 800b1c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b1c6:	69bb      	ldr	r3, [r7, #24]
 800b1c8:	f003 0307 	and.w	r3, r3, #7
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d00d      	beq.n	800b1ec <pvPortMalloc+0x104>
	__asm volatile
 800b1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d4:	b672      	cpsid	i
 800b1d6:	f383 8811 	msr	BASEPRI, r3
 800b1da:	f3bf 8f6f 	isb	sy
 800b1de:	f3bf 8f4f 	dsb	sy
 800b1e2:	b662      	cpsie	i
 800b1e4:	613b      	str	r3, [r7, #16]
}
 800b1e6:	bf00      	nop
 800b1e8:	bf00      	nop
 800b1ea:	e7fd      	b.n	800b1e8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ee:	685a      	ldr	r2, [r3, #4]
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	1ad2      	subs	r2, r2, r3
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fa:	687a      	ldr	r2, [r7, #4]
 800b1fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b1fe:	69b8      	ldr	r0, [r7, #24]
 800b200:	f000 f902 	bl	800b408 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b204:	4b1c      	ldr	r3, [pc, #112]	@ (800b278 <pvPortMalloc+0x190>)
 800b206:	681a      	ldr	r2, [r3, #0]
 800b208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20a:	685b      	ldr	r3, [r3, #4]
 800b20c:	1ad3      	subs	r3, r2, r3
 800b20e:	4a1a      	ldr	r2, [pc, #104]	@ (800b278 <pvPortMalloc+0x190>)
 800b210:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b212:	4b19      	ldr	r3, [pc, #100]	@ (800b278 <pvPortMalloc+0x190>)
 800b214:	681a      	ldr	r2, [r3, #0]
 800b216:	4b1a      	ldr	r3, [pc, #104]	@ (800b280 <pvPortMalloc+0x198>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	429a      	cmp	r2, r3
 800b21c:	d203      	bcs.n	800b226 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b21e:	4b16      	ldr	r3, [pc, #88]	@ (800b278 <pvPortMalloc+0x190>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	4a17      	ldr	r2, [pc, #92]	@ (800b280 <pvPortMalloc+0x198>)
 800b224:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b228:	685a      	ldr	r2, [r3, #4]
 800b22a:	4b12      	ldr	r3, [pc, #72]	@ (800b274 <pvPortMalloc+0x18c>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	431a      	orrs	r2, r3
 800b230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b232:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b236:	2200      	movs	r2, #0
 800b238:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b23a:	f7fe fef9 	bl	800a030 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b23e:	69fb      	ldr	r3, [r7, #28]
 800b240:	f003 0307 	and.w	r3, r3, #7
 800b244:	2b00      	cmp	r3, #0
 800b246:	d00d      	beq.n	800b264 <pvPortMalloc+0x17c>
	__asm volatile
 800b248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b24c:	b672      	cpsid	i
 800b24e:	f383 8811 	msr	BASEPRI, r3
 800b252:	f3bf 8f6f 	isb	sy
 800b256:	f3bf 8f4f 	dsb	sy
 800b25a:	b662      	cpsie	i
 800b25c:	60fb      	str	r3, [r7, #12]
}
 800b25e:	bf00      	nop
 800b260:	bf00      	nop
 800b262:	e7fd      	b.n	800b260 <pvPortMalloc+0x178>
	return pvReturn;
 800b264:	69fb      	ldr	r3, [r7, #28]
}
 800b266:	4618      	mov	r0, r3
 800b268:	3728      	adds	r7, #40	@ 0x28
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	bf00      	nop
 800b270:	200108e8 	.word	0x200108e8
 800b274:	200108f4 	.word	0x200108f4
 800b278:	200108ec 	.word	0x200108ec
 800b27c:	200108e0 	.word	0x200108e0
 800b280:	200108f0 	.word	0x200108f0

0800b284 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b086      	sub	sp, #24
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d04e      	beq.n	800b334 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b296:	2308      	movs	r3, #8
 800b298:	425b      	negs	r3, r3
 800b29a:	697a      	ldr	r2, [r7, #20]
 800b29c:	4413      	add	r3, r2
 800b29e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b2a4:	693b      	ldr	r3, [r7, #16]
 800b2a6:	685a      	ldr	r2, [r3, #4]
 800b2a8:	4b24      	ldr	r3, [pc, #144]	@ (800b33c <vPortFree+0xb8>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	4013      	ands	r3, r2
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d10d      	bne.n	800b2ce <vPortFree+0x4a>
	__asm volatile
 800b2b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2b6:	b672      	cpsid	i
 800b2b8:	f383 8811 	msr	BASEPRI, r3
 800b2bc:	f3bf 8f6f 	isb	sy
 800b2c0:	f3bf 8f4f 	dsb	sy
 800b2c4:	b662      	cpsie	i
 800b2c6:	60fb      	str	r3, [r7, #12]
}
 800b2c8:	bf00      	nop
 800b2ca:	bf00      	nop
 800b2cc:	e7fd      	b.n	800b2ca <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d00d      	beq.n	800b2f2 <vPortFree+0x6e>
	__asm volatile
 800b2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2da:	b672      	cpsid	i
 800b2dc:	f383 8811 	msr	BASEPRI, r3
 800b2e0:	f3bf 8f6f 	isb	sy
 800b2e4:	f3bf 8f4f 	dsb	sy
 800b2e8:	b662      	cpsie	i
 800b2ea:	60bb      	str	r3, [r7, #8]
}
 800b2ec:	bf00      	nop
 800b2ee:	bf00      	nop
 800b2f0:	e7fd      	b.n	800b2ee <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	685a      	ldr	r2, [r3, #4]
 800b2f6:	4b11      	ldr	r3, [pc, #68]	@ (800b33c <vPortFree+0xb8>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	4013      	ands	r3, r2
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d019      	beq.n	800b334 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d115      	bne.n	800b334 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	685a      	ldr	r2, [r3, #4]
 800b30c:	4b0b      	ldr	r3, [pc, #44]	@ (800b33c <vPortFree+0xb8>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	43db      	mvns	r3, r3
 800b312:	401a      	ands	r2, r3
 800b314:	693b      	ldr	r3, [r7, #16]
 800b316:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b318:	f7fe fe7c 	bl	800a014 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	685a      	ldr	r2, [r3, #4]
 800b320:	4b07      	ldr	r3, [pc, #28]	@ (800b340 <vPortFree+0xbc>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4413      	add	r3, r2
 800b326:	4a06      	ldr	r2, [pc, #24]	@ (800b340 <vPortFree+0xbc>)
 800b328:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b32a:	6938      	ldr	r0, [r7, #16]
 800b32c:	f000 f86c 	bl	800b408 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b330:	f7fe fe7e 	bl	800a030 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b334:	bf00      	nop
 800b336:	3718      	adds	r7, #24
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}
 800b33c:	200108f4 	.word	0x200108f4
 800b340:	200108ec 	.word	0x200108ec

0800b344 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b344:	b480      	push	{r7}
 800b346:	b085      	sub	sp, #20
 800b348:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b34a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b34e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b350:	4b27      	ldr	r3, [pc, #156]	@ (800b3f0 <prvHeapInit+0xac>)
 800b352:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	f003 0307 	and.w	r3, r3, #7
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d00c      	beq.n	800b378 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	3307      	adds	r3, #7
 800b362:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f023 0307 	bic.w	r3, r3, #7
 800b36a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b36c:	68ba      	ldr	r2, [r7, #8]
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	1ad3      	subs	r3, r2, r3
 800b372:	4a1f      	ldr	r2, [pc, #124]	@ (800b3f0 <prvHeapInit+0xac>)
 800b374:	4413      	add	r3, r2
 800b376:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b37c:	4a1d      	ldr	r2, [pc, #116]	@ (800b3f4 <prvHeapInit+0xb0>)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b382:	4b1c      	ldr	r3, [pc, #112]	@ (800b3f4 <prvHeapInit+0xb0>)
 800b384:	2200      	movs	r2, #0
 800b386:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	68ba      	ldr	r2, [r7, #8]
 800b38c:	4413      	add	r3, r2
 800b38e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b390:	2208      	movs	r2, #8
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	1a9b      	subs	r3, r3, r2
 800b396:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	f023 0307 	bic.w	r3, r3, #7
 800b39e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	4a15      	ldr	r2, [pc, #84]	@ (800b3f8 <prvHeapInit+0xb4>)
 800b3a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b3a6:	4b14      	ldr	r3, [pc, #80]	@ (800b3f8 <prvHeapInit+0xb4>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b3ae:	4b12      	ldr	r3, [pc, #72]	@ (800b3f8 <prvHeapInit+0xb4>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	68fa      	ldr	r2, [r7, #12]
 800b3be:	1ad2      	subs	r2, r2, r3
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b3c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b3f8 <prvHeapInit+0xb4>)
 800b3c6:	681a      	ldr	r2, [r3, #0]
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	685b      	ldr	r3, [r3, #4]
 800b3d0:	4a0a      	ldr	r2, [pc, #40]	@ (800b3fc <prvHeapInit+0xb8>)
 800b3d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	4a09      	ldr	r2, [pc, #36]	@ (800b400 <prvHeapInit+0xbc>)
 800b3da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b3dc:	4b09      	ldr	r3, [pc, #36]	@ (800b404 <prvHeapInit+0xc0>)
 800b3de:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b3e2:	601a      	str	r2, [r3, #0]
}
 800b3e4:	bf00      	nop
 800b3e6:	3714      	adds	r7, #20
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ee:	4770      	bx	lr
 800b3f0:	200088e0 	.word	0x200088e0
 800b3f4:	200108e0 	.word	0x200108e0
 800b3f8:	200108e8 	.word	0x200108e8
 800b3fc:	200108f0 	.word	0x200108f0
 800b400:	200108ec 	.word	0x200108ec
 800b404:	200108f4 	.word	0x200108f4

0800b408 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b408:	b480      	push	{r7}
 800b40a:	b085      	sub	sp, #20
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b410:	4b28      	ldr	r3, [pc, #160]	@ (800b4b4 <prvInsertBlockIntoFreeList+0xac>)
 800b412:	60fb      	str	r3, [r7, #12]
 800b414:	e002      	b.n	800b41c <prvInsertBlockIntoFreeList+0x14>
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	60fb      	str	r3, [r7, #12]
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	429a      	cmp	r2, r3
 800b424:	d8f7      	bhi.n	800b416 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	68ba      	ldr	r2, [r7, #8]
 800b430:	4413      	add	r3, r2
 800b432:	687a      	ldr	r2, [r7, #4]
 800b434:	429a      	cmp	r2, r3
 800b436:	d108      	bne.n	800b44a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	685a      	ldr	r2, [r3, #4]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	685b      	ldr	r3, [r3, #4]
 800b440:	441a      	add	r2, r3
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	685b      	ldr	r3, [r3, #4]
 800b452:	68ba      	ldr	r2, [r7, #8]
 800b454:	441a      	add	r2, r3
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	429a      	cmp	r2, r3
 800b45c:	d118      	bne.n	800b490 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681a      	ldr	r2, [r3, #0]
 800b462:	4b15      	ldr	r3, [pc, #84]	@ (800b4b8 <prvInsertBlockIntoFreeList+0xb0>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	429a      	cmp	r2, r3
 800b468:	d00d      	beq.n	800b486 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	685a      	ldr	r2, [r3, #4]
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	685b      	ldr	r3, [r3, #4]
 800b474:	441a      	add	r2, r3
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	681a      	ldr	r2, [r3, #0]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	601a      	str	r2, [r3, #0]
 800b484:	e008      	b.n	800b498 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b486:	4b0c      	ldr	r3, [pc, #48]	@ (800b4b8 <prvInsertBlockIntoFreeList+0xb0>)
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	601a      	str	r2, [r3, #0]
 800b48e:	e003      	b.n	800b498 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d002      	beq.n	800b4a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	687a      	ldr	r2, [r7, #4]
 800b4a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4a6:	bf00      	nop
 800b4a8:	3714      	adds	r7, #20
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b0:	4770      	bx	lr
 800b4b2:	bf00      	nop
 800b4b4:	200108e0 	.word	0x200108e0
 800b4b8:	200108e8 	.word	0x200108e8

0800b4bc <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b084      	sub	sp, #16
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
 800b4c4:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800b4c6:	f008 f9eb 	bl	80138a0 <sys_timeouts_sleeptime>
 800b4ca:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4d2:	d10b      	bne.n	800b4ec <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800b4d4:	4813      	ldr	r0, [pc, #76]	@ (800b524 <tcpip_timeouts_mbox_fetch+0x68>)
 800b4d6:	f00a ff76 	bl	80163c6 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800b4da:	2200      	movs	r2, #0
 800b4dc:	6839      	ldr	r1, [r7, #0]
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f00a fee8 	bl	80162b4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800b4e4:	480f      	ldr	r0, [pc, #60]	@ (800b524 <tcpip_timeouts_mbox_fetch+0x68>)
 800b4e6:	f00a ff5f 	bl	80163a8 <sys_mutex_lock>
    return;
 800b4ea:	e018      	b.n	800b51e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d102      	bne.n	800b4f8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800b4f2:	f008 f99b 	bl	801382c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800b4f6:	e7e6      	b.n	800b4c6 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800b4f8:	480a      	ldr	r0, [pc, #40]	@ (800b524 <tcpip_timeouts_mbox_fetch+0x68>)
 800b4fa:	f00a ff64 	bl	80163c6 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800b4fe:	68fa      	ldr	r2, [r7, #12]
 800b500:	6839      	ldr	r1, [r7, #0]
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	f00a fed6 	bl	80162b4 <sys_arch_mbox_fetch>
 800b508:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800b50a:	4806      	ldr	r0, [pc, #24]	@ (800b524 <tcpip_timeouts_mbox_fetch+0x68>)
 800b50c:	f00a ff4c 	bl	80163a8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b516:	d102      	bne.n	800b51e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800b518:	f008 f988 	bl	801382c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800b51c:	e7d3      	b.n	800b4c6 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800b51e:	3710      	adds	r7, #16
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}
 800b524:	20010904 	.word	0x20010904

0800b528 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b084      	sub	sp, #16
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800b530:	4810      	ldr	r0, [pc, #64]	@ (800b574 <tcpip_thread+0x4c>)
 800b532:	f00a ff39 	bl	80163a8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800b536:	4b10      	ldr	r3, [pc, #64]	@ (800b578 <tcpip_thread+0x50>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d005      	beq.n	800b54a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800b53e:	4b0e      	ldr	r3, [pc, #56]	@ (800b578 <tcpip_thread+0x50>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a0e      	ldr	r2, [pc, #56]	@ (800b57c <tcpip_thread+0x54>)
 800b544:	6812      	ldr	r2, [r2, #0]
 800b546:	4610      	mov	r0, r2
 800b548:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800b54a:	f107 030c 	add.w	r3, r7, #12
 800b54e:	4619      	mov	r1, r3
 800b550:	480b      	ldr	r0, [pc, #44]	@ (800b580 <tcpip_thread+0x58>)
 800b552:	f7ff ffb3 	bl	800b4bc <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d106      	bne.n	800b56a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b55c:	4b09      	ldr	r3, [pc, #36]	@ (800b584 <tcpip_thread+0x5c>)
 800b55e:	2291      	movs	r2, #145	@ 0x91
 800b560:	4909      	ldr	r1, [pc, #36]	@ (800b588 <tcpip_thread+0x60>)
 800b562:	480a      	ldr	r0, [pc, #40]	@ (800b58c <tcpip_thread+0x64>)
 800b564:	f00b f880 	bl	8016668 <iprintf>
      continue;
 800b568:	e003      	b.n	800b572 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	4618      	mov	r0, r3
 800b56e:	f000 f80f 	bl	800b590 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800b572:	e7ea      	b.n	800b54a <tcpip_thread+0x22>
 800b574:	20010904 	.word	0x20010904
 800b578:	200108f8 	.word	0x200108f8
 800b57c:	200108fc 	.word	0x200108fc
 800b580:	20010900 	.word	0x20010900
 800b584:	080181e0 	.word	0x080181e0
 800b588:	08018210 	.word	0x08018210
 800b58c:	08018230 	.word	0x08018230

0800b590 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b082      	sub	sp, #8
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	2b02      	cmp	r3, #2
 800b59e:	d026      	beq.n	800b5ee <tcpip_thread_handle_msg+0x5e>
 800b5a0:	2b02      	cmp	r3, #2
 800b5a2:	dc2b      	bgt.n	800b5fc <tcpip_thread_handle_msg+0x6c>
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d002      	beq.n	800b5ae <tcpip_thread_handle_msg+0x1e>
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	d015      	beq.n	800b5d8 <tcpip_thread_handle_msg+0x48>
 800b5ac:	e026      	b.n	800b5fc <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	68db      	ldr	r3, [r3, #12]
 800b5b2:	687a      	ldr	r2, [r7, #4]
 800b5b4:	6850      	ldr	r0, [r2, #4]
 800b5b6:	687a      	ldr	r2, [r7, #4]
 800b5b8:	6892      	ldr	r2, [r2, #8]
 800b5ba:	4611      	mov	r1, r2
 800b5bc:	4798      	blx	r3
 800b5be:	4603      	mov	r3, r0
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d004      	beq.n	800b5ce <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	685b      	ldr	r3, [r3, #4]
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f001 fd3d 	bl	800d048 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b5ce:	6879      	ldr	r1, [r7, #4]
 800b5d0:	2009      	movs	r0, #9
 800b5d2:	f000 fe95 	bl	800c300 <memp_free>
      break;
 800b5d6:	e018      	b.n	800b60a <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	685b      	ldr	r3, [r3, #4]
 800b5dc:	687a      	ldr	r2, [r7, #4]
 800b5de:	6892      	ldr	r2, [r2, #8]
 800b5e0:	4610      	mov	r0, r2
 800b5e2:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800b5e4:	6879      	ldr	r1, [r7, #4]
 800b5e6:	2008      	movs	r0, #8
 800b5e8:	f000 fe8a 	bl	800c300 <memp_free>
      break;
 800b5ec:	e00d      	b.n	800b60a <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	6892      	ldr	r2, [r2, #8]
 800b5f6:	4610      	mov	r0, r2
 800b5f8:	4798      	blx	r3
      break;
 800b5fa:	e006      	b.n	800b60a <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b5fc:	4b05      	ldr	r3, [pc, #20]	@ (800b614 <tcpip_thread_handle_msg+0x84>)
 800b5fe:	22cf      	movs	r2, #207	@ 0xcf
 800b600:	4905      	ldr	r1, [pc, #20]	@ (800b618 <tcpip_thread_handle_msg+0x88>)
 800b602:	4806      	ldr	r0, [pc, #24]	@ (800b61c <tcpip_thread_handle_msg+0x8c>)
 800b604:	f00b f830 	bl	8016668 <iprintf>
      break;
 800b608:	bf00      	nop
  }
}
 800b60a:	bf00      	nop
 800b60c:	3708      	adds	r7, #8
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	080181e0 	.word	0x080181e0
 800b618:	08018210 	.word	0x08018210
 800b61c:	08018230 	.word	0x08018230

0800b620 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b086      	sub	sp, #24
 800b624:	af00      	add	r7, sp, #0
 800b626:	60f8      	str	r0, [r7, #12]
 800b628:	60b9      	str	r1, [r7, #8]
 800b62a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b62c:	481a      	ldr	r0, [pc, #104]	@ (800b698 <tcpip_inpkt+0x78>)
 800b62e:	f00a fe80 	bl	8016332 <sys_mbox_valid>
 800b632:	4603      	mov	r3, r0
 800b634:	2b00      	cmp	r3, #0
 800b636:	d105      	bne.n	800b644 <tcpip_inpkt+0x24>
 800b638:	4b18      	ldr	r3, [pc, #96]	@ (800b69c <tcpip_inpkt+0x7c>)
 800b63a:	22fc      	movs	r2, #252	@ 0xfc
 800b63c:	4918      	ldr	r1, [pc, #96]	@ (800b6a0 <tcpip_inpkt+0x80>)
 800b63e:	4819      	ldr	r0, [pc, #100]	@ (800b6a4 <tcpip_inpkt+0x84>)
 800b640:	f00b f812 	bl	8016668 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800b644:	2009      	movs	r0, #9
 800b646:	f000 fde5 	bl	800c214 <memp_malloc>
 800b64a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d102      	bne.n	800b658 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800b652:	f04f 33ff 	mov.w	r3, #4294967295
 800b656:	e01a      	b.n	800b68e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	2200      	movs	r2, #0
 800b65c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	68fa      	ldr	r2, [r7, #12]
 800b662:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	68ba      	ldr	r2, [r7, #8]
 800b668:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	687a      	ldr	r2, [r7, #4]
 800b66e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b670:	6979      	ldr	r1, [r7, #20]
 800b672:	4809      	ldr	r0, [pc, #36]	@ (800b698 <tcpip_inpkt+0x78>)
 800b674:	f00a fe04 	bl	8016280 <sys_mbox_trypost>
 800b678:	4603      	mov	r3, r0
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d006      	beq.n	800b68c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b67e:	6979      	ldr	r1, [r7, #20]
 800b680:	2009      	movs	r0, #9
 800b682:	f000 fe3d 	bl	800c300 <memp_free>
    return ERR_MEM;
 800b686:	f04f 33ff 	mov.w	r3, #4294967295
 800b68a:	e000      	b.n	800b68e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800b68c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3718      	adds	r7, #24
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}
 800b696:	bf00      	nop
 800b698:	20010900 	.word	0x20010900
 800b69c:	080181e0 	.word	0x080181e0
 800b6a0:	08018258 	.word	0x08018258
 800b6a4:	08018230 	.word	0x08018230

0800b6a8 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b082      	sub	sp, #8
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b6b8:	f003 0318 	and.w	r3, r3, #24
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d006      	beq.n	800b6ce <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800b6c0:	4a08      	ldr	r2, [pc, #32]	@ (800b6e4 <tcpip_input+0x3c>)
 800b6c2:	6839      	ldr	r1, [r7, #0]
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f7ff ffab 	bl	800b620 <tcpip_inpkt>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	e005      	b.n	800b6da <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800b6ce:	4a06      	ldr	r2, [pc, #24]	@ (800b6e8 <tcpip_input+0x40>)
 800b6d0:	6839      	ldr	r1, [r7, #0]
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f7ff ffa4 	bl	800b620 <tcpip_inpkt>
 800b6d8:	4603      	mov	r3, r0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3708      	adds	r7, #8
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}
 800b6e2:	bf00      	nop
 800b6e4:	08016065 	.word	0x08016065
 800b6e8:	08014f6d 	.word	0x08014f6d

0800b6ec <tcpip_callback>:
 *
 * @see tcpip_try_callback
 */
err_t
tcpip_callback(tcpip_callback_fn function, void *ctx)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b084      	sub	sp, #16
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b6f6:	4814      	ldr	r0, [pc, #80]	@ (800b748 <tcpip_callback+0x5c>)
 800b6f8:	f00a fe1b 	bl	8016332 <sys_mbox_valid>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d106      	bne.n	800b710 <tcpip_callback+0x24>
 800b702:	4b12      	ldr	r3, [pc, #72]	@ (800b74c <tcpip_callback+0x60>)
 800b704:	f240 1239 	movw	r2, #313	@ 0x139
 800b708:	4911      	ldr	r1, [pc, #68]	@ (800b750 <tcpip_callback+0x64>)
 800b70a:	4812      	ldr	r0, [pc, #72]	@ (800b754 <tcpip_callback+0x68>)
 800b70c:	f00a ffac 	bl	8016668 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800b710:	2008      	movs	r0, #8
 800b712:	f000 fd7f 	bl	800c214 <memp_malloc>
 800b716:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d102      	bne.n	800b724 <tcpip_callback+0x38>
    return ERR_MEM;
 800b71e:	f04f 33ff 	mov.w	r3, #4294967295
 800b722:	e00d      	b.n	800b740 <tcpip_callback+0x54>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	2201      	movs	r2, #1
 800b728:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	683a      	ldr	r2, [r7, #0]
 800b734:	609a      	str	r2, [r3, #8]

  sys_mbox_post(&tcpip_mbox, msg);
 800b736:	68f9      	ldr	r1, [r7, #12]
 800b738:	4803      	ldr	r0, [pc, #12]	@ (800b748 <tcpip_callback+0x5c>)
 800b73a:	f00a fd8b 	bl	8016254 <sys_mbox_post>
  return ERR_OK;
 800b73e:	2300      	movs	r3, #0
}
 800b740:	4618      	mov	r0, r3
 800b742:	3710      	adds	r7, #16
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}
 800b748:	20010900 	.word	0x20010900
 800b74c:	080181e0 	.word	0x080181e0
 800b750:	08018258 	.word	0x08018258
 800b754:	08018230 	.word	0x08018230

0800b758 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b084      	sub	sp, #16
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b762:	4819      	ldr	r0, [pc, #100]	@ (800b7c8 <tcpip_try_callback+0x70>)
 800b764:	f00a fde5 	bl	8016332 <sys_mbox_valid>
 800b768:	4603      	mov	r3, r0
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d106      	bne.n	800b77c <tcpip_try_callback+0x24>
 800b76e:	4b17      	ldr	r3, [pc, #92]	@ (800b7cc <tcpip_try_callback+0x74>)
 800b770:	f240 125d 	movw	r2, #349	@ 0x15d
 800b774:	4916      	ldr	r1, [pc, #88]	@ (800b7d0 <tcpip_try_callback+0x78>)
 800b776:	4817      	ldr	r0, [pc, #92]	@ (800b7d4 <tcpip_try_callback+0x7c>)
 800b778:	f00a ff76 	bl	8016668 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800b77c:	2008      	movs	r0, #8
 800b77e:	f000 fd49 	bl	800c214 <memp_malloc>
 800b782:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d102      	bne.n	800b790 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800b78a:	f04f 33ff 	mov.w	r3, #4294967295
 800b78e:	e017      	b.n	800b7c0 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	2201      	movs	r2, #1
 800b794:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	683a      	ldr	r2, [r7, #0]
 800b7a0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b7a2:	68f9      	ldr	r1, [r7, #12]
 800b7a4:	4808      	ldr	r0, [pc, #32]	@ (800b7c8 <tcpip_try_callback+0x70>)
 800b7a6:	f00a fd6b 	bl	8016280 <sys_mbox_trypost>
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d006      	beq.n	800b7be <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800b7b0:	68f9      	ldr	r1, [r7, #12]
 800b7b2:	2008      	movs	r0, #8
 800b7b4:	f000 fda4 	bl	800c300 <memp_free>
    return ERR_MEM;
 800b7b8:	f04f 33ff 	mov.w	r3, #4294967295
 800b7bc:	e000      	b.n	800b7c0 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800b7be:	2300      	movs	r3, #0
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3710      	adds	r7, #16
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}
 800b7c8:	20010900 	.word	0x20010900
 800b7cc:	080181e0 	.word	0x080181e0
 800b7d0:	08018258 	.word	0x08018258
 800b7d4:	08018230 	.word	0x08018230

0800b7d8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b084      	sub	sp, #16
 800b7dc:	af02      	add	r7, sp, #8
 800b7de:	6078      	str	r0, [r7, #4]
 800b7e0:	6039      	str	r1, [r7, #0]
  lwip_init();
 800b7e2:	f000 f872 	bl	800b8ca <lwip_init>

  tcpip_init_done = initfunc;
 800b7e6:	4a17      	ldr	r2, [pc, #92]	@ (800b844 <tcpip_init+0x6c>)
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800b7ec:	4a16      	ldr	r2, [pc, #88]	@ (800b848 <tcpip_init+0x70>)
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800b7f2:	2106      	movs	r1, #6
 800b7f4:	4815      	ldr	r0, [pc, #84]	@ (800b84c <tcpip_init+0x74>)
 800b7f6:	f00a fd0b 	bl	8016210 <sys_mbox_new>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d006      	beq.n	800b80e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800b800:	4b13      	ldr	r3, [pc, #76]	@ (800b850 <tcpip_init+0x78>)
 800b802:	f240 2261 	movw	r2, #609	@ 0x261
 800b806:	4913      	ldr	r1, [pc, #76]	@ (800b854 <tcpip_init+0x7c>)
 800b808:	4813      	ldr	r0, [pc, #76]	@ (800b858 <tcpip_init+0x80>)
 800b80a:	f00a ff2d 	bl	8016668 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800b80e:	4813      	ldr	r0, [pc, #76]	@ (800b85c <tcpip_init+0x84>)
 800b810:	f00a fdae 	bl	8016370 <sys_mutex_new>
 800b814:	4603      	mov	r3, r0
 800b816:	2b00      	cmp	r3, #0
 800b818:	d006      	beq.n	800b828 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800b81a:	4b0d      	ldr	r3, [pc, #52]	@ (800b850 <tcpip_init+0x78>)
 800b81c:	f240 2265 	movw	r2, #613	@ 0x265
 800b820:	490f      	ldr	r1, [pc, #60]	@ (800b860 <tcpip_init+0x88>)
 800b822:	480d      	ldr	r0, [pc, #52]	@ (800b858 <tcpip_init+0x80>)
 800b824:	f00a ff20 	bl	8016668 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800b828:	2300      	movs	r3, #0
 800b82a:	9300      	str	r3, [sp, #0]
 800b82c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b830:	2200      	movs	r2, #0
 800b832:	490c      	ldr	r1, [pc, #48]	@ (800b864 <tcpip_init+0x8c>)
 800b834:	480c      	ldr	r0, [pc, #48]	@ (800b868 <tcpip_init+0x90>)
 800b836:	f00a fdd3 	bl	80163e0 <sys_thread_new>
}
 800b83a:	bf00      	nop
 800b83c:	3708      	adds	r7, #8
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}
 800b842:	bf00      	nop
 800b844:	200108f8 	.word	0x200108f8
 800b848:	200108fc 	.word	0x200108fc
 800b84c:	20010900 	.word	0x20010900
 800b850:	080181e0 	.word	0x080181e0
 800b854:	08018268 	.word	0x08018268
 800b858:	08018230 	.word	0x08018230
 800b85c:	20010904 	.word	0x20010904
 800b860:	0801828c 	.word	0x0801828c
 800b864:	0800b529 	.word	0x0800b529
 800b868:	080182b0 	.word	0x080182b0

0800b86c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800b86c:	b480      	push	{r7}
 800b86e:	b083      	sub	sp, #12
 800b870:	af00      	add	r7, sp, #0
 800b872:	4603      	mov	r3, r0
 800b874:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800b876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b87a:	021b      	lsls	r3, r3, #8
 800b87c:	b21a      	sxth	r2, r3
 800b87e:	88fb      	ldrh	r3, [r7, #6]
 800b880:	0a1b      	lsrs	r3, r3, #8
 800b882:	b29b      	uxth	r3, r3
 800b884:	b21b      	sxth	r3, r3
 800b886:	4313      	orrs	r3, r2
 800b888:	b21b      	sxth	r3, r3
 800b88a:	b29b      	uxth	r3, r3
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	370c      	adds	r7, #12
 800b890:	46bd      	mov	sp, r7
 800b892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b896:	4770      	bx	lr

0800b898 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800b898:	b480      	push	{r7}
 800b89a:	b083      	sub	sp, #12
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	061a      	lsls	r2, r3, #24
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	021b      	lsls	r3, r3, #8
 800b8a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b8ac:	431a      	orrs	r2, r3
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	0a1b      	lsrs	r3, r3, #8
 800b8b2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b8b6:	431a      	orrs	r2, r3
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	0e1b      	lsrs	r3, r3, #24
 800b8bc:	4313      	orrs	r3, r2
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	370c      	adds	r7, #12
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c8:	4770      	bx	lr

0800b8ca <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b8ca:	b580      	push	{r7, lr}
 800b8cc:	b082      	sub	sp, #8
 800b8ce:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800b8d4:	f00a fd3e 	bl	8016354 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800b8d8:	f000 f8d4 	bl	800ba84 <mem_init>
  memp_init();
 800b8dc:	f000 fc2c 	bl	800c138 <memp_init>
  pbuf_init();
  netif_init();
 800b8e0:	f000 fd38 	bl	800c354 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b8e4:	f008 f814 	bl	8013910 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b8e8:	f001 fe48 	bl	800d57c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b8ec:	f007 ff56 	bl	801379c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b8f0:	bf00      	nop
 800b8f2:	3708      	adds	r7, #8
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	4603      	mov	r3, r0
 800b900:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800b902:	4b05      	ldr	r3, [pc, #20]	@ (800b918 <ptr_to_mem+0x20>)
 800b904:	681a      	ldr	r2, [r3, #0]
 800b906:	88fb      	ldrh	r3, [r7, #6]
 800b908:	4413      	add	r3, r2
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	370c      	adds	r7, #12
 800b90e:	46bd      	mov	sp, r7
 800b910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b914:	4770      	bx	lr
 800b916:	bf00      	nop
 800b918:	20010920 	.word	0x20010920

0800b91c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b083      	sub	sp, #12
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b924:	4b05      	ldr	r3, [pc, #20]	@ (800b93c <mem_to_ptr+0x20>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	687a      	ldr	r2, [r7, #4]
 800b92a:	1ad3      	subs	r3, r2, r3
 800b92c:	b29b      	uxth	r3, r3
}
 800b92e:	4618      	mov	r0, r3
 800b930:	370c      	adds	r7, #12
 800b932:	46bd      	mov	sp, r7
 800b934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b938:	4770      	bx	lr
 800b93a:	bf00      	nop
 800b93c:	20010920 	.word	0x20010920

0800b940 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b940:	b590      	push	{r4, r7, lr}
 800b942:	b085      	sub	sp, #20
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b948:	4b45      	ldr	r3, [pc, #276]	@ (800ba60 <plug_holes+0x120>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	429a      	cmp	r2, r3
 800b950:	d206      	bcs.n	800b960 <plug_holes+0x20>
 800b952:	4b44      	ldr	r3, [pc, #272]	@ (800ba64 <plug_holes+0x124>)
 800b954:	f240 12df 	movw	r2, #479	@ 0x1df
 800b958:	4943      	ldr	r1, [pc, #268]	@ (800ba68 <plug_holes+0x128>)
 800b95a:	4844      	ldr	r0, [pc, #272]	@ (800ba6c <plug_holes+0x12c>)
 800b95c:	f00a fe84 	bl	8016668 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b960:	4b43      	ldr	r3, [pc, #268]	@ (800ba70 <plug_holes+0x130>)
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	687a      	ldr	r2, [r7, #4]
 800b966:	429a      	cmp	r2, r3
 800b968:	d306      	bcc.n	800b978 <plug_holes+0x38>
 800b96a:	4b3e      	ldr	r3, [pc, #248]	@ (800ba64 <plug_holes+0x124>)
 800b96c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800b970:	4940      	ldr	r1, [pc, #256]	@ (800ba74 <plug_holes+0x134>)
 800b972:	483e      	ldr	r0, [pc, #248]	@ (800ba6c <plug_holes+0x12c>)
 800b974:	f00a fe78 	bl	8016668 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	791b      	ldrb	r3, [r3, #4]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d006      	beq.n	800b98e <plug_holes+0x4e>
 800b980:	4b38      	ldr	r3, [pc, #224]	@ (800ba64 <plug_holes+0x124>)
 800b982:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800b986:	493c      	ldr	r1, [pc, #240]	@ (800ba78 <plug_holes+0x138>)
 800b988:	4838      	ldr	r0, [pc, #224]	@ (800ba6c <plug_holes+0x12c>)
 800b98a:	f00a fe6d 	bl	8016668 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	881b      	ldrh	r3, [r3, #0]
 800b992:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b996:	d906      	bls.n	800b9a6 <plug_holes+0x66>
 800b998:	4b32      	ldr	r3, [pc, #200]	@ (800ba64 <plug_holes+0x124>)
 800b99a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b99e:	4937      	ldr	r1, [pc, #220]	@ (800ba7c <plug_holes+0x13c>)
 800b9a0:	4832      	ldr	r0, [pc, #200]	@ (800ba6c <plug_holes+0x12c>)
 800b9a2:	f00a fe61 	bl	8016668 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	881b      	ldrh	r3, [r3, #0]
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f7ff ffa4 	bl	800b8f8 <ptr_to_mem>
 800b9b0:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b9b2:	687a      	ldr	r2, [r7, #4]
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d024      	beq.n	800ba04 <plug_holes+0xc4>
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	791b      	ldrb	r3, [r3, #4]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d120      	bne.n	800ba04 <plug_holes+0xc4>
 800b9c2:	4b2b      	ldr	r3, [pc, #172]	@ (800ba70 <plug_holes+0x130>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	429a      	cmp	r2, r3
 800b9ca:	d01b      	beq.n	800ba04 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b9cc:	4b2c      	ldr	r3, [pc, #176]	@ (800ba80 <plug_holes+0x140>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	68fa      	ldr	r2, [r7, #12]
 800b9d2:	429a      	cmp	r2, r3
 800b9d4:	d102      	bne.n	800b9dc <plug_holes+0x9c>
      lfree = mem;
 800b9d6:	4a2a      	ldr	r2, [pc, #168]	@ (800ba80 <plug_holes+0x140>)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	881a      	ldrh	r2, [r3, #0]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	881b      	ldrh	r3, [r3, #0]
 800b9e8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b9ec:	d00a      	beq.n	800ba04 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	881b      	ldrh	r3, [r3, #0]
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f7ff ff80 	bl	800b8f8 <ptr_to_mem>
 800b9f8:	4604      	mov	r4, r0
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f7ff ff8e 	bl	800b91c <mem_to_ptr>
 800ba00:	4603      	mov	r3, r0
 800ba02:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	885b      	ldrh	r3, [r3, #2]
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f7ff ff75 	bl	800b8f8 <ptr_to_mem>
 800ba0e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800ba10:	68ba      	ldr	r2, [r7, #8]
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	d01f      	beq.n	800ba58 <plug_holes+0x118>
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	791b      	ldrb	r3, [r3, #4]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d11b      	bne.n	800ba58 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800ba20:	4b17      	ldr	r3, [pc, #92]	@ (800ba80 <plug_holes+0x140>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	687a      	ldr	r2, [r7, #4]
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d102      	bne.n	800ba30 <plug_holes+0xf0>
      lfree = pmem;
 800ba2a:	4a15      	ldr	r2, [pc, #84]	@ (800ba80 <plug_holes+0x140>)
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	881a      	ldrh	r2, [r3, #0]
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	881b      	ldrh	r3, [r3, #0]
 800ba3c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ba40:	d00a      	beq.n	800ba58 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	881b      	ldrh	r3, [r3, #0]
 800ba46:	4618      	mov	r0, r3
 800ba48:	f7ff ff56 	bl	800b8f8 <ptr_to_mem>
 800ba4c:	4604      	mov	r4, r0
 800ba4e:	68b8      	ldr	r0, [r7, #8]
 800ba50:	f7ff ff64 	bl	800b91c <mem_to_ptr>
 800ba54:	4603      	mov	r3, r0
 800ba56:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800ba58:	bf00      	nop
 800ba5a:	3714      	adds	r7, #20
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	bd90      	pop	{r4, r7, pc}
 800ba60:	20010920 	.word	0x20010920
 800ba64:	080182c0 	.word	0x080182c0
 800ba68:	080182f0 	.word	0x080182f0
 800ba6c:	08018308 	.word	0x08018308
 800ba70:	20010924 	.word	0x20010924
 800ba74:	08018330 	.word	0x08018330
 800ba78:	0801834c 	.word	0x0801834c
 800ba7c:	08018368 	.word	0x08018368
 800ba80:	2001092c 	.word	0x2001092c

0800ba84 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b082      	sub	sp, #8
 800ba88:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ba8a:	4b1d      	ldr	r3, [pc, #116]	@ (800bb00 <mem_init+0x7c>)
 800ba8c:	4a1d      	ldr	r2, [pc, #116]	@ (800bb04 <mem_init+0x80>)
 800ba8e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ba90:	4b1b      	ldr	r3, [pc, #108]	@ (800bb00 <mem_init+0x7c>)
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800ba9c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2200      	movs	r2, #0
 800baa2:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2200      	movs	r2, #0
 800baa8:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800baaa:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800baae:	f7ff ff23 	bl	800b8f8 <ptr_to_mem>
 800bab2:	4603      	mov	r3, r0
 800bab4:	4a14      	ldr	r2, [pc, #80]	@ (800bb08 <mem_init+0x84>)
 800bab6:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800bab8:	4b13      	ldr	r3, [pc, #76]	@ (800bb08 <mem_init+0x84>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	2201      	movs	r2, #1
 800babe:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800bac0:	4b11      	ldr	r3, [pc, #68]	@ (800bb08 <mem_init+0x84>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800bac8:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800baca:	4b0f      	ldr	r3, [pc, #60]	@ (800bb08 <mem_init+0x84>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800bad2:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800bad4:	4b0a      	ldr	r3, [pc, #40]	@ (800bb00 <mem_init+0x7c>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	4a0c      	ldr	r2, [pc, #48]	@ (800bb0c <mem_init+0x88>)
 800bada:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800badc:	480c      	ldr	r0, [pc, #48]	@ (800bb10 <mem_init+0x8c>)
 800bade:	f00a fc47 	bl	8016370 <sys_mutex_new>
 800bae2:	4603      	mov	r3, r0
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d006      	beq.n	800baf6 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800bae8:	4b0a      	ldr	r3, [pc, #40]	@ (800bb14 <mem_init+0x90>)
 800baea:	f240 221f 	movw	r2, #543	@ 0x21f
 800baee:	490a      	ldr	r1, [pc, #40]	@ (800bb18 <mem_init+0x94>)
 800baf0:	480a      	ldr	r0, [pc, #40]	@ (800bb1c <mem_init+0x98>)
 800baf2:	f00a fdb9 	bl	8016668 <iprintf>
  }
}
 800baf6:	bf00      	nop
 800baf8:	3708      	adds	r7, #8
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}
 800bafe:	bf00      	nop
 800bb00:	20010920 	.word	0x20010920
 800bb04:	20048000 	.word	0x20048000
 800bb08:	20010924 	.word	0x20010924
 800bb0c:	2001092c 	.word	0x2001092c
 800bb10:	20010928 	.word	0x20010928
 800bb14:	080182c0 	.word	0x080182c0
 800bb18:	08018394 	.word	0x08018394
 800bb1c:	08018308 	.word	0x08018308

0800bb20 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b086      	sub	sp, #24
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f7ff fef7 	bl	800b91c <mem_to_ptr>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	881b      	ldrh	r3, [r3, #0]
 800bb36:	4618      	mov	r0, r3
 800bb38:	f7ff fede 	bl	800b8f8 <ptr_to_mem>
 800bb3c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	885b      	ldrh	r3, [r3, #2]
 800bb42:	4618      	mov	r0, r3
 800bb44:	f7ff fed8 	bl	800b8f8 <ptr_to_mem>
 800bb48:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	881b      	ldrh	r3, [r3, #0]
 800bb4e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bb52:	d818      	bhi.n	800bb86 <mem_link_valid+0x66>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	885b      	ldrh	r3, [r3, #2]
 800bb58:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bb5c:	d813      	bhi.n	800bb86 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800bb62:	8afa      	ldrh	r2, [r7, #22]
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d004      	beq.n	800bb72 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	881b      	ldrh	r3, [r3, #0]
 800bb6c:	8afa      	ldrh	r2, [r7, #22]
 800bb6e:	429a      	cmp	r2, r3
 800bb70:	d109      	bne.n	800bb86 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800bb72:	4b08      	ldr	r3, [pc, #32]	@ (800bb94 <mem_link_valid+0x74>)
 800bb74:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800bb76:	693a      	ldr	r2, [r7, #16]
 800bb78:	429a      	cmp	r2, r3
 800bb7a:	d006      	beq.n	800bb8a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	885b      	ldrh	r3, [r3, #2]
 800bb80:	8afa      	ldrh	r2, [r7, #22]
 800bb82:	429a      	cmp	r2, r3
 800bb84:	d001      	beq.n	800bb8a <mem_link_valid+0x6a>
    return 0;
 800bb86:	2300      	movs	r3, #0
 800bb88:	e000      	b.n	800bb8c <mem_link_valid+0x6c>
  }
  return 1;
 800bb8a:	2301      	movs	r3, #1
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3718      	adds	r7, #24
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}
 800bb94:	20010924 	.word	0x20010924

0800bb98 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b088      	sub	sp, #32
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d070      	beq.n	800bc88 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f003 0303 	and.w	r3, r3, #3
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d00d      	beq.n	800bbcc <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800bbb0:	4b37      	ldr	r3, [pc, #220]	@ (800bc90 <mem_free+0xf8>)
 800bbb2:	f240 2273 	movw	r2, #627	@ 0x273
 800bbb6:	4937      	ldr	r1, [pc, #220]	@ (800bc94 <mem_free+0xfc>)
 800bbb8:	4837      	ldr	r0, [pc, #220]	@ (800bc98 <mem_free+0x100>)
 800bbba:	f00a fd55 	bl	8016668 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bbbe:	f00a fc35 	bl	801642c <sys_arch_protect>
 800bbc2:	60f8      	str	r0, [r7, #12]
 800bbc4:	68f8      	ldr	r0, [r7, #12]
 800bbc6:	f00a fc3f 	bl	8016448 <sys_arch_unprotect>
    return;
 800bbca:	e05e      	b.n	800bc8a <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	3b08      	subs	r3, #8
 800bbd0:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800bbd2:	4b32      	ldr	r3, [pc, #200]	@ (800bc9c <mem_free+0x104>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	69fa      	ldr	r2, [r7, #28]
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d306      	bcc.n	800bbea <mem_free+0x52>
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f103 020c 	add.w	r2, r3, #12
 800bbe2:	4b2f      	ldr	r3, [pc, #188]	@ (800bca0 <mem_free+0x108>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d90d      	bls.n	800bc06 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800bbea:	4b29      	ldr	r3, [pc, #164]	@ (800bc90 <mem_free+0xf8>)
 800bbec:	f240 227f 	movw	r2, #639	@ 0x27f
 800bbf0:	492c      	ldr	r1, [pc, #176]	@ (800bca4 <mem_free+0x10c>)
 800bbf2:	4829      	ldr	r0, [pc, #164]	@ (800bc98 <mem_free+0x100>)
 800bbf4:	f00a fd38 	bl	8016668 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bbf8:	f00a fc18 	bl	801642c <sys_arch_protect>
 800bbfc:	6138      	str	r0, [r7, #16]
 800bbfe:	6938      	ldr	r0, [r7, #16]
 800bc00:	f00a fc22 	bl	8016448 <sys_arch_unprotect>
    return;
 800bc04:	e041      	b.n	800bc8a <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800bc06:	4828      	ldr	r0, [pc, #160]	@ (800bca8 <mem_free+0x110>)
 800bc08:	f00a fbce 	bl	80163a8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	791b      	ldrb	r3, [r3, #4]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d110      	bne.n	800bc36 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800bc14:	4b1e      	ldr	r3, [pc, #120]	@ (800bc90 <mem_free+0xf8>)
 800bc16:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800bc1a:	4924      	ldr	r1, [pc, #144]	@ (800bcac <mem_free+0x114>)
 800bc1c:	481e      	ldr	r0, [pc, #120]	@ (800bc98 <mem_free+0x100>)
 800bc1e:	f00a fd23 	bl	8016668 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800bc22:	4821      	ldr	r0, [pc, #132]	@ (800bca8 <mem_free+0x110>)
 800bc24:	f00a fbcf 	bl	80163c6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bc28:	f00a fc00 	bl	801642c <sys_arch_protect>
 800bc2c:	6178      	str	r0, [r7, #20]
 800bc2e:	6978      	ldr	r0, [r7, #20]
 800bc30:	f00a fc0a 	bl	8016448 <sys_arch_unprotect>
    return;
 800bc34:	e029      	b.n	800bc8a <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800bc36:	69f8      	ldr	r0, [r7, #28]
 800bc38:	f7ff ff72 	bl	800bb20 <mem_link_valid>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d110      	bne.n	800bc64 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800bc42:	4b13      	ldr	r3, [pc, #76]	@ (800bc90 <mem_free+0xf8>)
 800bc44:	f240 2295 	movw	r2, #661	@ 0x295
 800bc48:	4919      	ldr	r1, [pc, #100]	@ (800bcb0 <mem_free+0x118>)
 800bc4a:	4813      	ldr	r0, [pc, #76]	@ (800bc98 <mem_free+0x100>)
 800bc4c:	f00a fd0c 	bl	8016668 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800bc50:	4815      	ldr	r0, [pc, #84]	@ (800bca8 <mem_free+0x110>)
 800bc52:	f00a fbb8 	bl	80163c6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bc56:	f00a fbe9 	bl	801642c <sys_arch_protect>
 800bc5a:	61b8      	str	r0, [r7, #24]
 800bc5c:	69b8      	ldr	r0, [r7, #24]
 800bc5e:	f00a fbf3 	bl	8016448 <sys_arch_unprotect>
    return;
 800bc62:	e012      	b.n	800bc8a <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800bc64:	69fb      	ldr	r3, [r7, #28]
 800bc66:	2200      	movs	r2, #0
 800bc68:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800bc6a:	4b12      	ldr	r3, [pc, #72]	@ (800bcb4 <mem_free+0x11c>)
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	69fa      	ldr	r2, [r7, #28]
 800bc70:	429a      	cmp	r2, r3
 800bc72:	d202      	bcs.n	800bc7a <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800bc74:	4a0f      	ldr	r2, [pc, #60]	@ (800bcb4 <mem_free+0x11c>)
 800bc76:	69fb      	ldr	r3, [r7, #28]
 800bc78:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800bc7a:	69f8      	ldr	r0, [r7, #28]
 800bc7c:	f7ff fe60 	bl	800b940 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800bc80:	4809      	ldr	r0, [pc, #36]	@ (800bca8 <mem_free+0x110>)
 800bc82:	f00a fba0 	bl	80163c6 <sys_mutex_unlock>
 800bc86:	e000      	b.n	800bc8a <mem_free+0xf2>
    return;
 800bc88:	bf00      	nop
}
 800bc8a:	3720      	adds	r7, #32
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}
 800bc90:	080182c0 	.word	0x080182c0
 800bc94:	080183b0 	.word	0x080183b0
 800bc98:	08018308 	.word	0x08018308
 800bc9c:	20010920 	.word	0x20010920
 800bca0:	20010924 	.word	0x20010924
 800bca4:	080183d4 	.word	0x080183d4
 800bca8:	20010928 	.word	0x20010928
 800bcac:	080183f0 	.word	0x080183f0
 800bcb0:	08018418 	.word	0x08018418
 800bcb4:	2001092c 	.word	0x2001092c

0800bcb8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b088      	sub	sp, #32
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800bcc4:	887b      	ldrh	r3, [r7, #2]
 800bcc6:	3303      	adds	r3, #3
 800bcc8:	b29b      	uxth	r3, r3
 800bcca:	f023 0303 	bic.w	r3, r3, #3
 800bcce:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800bcd0:	8bfb      	ldrh	r3, [r7, #30]
 800bcd2:	2b0b      	cmp	r3, #11
 800bcd4:	d801      	bhi.n	800bcda <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800bcd6:	230c      	movs	r3, #12
 800bcd8:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800bcda:	8bfb      	ldrh	r3, [r7, #30]
 800bcdc:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bce0:	d803      	bhi.n	800bcea <mem_trim+0x32>
 800bce2:	8bfa      	ldrh	r2, [r7, #30]
 800bce4:	887b      	ldrh	r3, [r7, #2]
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d201      	bcs.n	800bcee <mem_trim+0x36>
    return NULL;
 800bcea:	2300      	movs	r3, #0
 800bcec:	e0d8      	b.n	800bea0 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800bcee:	4b6e      	ldr	r3, [pc, #440]	@ (800bea8 <mem_trim+0x1f0>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	687a      	ldr	r2, [r7, #4]
 800bcf4:	429a      	cmp	r2, r3
 800bcf6:	d304      	bcc.n	800bd02 <mem_trim+0x4a>
 800bcf8:	4b6c      	ldr	r3, [pc, #432]	@ (800beac <mem_trim+0x1f4>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	687a      	ldr	r2, [r7, #4]
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d306      	bcc.n	800bd10 <mem_trim+0x58>
 800bd02:	4b6b      	ldr	r3, [pc, #428]	@ (800beb0 <mem_trim+0x1f8>)
 800bd04:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800bd08:	496a      	ldr	r1, [pc, #424]	@ (800beb4 <mem_trim+0x1fc>)
 800bd0a:	486b      	ldr	r0, [pc, #428]	@ (800beb8 <mem_trim+0x200>)
 800bd0c:	f00a fcac 	bl	8016668 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800bd10:	4b65      	ldr	r3, [pc, #404]	@ (800bea8 <mem_trim+0x1f0>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	429a      	cmp	r2, r3
 800bd18:	d304      	bcc.n	800bd24 <mem_trim+0x6c>
 800bd1a:	4b64      	ldr	r3, [pc, #400]	@ (800beac <mem_trim+0x1f4>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	687a      	ldr	r2, [r7, #4]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d307      	bcc.n	800bd34 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bd24:	f00a fb82 	bl	801642c <sys_arch_protect>
 800bd28:	60b8      	str	r0, [r7, #8]
 800bd2a:	68b8      	ldr	r0, [r7, #8]
 800bd2c:	f00a fb8c 	bl	8016448 <sys_arch_unprotect>
    return rmem;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	e0b5      	b.n	800bea0 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	3b08      	subs	r3, #8
 800bd38:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800bd3a:	69b8      	ldr	r0, [r7, #24]
 800bd3c:	f7ff fdee 	bl	800b91c <mem_to_ptr>
 800bd40:	4603      	mov	r3, r0
 800bd42:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800bd44:	69bb      	ldr	r3, [r7, #24]
 800bd46:	881a      	ldrh	r2, [r3, #0]
 800bd48:	8afb      	ldrh	r3, [r7, #22]
 800bd4a:	1ad3      	subs	r3, r2, r3
 800bd4c:	b29b      	uxth	r3, r3
 800bd4e:	3b08      	subs	r3, #8
 800bd50:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800bd52:	8bfa      	ldrh	r2, [r7, #30]
 800bd54:	8abb      	ldrh	r3, [r7, #20]
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d906      	bls.n	800bd68 <mem_trim+0xb0>
 800bd5a:	4b55      	ldr	r3, [pc, #340]	@ (800beb0 <mem_trim+0x1f8>)
 800bd5c:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800bd60:	4956      	ldr	r1, [pc, #344]	@ (800bebc <mem_trim+0x204>)
 800bd62:	4855      	ldr	r0, [pc, #340]	@ (800beb8 <mem_trim+0x200>)
 800bd64:	f00a fc80 	bl	8016668 <iprintf>
  if (newsize > size) {
 800bd68:	8bfa      	ldrh	r2, [r7, #30]
 800bd6a:	8abb      	ldrh	r3, [r7, #20]
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d901      	bls.n	800bd74 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800bd70:	2300      	movs	r3, #0
 800bd72:	e095      	b.n	800bea0 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800bd74:	8bfa      	ldrh	r2, [r7, #30]
 800bd76:	8abb      	ldrh	r3, [r7, #20]
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d101      	bne.n	800bd80 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	e08f      	b.n	800bea0 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800bd80:	484f      	ldr	r0, [pc, #316]	@ (800bec0 <mem_trim+0x208>)
 800bd82:	f00a fb11 	bl	80163a8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800bd86:	69bb      	ldr	r3, [r7, #24]
 800bd88:	881b      	ldrh	r3, [r3, #0]
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f7ff fdb4 	bl	800b8f8 <ptr_to_mem>
 800bd90:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	791b      	ldrb	r3, [r3, #4]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d13f      	bne.n	800be1a <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	881b      	ldrh	r3, [r3, #0]
 800bd9e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bda2:	d106      	bne.n	800bdb2 <mem_trim+0xfa>
 800bda4:	4b42      	ldr	r3, [pc, #264]	@ (800beb0 <mem_trim+0x1f8>)
 800bda6:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800bdaa:	4946      	ldr	r1, [pc, #280]	@ (800bec4 <mem_trim+0x20c>)
 800bdac:	4842      	ldr	r0, [pc, #264]	@ (800beb8 <mem_trim+0x200>)
 800bdae:	f00a fc5b 	bl	8016668 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	881b      	ldrh	r3, [r3, #0]
 800bdb6:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800bdb8:	8afa      	ldrh	r2, [r7, #22]
 800bdba:	8bfb      	ldrh	r3, [r7, #30]
 800bdbc:	4413      	add	r3, r2
 800bdbe:	b29b      	uxth	r3, r3
 800bdc0:	3308      	adds	r3, #8
 800bdc2:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800bdc4:	4b40      	ldr	r3, [pc, #256]	@ (800bec8 <mem_trim+0x210>)
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	693a      	ldr	r2, [r7, #16]
 800bdca:	429a      	cmp	r2, r3
 800bdcc:	d106      	bne.n	800bddc <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800bdce:	89fb      	ldrh	r3, [r7, #14]
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	f7ff fd91 	bl	800b8f8 <ptr_to_mem>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	4a3b      	ldr	r2, [pc, #236]	@ (800bec8 <mem_trim+0x210>)
 800bdda:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800bddc:	89fb      	ldrh	r3, [r7, #14]
 800bdde:	4618      	mov	r0, r3
 800bde0:	f7ff fd8a 	bl	800b8f8 <ptr_to_mem>
 800bde4:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800bde6:	693b      	ldr	r3, [r7, #16]
 800bde8:	2200      	movs	r2, #0
 800bdea:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	89ba      	ldrh	r2, [r7, #12]
 800bdf0:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	8afa      	ldrh	r2, [r7, #22]
 800bdf6:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800bdf8:	69bb      	ldr	r3, [r7, #24]
 800bdfa:	89fa      	ldrh	r2, [r7, #14]
 800bdfc:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	881b      	ldrh	r3, [r3, #0]
 800be02:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800be06:	d047      	beq.n	800be98 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	881b      	ldrh	r3, [r3, #0]
 800be0c:	4618      	mov	r0, r3
 800be0e:	f7ff fd73 	bl	800b8f8 <ptr_to_mem>
 800be12:	4602      	mov	r2, r0
 800be14:	89fb      	ldrh	r3, [r7, #14]
 800be16:	8053      	strh	r3, [r2, #2]
 800be18:	e03e      	b.n	800be98 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800be1a:	8bfb      	ldrh	r3, [r7, #30]
 800be1c:	f103 0214 	add.w	r2, r3, #20
 800be20:	8abb      	ldrh	r3, [r7, #20]
 800be22:	429a      	cmp	r2, r3
 800be24:	d838      	bhi.n	800be98 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800be26:	8afa      	ldrh	r2, [r7, #22]
 800be28:	8bfb      	ldrh	r3, [r7, #30]
 800be2a:	4413      	add	r3, r2
 800be2c:	b29b      	uxth	r3, r3
 800be2e:	3308      	adds	r3, #8
 800be30:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800be32:	69bb      	ldr	r3, [r7, #24]
 800be34:	881b      	ldrh	r3, [r3, #0]
 800be36:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800be3a:	d106      	bne.n	800be4a <mem_trim+0x192>
 800be3c:	4b1c      	ldr	r3, [pc, #112]	@ (800beb0 <mem_trim+0x1f8>)
 800be3e:	f240 3216 	movw	r2, #790	@ 0x316
 800be42:	4920      	ldr	r1, [pc, #128]	@ (800bec4 <mem_trim+0x20c>)
 800be44:	481c      	ldr	r0, [pc, #112]	@ (800beb8 <mem_trim+0x200>)
 800be46:	f00a fc0f 	bl	8016668 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800be4a:	89fb      	ldrh	r3, [r7, #14]
 800be4c:	4618      	mov	r0, r3
 800be4e:	f7ff fd53 	bl	800b8f8 <ptr_to_mem>
 800be52:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800be54:	4b1c      	ldr	r3, [pc, #112]	@ (800bec8 <mem_trim+0x210>)
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	693a      	ldr	r2, [r7, #16]
 800be5a:	429a      	cmp	r2, r3
 800be5c:	d202      	bcs.n	800be64 <mem_trim+0x1ac>
      lfree = mem2;
 800be5e:	4a1a      	ldr	r2, [pc, #104]	@ (800bec8 <mem_trim+0x210>)
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	2200      	movs	r2, #0
 800be68:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800be6a:	69bb      	ldr	r3, [r7, #24]
 800be6c:	881a      	ldrh	r2, [r3, #0]
 800be6e:	693b      	ldr	r3, [r7, #16]
 800be70:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800be72:	693b      	ldr	r3, [r7, #16]
 800be74:	8afa      	ldrh	r2, [r7, #22]
 800be76:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800be78:	69bb      	ldr	r3, [r7, #24]
 800be7a:	89fa      	ldrh	r2, [r7, #14]
 800be7c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800be7e:	693b      	ldr	r3, [r7, #16]
 800be80:	881b      	ldrh	r3, [r3, #0]
 800be82:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800be86:	d007      	beq.n	800be98 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800be88:	693b      	ldr	r3, [r7, #16]
 800be8a:	881b      	ldrh	r3, [r3, #0]
 800be8c:	4618      	mov	r0, r3
 800be8e:	f7ff fd33 	bl	800b8f8 <ptr_to_mem>
 800be92:	4602      	mov	r2, r0
 800be94:	89fb      	ldrh	r3, [r7, #14]
 800be96:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800be98:	4809      	ldr	r0, [pc, #36]	@ (800bec0 <mem_trim+0x208>)
 800be9a:	f00a fa94 	bl	80163c6 <sys_mutex_unlock>
  return rmem;
 800be9e:	687b      	ldr	r3, [r7, #4]
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3720      	adds	r7, #32
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}
 800bea8:	20010920 	.word	0x20010920
 800beac:	20010924 	.word	0x20010924
 800beb0:	080182c0 	.word	0x080182c0
 800beb4:	0801844c 	.word	0x0801844c
 800beb8:	08018308 	.word	0x08018308
 800bebc:	08018464 	.word	0x08018464
 800bec0:	20010928 	.word	0x20010928
 800bec4:	08018484 	.word	0x08018484
 800bec8:	2001092c 	.word	0x2001092c

0800becc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b088      	sub	sp, #32
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	4603      	mov	r3, r0
 800bed4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800bed6:	88fb      	ldrh	r3, [r7, #6]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d101      	bne.n	800bee0 <mem_malloc+0x14>
    return NULL;
 800bedc:	2300      	movs	r3, #0
 800bede:	e0e2      	b.n	800c0a6 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800bee0:	88fb      	ldrh	r3, [r7, #6]
 800bee2:	3303      	adds	r3, #3
 800bee4:	b29b      	uxth	r3, r3
 800bee6:	f023 0303 	bic.w	r3, r3, #3
 800beea:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800beec:	8bbb      	ldrh	r3, [r7, #28]
 800beee:	2b0b      	cmp	r3, #11
 800bef0:	d801      	bhi.n	800bef6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800bef2:	230c      	movs	r3, #12
 800bef4:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800bef6:	8bbb      	ldrh	r3, [r7, #28]
 800bef8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800befc:	d803      	bhi.n	800bf06 <mem_malloc+0x3a>
 800befe:	8bba      	ldrh	r2, [r7, #28]
 800bf00:	88fb      	ldrh	r3, [r7, #6]
 800bf02:	429a      	cmp	r2, r3
 800bf04:	d201      	bcs.n	800bf0a <mem_malloc+0x3e>
    return NULL;
 800bf06:	2300      	movs	r3, #0
 800bf08:	e0cd      	b.n	800c0a6 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800bf0a:	4869      	ldr	r0, [pc, #420]	@ (800c0b0 <mem_malloc+0x1e4>)
 800bf0c:	f00a fa4c 	bl	80163a8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800bf10:	4b68      	ldr	r3, [pc, #416]	@ (800c0b4 <mem_malloc+0x1e8>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	4618      	mov	r0, r3
 800bf16:	f7ff fd01 	bl	800b91c <mem_to_ptr>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	83fb      	strh	r3, [r7, #30]
 800bf1e:	e0b7      	b.n	800c090 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800bf20:	8bfb      	ldrh	r3, [r7, #30]
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7ff fce8 	bl	800b8f8 <ptr_to_mem>
 800bf28:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	791b      	ldrb	r3, [r3, #4]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	f040 80a7 	bne.w	800c082 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800bf34:	697b      	ldr	r3, [r7, #20]
 800bf36:	881b      	ldrh	r3, [r3, #0]
 800bf38:	461a      	mov	r2, r3
 800bf3a:	8bfb      	ldrh	r3, [r7, #30]
 800bf3c:	1ad3      	subs	r3, r2, r3
 800bf3e:	f1a3 0208 	sub.w	r2, r3, #8
 800bf42:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800bf44:	429a      	cmp	r2, r3
 800bf46:	f0c0 809c 	bcc.w	800c082 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800bf4a:	697b      	ldr	r3, [r7, #20]
 800bf4c:	881b      	ldrh	r3, [r3, #0]
 800bf4e:	461a      	mov	r2, r3
 800bf50:	8bfb      	ldrh	r3, [r7, #30]
 800bf52:	1ad3      	subs	r3, r2, r3
 800bf54:	f1a3 0208 	sub.w	r2, r3, #8
 800bf58:	8bbb      	ldrh	r3, [r7, #28]
 800bf5a:	3314      	adds	r3, #20
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	d333      	bcc.n	800bfc8 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800bf60:	8bfa      	ldrh	r2, [r7, #30]
 800bf62:	8bbb      	ldrh	r3, [r7, #28]
 800bf64:	4413      	add	r3, r2
 800bf66:	b29b      	uxth	r3, r3
 800bf68:	3308      	adds	r3, #8
 800bf6a:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800bf6c:	8a7b      	ldrh	r3, [r7, #18]
 800bf6e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bf72:	d106      	bne.n	800bf82 <mem_malloc+0xb6>
 800bf74:	4b50      	ldr	r3, [pc, #320]	@ (800c0b8 <mem_malloc+0x1ec>)
 800bf76:	f240 3287 	movw	r2, #903	@ 0x387
 800bf7a:	4950      	ldr	r1, [pc, #320]	@ (800c0bc <mem_malloc+0x1f0>)
 800bf7c:	4850      	ldr	r0, [pc, #320]	@ (800c0c0 <mem_malloc+0x1f4>)
 800bf7e:	f00a fb73 	bl	8016668 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800bf82:	8a7b      	ldrh	r3, [r7, #18]
 800bf84:	4618      	mov	r0, r3
 800bf86:	f7ff fcb7 	bl	800b8f8 <ptr_to_mem>
 800bf8a:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	881a      	ldrh	r2, [r3, #0]
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	8bfa      	ldrh	r2, [r7, #30]
 800bf9e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800bfa0:	697b      	ldr	r3, [r7, #20]
 800bfa2:	8a7a      	ldrh	r2, [r7, #18]
 800bfa4:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	881b      	ldrh	r3, [r3, #0]
 800bfb0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800bfb4:	d00b      	beq.n	800bfce <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	881b      	ldrh	r3, [r3, #0]
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f7ff fc9c 	bl	800b8f8 <ptr_to_mem>
 800bfc0:	4602      	mov	r2, r0
 800bfc2:	8a7b      	ldrh	r3, [r7, #18]
 800bfc4:	8053      	strh	r3, [r2, #2]
 800bfc6:	e002      	b.n	800bfce <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	2201      	movs	r2, #1
 800bfcc:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800bfce:	4b39      	ldr	r3, [pc, #228]	@ (800c0b4 <mem_malloc+0x1e8>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	697a      	ldr	r2, [r7, #20]
 800bfd4:	429a      	cmp	r2, r3
 800bfd6:	d127      	bne.n	800c028 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800bfd8:	4b36      	ldr	r3, [pc, #216]	@ (800c0b4 <mem_malloc+0x1e8>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800bfde:	e005      	b.n	800bfec <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800bfe0:	69bb      	ldr	r3, [r7, #24]
 800bfe2:	881b      	ldrh	r3, [r3, #0]
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f7ff fc87 	bl	800b8f8 <ptr_to_mem>
 800bfea:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800bfec:	69bb      	ldr	r3, [r7, #24]
 800bfee:	791b      	ldrb	r3, [r3, #4]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d004      	beq.n	800bffe <mem_malloc+0x132>
 800bff4:	4b33      	ldr	r3, [pc, #204]	@ (800c0c4 <mem_malloc+0x1f8>)
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	69ba      	ldr	r2, [r7, #24]
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d1f0      	bne.n	800bfe0 <mem_malloc+0x114>
          }
          lfree = cur;
 800bffe:	4a2d      	ldr	r2, [pc, #180]	@ (800c0b4 <mem_malloc+0x1e8>)
 800c000:	69bb      	ldr	r3, [r7, #24]
 800c002:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800c004:	4b2b      	ldr	r3, [pc, #172]	@ (800c0b4 <mem_malloc+0x1e8>)
 800c006:	681a      	ldr	r2, [r3, #0]
 800c008:	4b2e      	ldr	r3, [pc, #184]	@ (800c0c4 <mem_malloc+0x1f8>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d00b      	beq.n	800c028 <mem_malloc+0x15c>
 800c010:	4b28      	ldr	r3, [pc, #160]	@ (800c0b4 <mem_malloc+0x1e8>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	791b      	ldrb	r3, [r3, #4]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d006      	beq.n	800c028 <mem_malloc+0x15c>
 800c01a:	4b27      	ldr	r3, [pc, #156]	@ (800c0b8 <mem_malloc+0x1ec>)
 800c01c:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800c020:	4929      	ldr	r1, [pc, #164]	@ (800c0c8 <mem_malloc+0x1fc>)
 800c022:	4827      	ldr	r0, [pc, #156]	@ (800c0c0 <mem_malloc+0x1f4>)
 800c024:	f00a fb20 	bl	8016668 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800c028:	4821      	ldr	r0, [pc, #132]	@ (800c0b0 <mem_malloc+0x1e4>)
 800c02a:	f00a f9cc 	bl	80163c6 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c02e:	8bba      	ldrh	r2, [r7, #28]
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	4413      	add	r3, r2
 800c034:	3308      	adds	r3, #8
 800c036:	4a23      	ldr	r2, [pc, #140]	@ (800c0c4 <mem_malloc+0x1f8>)
 800c038:	6812      	ldr	r2, [r2, #0]
 800c03a:	4293      	cmp	r3, r2
 800c03c:	d906      	bls.n	800c04c <mem_malloc+0x180>
 800c03e:	4b1e      	ldr	r3, [pc, #120]	@ (800c0b8 <mem_malloc+0x1ec>)
 800c040:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800c044:	4921      	ldr	r1, [pc, #132]	@ (800c0cc <mem_malloc+0x200>)
 800c046:	481e      	ldr	r0, [pc, #120]	@ (800c0c0 <mem_malloc+0x1f4>)
 800c048:	f00a fb0e 	bl	8016668 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800c04c:	697b      	ldr	r3, [r7, #20]
 800c04e:	f003 0303 	and.w	r3, r3, #3
 800c052:	2b00      	cmp	r3, #0
 800c054:	d006      	beq.n	800c064 <mem_malloc+0x198>
 800c056:	4b18      	ldr	r3, [pc, #96]	@ (800c0b8 <mem_malloc+0x1ec>)
 800c058:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800c05c:	491c      	ldr	r1, [pc, #112]	@ (800c0d0 <mem_malloc+0x204>)
 800c05e:	4818      	ldr	r0, [pc, #96]	@ (800c0c0 <mem_malloc+0x1f4>)
 800c060:	f00a fb02 	bl	8016668 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	f003 0303 	and.w	r3, r3, #3
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d006      	beq.n	800c07c <mem_malloc+0x1b0>
 800c06e:	4b12      	ldr	r3, [pc, #72]	@ (800c0b8 <mem_malloc+0x1ec>)
 800c070:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800c074:	4917      	ldr	r1, [pc, #92]	@ (800c0d4 <mem_malloc+0x208>)
 800c076:	4812      	ldr	r0, [pc, #72]	@ (800c0c0 <mem_malloc+0x1f4>)
 800c078:	f00a faf6 	bl	8016668 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800c07c:	697b      	ldr	r3, [r7, #20]
 800c07e:	3308      	adds	r3, #8
 800c080:	e011      	b.n	800c0a6 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800c082:	8bfb      	ldrh	r3, [r7, #30]
 800c084:	4618      	mov	r0, r3
 800c086:	f7ff fc37 	bl	800b8f8 <ptr_to_mem>
 800c08a:	4603      	mov	r3, r0
 800c08c:	881b      	ldrh	r3, [r3, #0]
 800c08e:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c090:	8bfa      	ldrh	r2, [r7, #30]
 800c092:	8bbb      	ldrh	r3, [r7, #28]
 800c094:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 800c098:	429a      	cmp	r2, r3
 800c09a:	f4ff af41 	bcc.w	800bf20 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800c09e:	4804      	ldr	r0, [pc, #16]	@ (800c0b0 <mem_malloc+0x1e4>)
 800c0a0:	f00a f991 	bl	80163c6 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800c0a4:	2300      	movs	r3, #0
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3720      	adds	r7, #32
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	20010928 	.word	0x20010928
 800c0b4:	2001092c 	.word	0x2001092c
 800c0b8:	080182c0 	.word	0x080182c0
 800c0bc:	08018484 	.word	0x08018484
 800c0c0:	08018308 	.word	0x08018308
 800c0c4:	20010924 	.word	0x20010924
 800c0c8:	08018498 	.word	0x08018498
 800c0cc:	080184b4 	.word	0x080184b4
 800c0d0:	080184e4 	.word	0x080184e4
 800c0d4:	08018514 	.word	0x08018514

0800c0d8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b085      	sub	sp, #20
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	689b      	ldr	r3, [r3, #8]
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	685b      	ldr	r3, [r3, #4]
 800c0ec:	3303      	adds	r3, #3
 800c0ee:	f023 0303 	bic.w	r3, r3, #3
 800c0f2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	60fb      	str	r3, [r7, #12]
 800c0f8:	e011      	b.n	800c11e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	689b      	ldr	r3, [r3, #8]
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	68bb      	ldr	r3, [r7, #8]
 800c102:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	689b      	ldr	r3, [r3, #8]
 800c108:	68ba      	ldr	r2, [r7, #8]
 800c10a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	881b      	ldrh	r3, [r3, #0]
 800c110:	461a      	mov	r2, r3
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	4413      	add	r3, r2
 800c116:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	3301      	adds	r3, #1
 800c11c:	60fb      	str	r3, [r7, #12]
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	885b      	ldrh	r3, [r3, #2]
 800c122:	461a      	mov	r2, r3
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	4293      	cmp	r3, r2
 800c128:	dbe7      	blt.n	800c0fa <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800c12a:	bf00      	nop
 800c12c:	bf00      	nop
 800c12e:	3714      	adds	r7, #20
 800c130:	46bd      	mov	sp, r7
 800c132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c136:	4770      	bx	lr

0800c138 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c13e:	2300      	movs	r3, #0
 800c140:	80fb      	strh	r3, [r7, #6]
 800c142:	e009      	b.n	800c158 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800c144:	88fb      	ldrh	r3, [r7, #6]
 800c146:	4a08      	ldr	r2, [pc, #32]	@ (800c168 <memp_init+0x30>)
 800c148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c14c:	4618      	mov	r0, r3
 800c14e:	f7ff ffc3 	bl	800c0d8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c152:	88fb      	ldrh	r3, [r7, #6]
 800c154:	3301      	adds	r3, #1
 800c156:	80fb      	strh	r3, [r7, #6]
 800c158:	88fb      	ldrh	r3, [r7, #6]
 800c15a:	2b0c      	cmp	r3, #12
 800c15c:	d9f2      	bls.n	800c144 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800c15e:	bf00      	nop
 800c160:	bf00      	nop
 800c162:	3708      	adds	r7, #8
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}
 800c168:	0801ad5c 	.word	0x0801ad5c

0800c16c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800c174:	f00a f95a 	bl	801642c <sys_arch_protect>
 800c178:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	689b      	ldr	r3, [r3, #8]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800c182:	68bb      	ldr	r3, [r7, #8]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d015      	beq.n	800c1b4 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	689b      	ldr	r3, [r3, #8]
 800c18c:	68ba      	ldr	r2, [r7, #8]
 800c18e:	6812      	ldr	r2, [r2, #0]
 800c190:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	f003 0303 	and.w	r3, r3, #3
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d006      	beq.n	800c1aa <do_memp_malloc_pool+0x3e>
 800c19c:	4b09      	ldr	r3, [pc, #36]	@ (800c1c4 <do_memp_malloc_pool+0x58>)
 800c19e:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800c1a2:	4909      	ldr	r1, [pc, #36]	@ (800c1c8 <do_memp_malloc_pool+0x5c>)
 800c1a4:	4809      	ldr	r0, [pc, #36]	@ (800c1cc <do_memp_malloc_pool+0x60>)
 800c1a6:	f00a fa5f 	bl	8016668 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c1aa:	68f8      	ldr	r0, [r7, #12]
 800c1ac:	f00a f94c 	bl	8016448 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	e003      	b.n	800c1bc <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c1b4:	68f8      	ldr	r0, [r7, #12]
 800c1b6:	f00a f947 	bl	8016448 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800c1ba:	2300      	movs	r3, #0
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3710      	adds	r7, #16
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bd80      	pop	{r7, pc}
 800c1c4:	08018538 	.word	0x08018538
 800c1c8:	08018568 	.word	0x08018568
 800c1cc:	0801858c 	.word	0x0801858c

0800c1d0 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b082      	sub	sp, #8
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d106      	bne.n	800c1ec <memp_malloc_pool+0x1c>
 800c1de:	4b0a      	ldr	r3, [pc, #40]	@ (800c208 <memp_malloc_pool+0x38>)
 800c1e0:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800c1e4:	4909      	ldr	r1, [pc, #36]	@ (800c20c <memp_malloc_pool+0x3c>)
 800c1e6:	480a      	ldr	r0, [pc, #40]	@ (800c210 <memp_malloc_pool+0x40>)
 800c1e8:	f00a fa3e 	bl	8016668 <iprintf>
  if (desc == NULL) {
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d101      	bne.n	800c1f6 <memp_malloc_pool+0x26>
    return NULL;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	e003      	b.n	800c1fe <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f7ff ffb8 	bl	800c16c <do_memp_malloc_pool>
 800c1fc:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3708      	adds	r7, #8
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	08018538 	.word	0x08018538
 800c20c:	080185b4 	.word	0x080185b4
 800c210:	0801858c 	.word	0x0801858c

0800c214 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	4603      	mov	r3, r0
 800c21c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800c21e:	79fb      	ldrb	r3, [r7, #7]
 800c220:	2b0c      	cmp	r3, #12
 800c222:	d908      	bls.n	800c236 <memp_malloc+0x22>
 800c224:	4b0a      	ldr	r3, [pc, #40]	@ (800c250 <memp_malloc+0x3c>)
 800c226:	f240 1257 	movw	r2, #343	@ 0x157
 800c22a:	490a      	ldr	r1, [pc, #40]	@ (800c254 <memp_malloc+0x40>)
 800c22c:	480a      	ldr	r0, [pc, #40]	@ (800c258 <memp_malloc+0x44>)
 800c22e:	f00a fa1b 	bl	8016668 <iprintf>
 800c232:	2300      	movs	r3, #0
 800c234:	e008      	b.n	800c248 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800c236:	79fb      	ldrb	r3, [r7, #7]
 800c238:	4a08      	ldr	r2, [pc, #32]	@ (800c25c <memp_malloc+0x48>)
 800c23a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c23e:	4618      	mov	r0, r3
 800c240:	f7ff ff94 	bl	800c16c <do_memp_malloc_pool>
 800c244:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800c246:	68fb      	ldr	r3, [r7, #12]
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3710      	adds	r7, #16
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	08018538 	.word	0x08018538
 800c254:	080185c8 	.word	0x080185c8
 800c258:	0801858c 	.word	0x0801858c
 800c25c:	0801ad5c 	.word	0x0801ad5c

0800c260 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b084      	sub	sp, #16
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
 800c268:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	f003 0303 	and.w	r3, r3, #3
 800c270:	2b00      	cmp	r3, #0
 800c272:	d006      	beq.n	800c282 <do_memp_free_pool+0x22>
 800c274:	4b0d      	ldr	r3, [pc, #52]	@ (800c2ac <do_memp_free_pool+0x4c>)
 800c276:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800c27a:	490d      	ldr	r1, [pc, #52]	@ (800c2b0 <do_memp_free_pool+0x50>)
 800c27c:	480d      	ldr	r0, [pc, #52]	@ (800c2b4 <do_memp_free_pool+0x54>)
 800c27e:	f00a f9f3 	bl	8016668 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800c286:	f00a f8d1 	bl	801642c <sys_arch_protect>
 800c28a:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	689b      	ldr	r3, [r3, #8]
 800c290:	681a      	ldr	r2, [r3, #0]
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	689b      	ldr	r3, [r3, #8]
 800c29a:	68fa      	ldr	r2, [r7, #12]
 800c29c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800c29e:	68b8      	ldr	r0, [r7, #8]
 800c2a0:	f00a f8d2 	bl	8016448 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800c2a4:	bf00      	nop
 800c2a6:	3710      	adds	r7, #16
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}
 800c2ac:	08018538 	.word	0x08018538
 800c2b0:	080185e8 	.word	0x080185e8
 800c2b4:	0801858c 	.word	0x0801858c

0800c2b8 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
 800c2c0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d106      	bne.n	800c2d6 <memp_free_pool+0x1e>
 800c2c8:	4b0a      	ldr	r3, [pc, #40]	@ (800c2f4 <memp_free_pool+0x3c>)
 800c2ca:	f240 1295 	movw	r2, #405	@ 0x195
 800c2ce:	490a      	ldr	r1, [pc, #40]	@ (800c2f8 <memp_free_pool+0x40>)
 800c2d0:	480a      	ldr	r0, [pc, #40]	@ (800c2fc <memp_free_pool+0x44>)
 800c2d2:	f00a f9c9 	bl	8016668 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d007      	beq.n	800c2ec <memp_free_pool+0x34>
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d004      	beq.n	800c2ec <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800c2e2:	6839      	ldr	r1, [r7, #0]
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f7ff ffbb 	bl	800c260 <do_memp_free_pool>
 800c2ea:	e000      	b.n	800c2ee <memp_free_pool+0x36>
    return;
 800c2ec:	bf00      	nop
}
 800c2ee:	3708      	adds	r7, #8
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}
 800c2f4:	08018538 	.word	0x08018538
 800c2f8:	080185b4 	.word	0x080185b4
 800c2fc:	0801858c 	.word	0x0801858c

0800c300 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b082      	sub	sp, #8
 800c304:	af00      	add	r7, sp, #0
 800c306:	4603      	mov	r3, r0
 800c308:	6039      	str	r1, [r7, #0]
 800c30a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800c30c:	79fb      	ldrb	r3, [r7, #7]
 800c30e:	2b0c      	cmp	r3, #12
 800c310:	d907      	bls.n	800c322 <memp_free+0x22>
 800c312:	4b0c      	ldr	r3, [pc, #48]	@ (800c344 <memp_free+0x44>)
 800c314:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800c318:	490b      	ldr	r1, [pc, #44]	@ (800c348 <memp_free+0x48>)
 800c31a:	480c      	ldr	r0, [pc, #48]	@ (800c34c <memp_free+0x4c>)
 800c31c:	f00a f9a4 	bl	8016668 <iprintf>
 800c320:	e00c      	b.n	800c33c <memp_free+0x3c>

  if (mem == NULL) {
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d008      	beq.n	800c33a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800c328:	79fb      	ldrb	r3, [r7, #7]
 800c32a:	4a09      	ldr	r2, [pc, #36]	@ (800c350 <memp_free+0x50>)
 800c32c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c330:	6839      	ldr	r1, [r7, #0]
 800c332:	4618      	mov	r0, r3
 800c334:	f7ff ff94 	bl	800c260 <do_memp_free_pool>
 800c338:	e000      	b.n	800c33c <memp_free+0x3c>
    return;
 800c33a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800c33c:	3708      	adds	r7, #8
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}
 800c342:	bf00      	nop
 800c344:	08018538 	.word	0x08018538
 800c348:	08018608 	.word	0x08018608
 800c34c:	0801858c 	.word	0x0801858c
 800c350:	0801ad5c 	.word	0x0801ad5c

0800c354 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800c354:	b480      	push	{r7}
 800c356:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800c358:	bf00      	nop
 800c35a:	46bd      	mov	sp, r7
 800c35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c360:	4770      	bx	lr
	...

0800c364 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b086      	sub	sp, #24
 800c368:	af00      	add	r7, sp, #0
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	60b9      	str	r1, [r7, #8]
 800c36e:	607a      	str	r2, [r7, #4]
 800c370:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d108      	bne.n	800c38a <netif_add+0x26>
 800c378:	4b57      	ldr	r3, [pc, #348]	@ (800c4d8 <netif_add+0x174>)
 800c37a:	f240 1227 	movw	r2, #295	@ 0x127
 800c37e:	4957      	ldr	r1, [pc, #348]	@ (800c4dc <netif_add+0x178>)
 800c380:	4857      	ldr	r0, [pc, #348]	@ (800c4e0 <netif_add+0x17c>)
 800c382:	f00a f971 	bl	8016668 <iprintf>
 800c386:	2300      	movs	r3, #0
 800c388:	e0a2      	b.n	800c4d0 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800c38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d108      	bne.n	800c3a2 <netif_add+0x3e>
 800c390:	4b51      	ldr	r3, [pc, #324]	@ (800c4d8 <netif_add+0x174>)
 800c392:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800c396:	4953      	ldr	r1, [pc, #332]	@ (800c4e4 <netif_add+0x180>)
 800c398:	4851      	ldr	r0, [pc, #324]	@ (800c4e0 <netif_add+0x17c>)
 800c39a:	f00a f965 	bl	8016668 <iprintf>
 800c39e:	2300      	movs	r3, #0
 800c3a0:	e096      	b.n	800c4d0 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d101      	bne.n	800c3ac <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800c3a8:	4b4f      	ldr	r3, [pc, #316]	@ (800c4e8 <netif_add+0x184>)
 800c3aa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d101      	bne.n	800c3b6 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800c3b2:	4b4d      	ldr	r3, [pc, #308]	@ (800c4e8 <netif_add+0x184>)
 800c3b4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d101      	bne.n	800c3c0 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800c3bc:	4b4a      	ldr	r3, [pc, #296]	@ (800c4e8 <netif_add+0x184>)
 800c3be:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	4a45      	ldr	r2, [pc, #276]	@ (800c4ec <netif_add+0x188>)
 800c3d6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	2200      	movs	r2, #0
 800c3dc:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	6a3a      	ldr	r2, [r7, #32]
 800c3f0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800c3f2:	4b3f      	ldr	r3, [pc, #252]	@ (800c4f0 <netif_add+0x18c>)
 800c3f4:	781a      	ldrb	r2, [r3, #0]
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c400:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	687a      	ldr	r2, [r7, #4]
 800c406:	68b9      	ldr	r1, [r7, #8]
 800c408:	68f8      	ldr	r0, [r7, #12]
 800c40a:	f000 f913 	bl	800c634 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800c40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c410:	68f8      	ldr	r0, [r7, #12]
 800c412:	4798      	blx	r3
 800c414:	4603      	mov	r3, r0
 800c416:	2b00      	cmp	r3, #0
 800c418:	d001      	beq.n	800c41e <netif_add+0xba>
    return NULL;
 800c41a:	2300      	movs	r3, #0
 800c41c:	e058      	b.n	800c4d0 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c424:	2bff      	cmp	r3, #255	@ 0xff
 800c426:	d103      	bne.n	800c430 <netif_add+0xcc>
        netif->num = 0;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	2200      	movs	r2, #0
 800c42c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800c430:	2300      	movs	r3, #0
 800c432:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c434:	4b2f      	ldr	r3, [pc, #188]	@ (800c4f4 <netif_add+0x190>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	617b      	str	r3, [r7, #20]
 800c43a:	e02b      	b.n	800c494 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c43c:	697a      	ldr	r2, [r7, #20]
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	429a      	cmp	r2, r3
 800c442:	d106      	bne.n	800c452 <netif_add+0xee>
 800c444:	4b24      	ldr	r3, [pc, #144]	@ (800c4d8 <netif_add+0x174>)
 800c446:	f240 128b 	movw	r2, #395	@ 0x18b
 800c44a:	492b      	ldr	r1, [pc, #172]	@ (800c4f8 <netif_add+0x194>)
 800c44c:	4824      	ldr	r0, [pc, #144]	@ (800c4e0 <netif_add+0x17c>)
 800c44e:	f00a f90b 	bl	8016668 <iprintf>
        num_netifs++;
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	3301      	adds	r3, #1
 800c456:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800c458:	693b      	ldr	r3, [r7, #16]
 800c45a:	2bff      	cmp	r3, #255	@ 0xff
 800c45c:	dd06      	ble.n	800c46c <netif_add+0x108>
 800c45e:	4b1e      	ldr	r3, [pc, #120]	@ (800c4d8 <netif_add+0x174>)
 800c460:	f240 128d 	movw	r2, #397	@ 0x18d
 800c464:	4925      	ldr	r1, [pc, #148]	@ (800c4fc <netif_add+0x198>)
 800c466:	481e      	ldr	r0, [pc, #120]	@ (800c4e0 <netif_add+0x17c>)
 800c468:	f00a f8fe 	bl	8016668 <iprintf>
        if (netif2->num == netif->num) {
 800c46c:	697b      	ldr	r3, [r7, #20]
 800c46e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c478:	429a      	cmp	r2, r3
 800c47a:	d108      	bne.n	800c48e <netif_add+0x12a>
          netif->num++;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c482:	3301      	adds	r3, #1
 800c484:	b2da      	uxtb	r2, r3
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800c48c:	e005      	b.n	800c49a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c48e:	697b      	ldr	r3, [r7, #20]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	617b      	str	r3, [r7, #20]
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d1d0      	bne.n	800c43c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800c49a:	697b      	ldr	r3, [r7, #20]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d1be      	bne.n	800c41e <netif_add+0xba>
  }
  if (netif->num == 254) {
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c4a6:	2bfe      	cmp	r3, #254	@ 0xfe
 800c4a8:	d103      	bne.n	800c4b2 <netif_add+0x14e>
    netif_num = 0;
 800c4aa:	4b11      	ldr	r3, [pc, #68]	@ (800c4f0 <netif_add+0x18c>)
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	701a      	strb	r2, [r3, #0]
 800c4b0:	e006      	b.n	800c4c0 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c4b8:	3301      	adds	r3, #1
 800c4ba:	b2da      	uxtb	r2, r3
 800c4bc:	4b0c      	ldr	r3, [pc, #48]	@ (800c4f0 <netif_add+0x18c>)
 800c4be:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800c4c0:	4b0c      	ldr	r3, [pc, #48]	@ (800c4f4 <netif_add+0x190>)
 800c4c2:	681a      	ldr	r2, [r3, #0]
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800c4c8:	4a0a      	ldr	r2, [pc, #40]	@ (800c4f4 <netif_add+0x190>)
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
}
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	3718      	adds	r7, #24
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	bd80      	pop	{r7, pc}
 800c4d8:	08018624 	.word	0x08018624
 800c4dc:	080186b8 	.word	0x080186b8
 800c4e0:	08018674 	.word	0x08018674
 800c4e4:	080186d4 	.word	0x080186d4
 800c4e8:	0801add0 	.word	0x0801add0
 800c4ec:	0800c90f 	.word	0x0800c90f
 800c4f0:	20013a04 	.word	0x20013a04
 800c4f4:	200139fc 	.word	0x200139fc
 800c4f8:	080186f8 	.word	0x080186f8
 800c4fc:	0801870c 	.word	0x0801870c

0800c500 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
 800c508:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800c50a:	6839      	ldr	r1, [r7, #0]
 800c50c:	6878      	ldr	r0, [r7, #4]
 800c50e:	f002 fe1f 	bl	800f150 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800c512:	6839      	ldr	r1, [r7, #0]
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f007 fb85 	bl	8013c24 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800c51a:	bf00      	nop
 800c51c:	3708      	adds	r7, #8
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
	...

0800c524 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b086      	sub	sp, #24
 800c528:	af00      	add	r7, sp, #0
 800c52a:	60f8      	str	r0, [r7, #12]
 800c52c:	60b9      	str	r1, [r7, #8]
 800c52e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d106      	bne.n	800c544 <netif_do_set_ipaddr+0x20>
 800c536:	4b1d      	ldr	r3, [pc, #116]	@ (800c5ac <netif_do_set_ipaddr+0x88>)
 800c538:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800c53c:	491c      	ldr	r1, [pc, #112]	@ (800c5b0 <netif_do_set_ipaddr+0x8c>)
 800c53e:	481d      	ldr	r0, [pc, #116]	@ (800c5b4 <netif_do_set_ipaddr+0x90>)
 800c540:	f00a f892 	bl	8016668 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d106      	bne.n	800c558 <netif_do_set_ipaddr+0x34>
 800c54a:	4b18      	ldr	r3, [pc, #96]	@ (800c5ac <netif_do_set_ipaddr+0x88>)
 800c54c:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800c550:	4917      	ldr	r1, [pc, #92]	@ (800c5b0 <netif_do_set_ipaddr+0x8c>)
 800c552:	4818      	ldr	r0, [pc, #96]	@ (800c5b4 <netif_do_set_ipaddr+0x90>)
 800c554:	f00a f888 	bl	8016668 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	681a      	ldr	r2, [r3, #0]
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	3304      	adds	r3, #4
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	429a      	cmp	r2, r3
 800c564:	d01c      	beq.n	800c5a0 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	3304      	adds	r3, #4
 800c570:	681a      	ldr	r2, [r3, #0]
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800c576:	f107 0314 	add.w	r3, r7, #20
 800c57a:	4619      	mov	r1, r3
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f7ff ffbf 	bl	800c500 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d002      	beq.n	800c58e <netif_do_set_ipaddr+0x6a>
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	e000      	b.n	800c590 <netif_do_set_ipaddr+0x6c>
 800c58e:	2300      	movs	r3, #0
 800c590:	68fa      	ldr	r2, [r7, #12]
 800c592:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800c594:	2101      	movs	r1, #1
 800c596:	68f8      	ldr	r0, [r7, #12]
 800c598:	f000 f8d2 	bl	800c740 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800c59c:	2301      	movs	r3, #1
 800c59e:	e000      	b.n	800c5a2 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800c5a0:	2300      	movs	r3, #0
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	3718      	adds	r7, #24
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	bd80      	pop	{r7, pc}
 800c5aa:	bf00      	nop
 800c5ac:	08018624 	.word	0x08018624
 800c5b0:	0801873c 	.word	0x0801873c
 800c5b4:	08018674 	.word	0x08018674

0800c5b8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	b085      	sub	sp, #20
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	60f8      	str	r0, [r7, #12]
 800c5c0:	60b9      	str	r1, [r7, #8]
 800c5c2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800c5c4:	68bb      	ldr	r3, [r7, #8]
 800c5c6:	681a      	ldr	r2, [r3, #0]
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	3308      	adds	r3, #8
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	429a      	cmp	r2, r3
 800c5d0:	d00a      	beq.n	800c5e8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800c5d2:	68bb      	ldr	r3, [r7, #8]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d002      	beq.n	800c5de <netif_do_set_netmask+0x26>
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	e000      	b.n	800c5e0 <netif_do_set_netmask+0x28>
 800c5de:	2300      	movs	r3, #0
 800c5e0:	68fa      	ldr	r2, [r7, #12]
 800c5e2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	e000      	b.n	800c5ea <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800c5e8:	2300      	movs	r3, #0
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3714      	adds	r7, #20
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f4:	4770      	bx	lr

0800c5f6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800c5f6:	b480      	push	{r7}
 800c5f8:	b085      	sub	sp, #20
 800c5fa:	af00      	add	r7, sp, #0
 800c5fc:	60f8      	str	r0, [r7, #12]
 800c5fe:	60b9      	str	r1, [r7, #8]
 800c600:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	681a      	ldr	r2, [r3, #0]
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	330c      	adds	r3, #12
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	429a      	cmp	r2, r3
 800c60e:	d00a      	beq.n	800c626 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800c610:	68bb      	ldr	r3, [r7, #8]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d002      	beq.n	800c61c <netif_do_set_gw+0x26>
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	e000      	b.n	800c61e <netif_do_set_gw+0x28>
 800c61c:	2300      	movs	r3, #0
 800c61e:	68fa      	ldr	r2, [r7, #12]
 800c620:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800c622:	2301      	movs	r3, #1
 800c624:	e000      	b.n	800c628 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800c626:	2300      	movs	r3, #0
}
 800c628:	4618      	mov	r0, r3
 800c62a:	3714      	adds	r7, #20
 800c62c:	46bd      	mov	sp, r7
 800c62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c632:	4770      	bx	lr

0800c634 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b088      	sub	sp, #32
 800c638:	af00      	add	r7, sp, #0
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	60b9      	str	r1, [r7, #8]
 800c63e:	607a      	str	r2, [r7, #4]
 800c640:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800c642:	2300      	movs	r3, #0
 800c644:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800c646:	2300      	movs	r3, #0
 800c648:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d101      	bne.n	800c654 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800c650:	4b1c      	ldr	r3, [pc, #112]	@ (800c6c4 <netif_set_addr+0x90>)
 800c652:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d101      	bne.n	800c65e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800c65a:	4b1a      	ldr	r3, [pc, #104]	@ (800c6c4 <netif_set_addr+0x90>)
 800c65c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d101      	bne.n	800c668 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800c664:	4b17      	ldr	r3, [pc, #92]	@ (800c6c4 <netif_set_addr+0x90>)
 800c666:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d003      	beq.n	800c676 <netif_set_addr+0x42>
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d101      	bne.n	800c67a <netif_set_addr+0x46>
 800c676:	2301      	movs	r3, #1
 800c678:	e000      	b.n	800c67c <netif_set_addr+0x48>
 800c67a:	2300      	movs	r3, #0
 800c67c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800c67e:	697b      	ldr	r3, [r7, #20]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d006      	beq.n	800c692 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c684:	f107 0310 	add.w	r3, r7, #16
 800c688:	461a      	mov	r2, r3
 800c68a:	68b9      	ldr	r1, [r7, #8]
 800c68c:	68f8      	ldr	r0, [r7, #12]
 800c68e:	f7ff ff49 	bl	800c524 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800c692:	69fa      	ldr	r2, [r7, #28]
 800c694:	6879      	ldr	r1, [r7, #4]
 800c696:	68f8      	ldr	r0, [r7, #12]
 800c698:	f7ff ff8e 	bl	800c5b8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800c69c:	69ba      	ldr	r2, [r7, #24]
 800c69e:	6839      	ldr	r1, [r7, #0]
 800c6a0:	68f8      	ldr	r0, [r7, #12]
 800c6a2:	f7ff ffa8 	bl	800c5f6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d106      	bne.n	800c6ba <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c6ac:	f107 0310 	add.w	r3, r7, #16
 800c6b0:	461a      	mov	r2, r3
 800c6b2:	68b9      	ldr	r1, [r7, #8]
 800c6b4:	68f8      	ldr	r0, [r7, #12]
 800c6b6:	f7ff ff35 	bl	800c524 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800c6ba:	bf00      	nop
 800c6bc:	3720      	adds	r7, #32
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}
 800c6c2:	bf00      	nop
 800c6c4:	0801add0 	.word	0x0801add0

0800c6c8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800c6c8:	b480      	push	{r7}
 800c6ca:	b083      	sub	sp, #12
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800c6d0:	4a04      	ldr	r2, [pc, #16]	@ (800c6e4 <netif_set_default+0x1c>)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800c6d6:	bf00      	nop
 800c6d8:	370c      	adds	r7, #12
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e0:	4770      	bx	lr
 800c6e2:	bf00      	nop
 800c6e4:	20013a00 	.word	0x20013a00

0800c6e8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b082      	sub	sp, #8
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d107      	bne.n	800c706 <netif_set_up+0x1e>
 800c6f6:	4b0f      	ldr	r3, [pc, #60]	@ (800c734 <netif_set_up+0x4c>)
 800c6f8:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800c6fc:	490e      	ldr	r1, [pc, #56]	@ (800c738 <netif_set_up+0x50>)
 800c6fe:	480f      	ldr	r0, [pc, #60]	@ (800c73c <netif_set_up+0x54>)
 800c700:	f009 ffb2 	bl	8016668 <iprintf>
 800c704:	e013      	b.n	800c72e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c70c:	f003 0301 	and.w	r3, r3, #1
 800c710:	2b00      	cmp	r3, #0
 800c712:	d10c      	bne.n	800c72e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c71a:	f043 0301 	orr.w	r3, r3, #1
 800c71e:	b2da      	uxtb	r2, r3
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c726:	2103      	movs	r1, #3
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 f809 	bl	800c740 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800c72e:	3708      	adds	r7, #8
 800c730:	46bd      	mov	sp, r7
 800c732:	bd80      	pop	{r7, pc}
 800c734:	08018624 	.word	0x08018624
 800c738:	080187ac 	.word	0x080187ac
 800c73c:	08018674 	.word	0x08018674

0800c740 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	460b      	mov	r3, r1
 800c74a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d106      	bne.n	800c760 <netif_issue_reports+0x20>
 800c752:	4b18      	ldr	r3, [pc, #96]	@ (800c7b4 <netif_issue_reports+0x74>)
 800c754:	f240 326d 	movw	r2, #877	@ 0x36d
 800c758:	4917      	ldr	r1, [pc, #92]	@ (800c7b8 <netif_issue_reports+0x78>)
 800c75a:	4818      	ldr	r0, [pc, #96]	@ (800c7bc <netif_issue_reports+0x7c>)
 800c75c:	f009 ff84 	bl	8016668 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c766:	f003 0304 	and.w	r3, r3, #4
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d01e      	beq.n	800c7ac <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c774:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d017      	beq.n	800c7ac <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c77c:	78fb      	ldrb	r3, [r7, #3]
 800c77e:	f003 0301 	and.w	r3, r3, #1
 800c782:	2b00      	cmp	r3, #0
 800c784:	d013      	beq.n	800c7ae <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	3304      	adds	r3, #4
 800c78a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d00e      	beq.n	800c7ae <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c796:	f003 0308 	and.w	r3, r3, #8
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d007      	beq.n	800c7ae <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	3304      	adds	r3, #4
 800c7a2:	4619      	mov	r1, r3
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f008 f9a7 	bl	8014af8 <etharp_request>
 800c7aa:	e000      	b.n	800c7ae <netif_issue_reports+0x6e>
    return;
 800c7ac:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800c7ae:	3708      	adds	r7, #8
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	bd80      	pop	{r7, pc}
 800c7b4:	08018624 	.word	0x08018624
 800c7b8:	080187c8 	.word	0x080187c8
 800c7bc:	08018674 	.word	0x08018674

0800c7c0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d107      	bne.n	800c7de <netif_set_down+0x1e>
 800c7ce:	4b12      	ldr	r3, [pc, #72]	@ (800c818 <netif_set_down+0x58>)
 800c7d0:	f240 329b 	movw	r2, #923	@ 0x39b
 800c7d4:	4911      	ldr	r1, [pc, #68]	@ (800c81c <netif_set_down+0x5c>)
 800c7d6:	4812      	ldr	r0, [pc, #72]	@ (800c820 <netif_set_down+0x60>)
 800c7d8:	f009 ff46 	bl	8016668 <iprintf>
 800c7dc:	e019      	b.n	800c812 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c7e4:	f003 0301 	and.w	r3, r3, #1
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d012      	beq.n	800c812 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c7f2:	f023 0301 	bic.w	r3, r3, #1
 800c7f6:	b2da      	uxtb	r2, r3
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c804:	f003 0308 	and.w	r3, r3, #8
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d002      	beq.n	800c812 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800c80c:	6878      	ldr	r0, [r7, #4]
 800c80e:	f007 fd31 	bl	8014274 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800c812:	3708      	adds	r7, #8
 800c814:	46bd      	mov	sp, r7
 800c816:	bd80      	pop	{r7, pc}
 800c818:	08018624 	.word	0x08018624
 800c81c:	080187ec 	.word	0x080187ec
 800c820:	08018674 	.word	0x08018674

0800c824 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b082      	sub	sp, #8
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d107      	bne.n	800c842 <netif_set_link_up+0x1e>
 800c832:	4b13      	ldr	r3, [pc, #76]	@ (800c880 <netif_set_link_up+0x5c>)
 800c834:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800c838:	4912      	ldr	r1, [pc, #72]	@ (800c884 <netif_set_link_up+0x60>)
 800c83a:	4813      	ldr	r0, [pc, #76]	@ (800c888 <netif_set_link_up+0x64>)
 800c83c:	f009 ff14 	bl	8016668 <iprintf>
 800c840:	e01b      	b.n	800c87a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c848:	f003 0304 	and.w	r3, r3, #4
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d114      	bne.n	800c87a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c856:	f043 0304 	orr.w	r3, r3, #4
 800c85a:	b2da      	uxtb	r2, r3
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c862:	2103      	movs	r1, #3
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	f7ff ff6b 	bl	800c740 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	69db      	ldr	r3, [r3, #28]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d003      	beq.n	800c87a <netif_set_link_up+0x56>
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	69db      	ldr	r3, [r3, #28]
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c87a:	3708      	adds	r7, #8
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}
 800c880:	08018624 	.word	0x08018624
 800c884:	0801880c 	.word	0x0801880c
 800c888:	08018674 	.word	0x08018674

0800c88c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b082      	sub	sp, #8
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d107      	bne.n	800c8aa <netif_set_link_down+0x1e>
 800c89a:	4b11      	ldr	r3, [pc, #68]	@ (800c8e0 <netif_set_link_down+0x54>)
 800c89c:	f240 4206 	movw	r2, #1030	@ 0x406
 800c8a0:	4910      	ldr	r1, [pc, #64]	@ (800c8e4 <netif_set_link_down+0x58>)
 800c8a2:	4811      	ldr	r0, [pc, #68]	@ (800c8e8 <netif_set_link_down+0x5c>)
 800c8a4:	f009 fee0 	bl	8016668 <iprintf>
 800c8a8:	e017      	b.n	800c8da <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c8b0:	f003 0304 	and.w	r3, r3, #4
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d010      	beq.n	800c8da <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c8be:	f023 0304 	bic.w	r3, r3, #4
 800c8c2:	b2da      	uxtb	r2, r3
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	69db      	ldr	r3, [r3, #28]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d003      	beq.n	800c8da <netif_set_link_down+0x4e>
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	69db      	ldr	r3, [r3, #28]
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c8da:	3708      	adds	r7, #8
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}
 800c8e0:	08018624 	.word	0x08018624
 800c8e4:	08018830 	.word	0x08018830
 800c8e8:	08018674 	.word	0x08018674

0800c8ec <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b083      	sub	sp, #12
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
 800c8f4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d002      	beq.n	800c902 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	683a      	ldr	r2, [r7, #0]
 800c900:	61da      	str	r2, [r3, #28]
  }
}
 800c902:	bf00      	nop
 800c904:	370c      	adds	r7, #12
 800c906:	46bd      	mov	sp, r7
 800c908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90c:	4770      	bx	lr

0800c90e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c90e:	b480      	push	{r7}
 800c910:	b085      	sub	sp, #20
 800c912:	af00      	add	r7, sp, #0
 800c914:	60f8      	str	r0, [r7, #12]
 800c916:	60b9      	str	r1, [r7, #8]
 800c918:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c91a:	f06f 030b 	mvn.w	r3, #11
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3714      	adds	r7, #20
 800c922:	46bd      	mov	sp, r7
 800c924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c928:	4770      	bx	lr
	...

0800c92c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c92c:	b480      	push	{r7}
 800c92e:	b085      	sub	sp, #20
 800c930:	af00      	add	r7, sp, #0
 800c932:	4603      	mov	r3, r0
 800c934:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800c936:	79fb      	ldrb	r3, [r7, #7]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d013      	beq.n	800c964 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800c93c:	4b0d      	ldr	r3, [pc, #52]	@ (800c974 <netif_get_by_index+0x48>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	60fb      	str	r3, [r7, #12]
 800c942:	e00c      	b.n	800c95e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c94a:	3301      	adds	r3, #1
 800c94c:	b2db      	uxtb	r3, r3
 800c94e:	79fa      	ldrb	r2, [r7, #7]
 800c950:	429a      	cmp	r2, r3
 800c952:	d101      	bne.n	800c958 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	e006      	b.n	800c966 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	60fb      	str	r3, [r7, #12]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d1ef      	bne.n	800c944 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800c964:	2300      	movs	r3, #0
}
 800c966:	4618      	mov	r0, r3
 800c968:	3714      	adds	r7, #20
 800c96a:	46bd      	mov	sp, r7
 800c96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c970:	4770      	bx	lr
 800c972:	bf00      	nop
 800c974:	200139fc 	.word	0x200139fc

0800c978 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b082      	sub	sp, #8
 800c97c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c97e:	f009 fd55 	bl	801642c <sys_arch_protect>
 800c982:	6038      	str	r0, [r7, #0]
 800c984:	4b0d      	ldr	r3, [pc, #52]	@ (800c9bc <pbuf_free_ooseq+0x44>)
 800c986:	2200      	movs	r2, #0
 800c988:	701a      	strb	r2, [r3, #0]
 800c98a:	6838      	ldr	r0, [r7, #0]
 800c98c:	f009 fd5c 	bl	8016448 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c990:	4b0b      	ldr	r3, [pc, #44]	@ (800c9c0 <pbuf_free_ooseq+0x48>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	607b      	str	r3, [r7, #4]
 800c996:	e00a      	b.n	800c9ae <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d003      	beq.n	800c9a8 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c9a0:	6878      	ldr	r0, [r7, #4]
 800c9a2:	f002 fc13 	bl	800f1cc <tcp_free_ooseq>
      return;
 800c9a6:	e005      	b.n	800c9b4 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	68db      	ldr	r3, [r3, #12]
 800c9ac:	607b      	str	r3, [r7, #4]
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d1f1      	bne.n	800c998 <pbuf_free_ooseq+0x20>
    }
  }
}
 800c9b4:	3708      	adds	r7, #8
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	bf00      	nop
 800c9bc:	20013a05 	.word	0x20013a05
 800c9c0:	20013a14 	.word	0x20013a14

0800c9c4 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b082      	sub	sp, #8
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800c9cc:	f7ff ffd4 	bl	800c978 <pbuf_free_ooseq>
}
 800c9d0:	bf00      	nop
 800c9d2:	3708      	adds	r7, #8
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}

0800c9d8 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b082      	sub	sp, #8
 800c9dc:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800c9de:	f009 fd25 	bl	801642c <sys_arch_protect>
 800c9e2:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800c9e4:	4b0f      	ldr	r3, [pc, #60]	@ (800ca24 <pbuf_pool_is_empty+0x4c>)
 800c9e6:	781b      	ldrb	r3, [r3, #0]
 800c9e8:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800c9ea:	4b0e      	ldr	r3, [pc, #56]	@ (800ca24 <pbuf_pool_is_empty+0x4c>)
 800c9ec:	2201      	movs	r2, #1
 800c9ee:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f009 fd29 	bl	8016448 <sys_arch_unprotect>

  if (!queued) {
 800c9f6:	78fb      	ldrb	r3, [r7, #3]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d10f      	bne.n	800ca1c <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800c9fc:	2100      	movs	r1, #0
 800c9fe:	480a      	ldr	r0, [pc, #40]	@ (800ca28 <pbuf_pool_is_empty+0x50>)
 800ca00:	f7fe feaa 	bl	800b758 <tcpip_try_callback>
 800ca04:	4603      	mov	r3, r0
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d008      	beq.n	800ca1c <pbuf_pool_is_empty+0x44>
 800ca0a:	f009 fd0f 	bl	801642c <sys_arch_protect>
 800ca0e:	6078      	str	r0, [r7, #4]
 800ca10:	4b04      	ldr	r3, [pc, #16]	@ (800ca24 <pbuf_pool_is_empty+0x4c>)
 800ca12:	2200      	movs	r2, #0
 800ca14:	701a      	strb	r2, [r3, #0]
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f009 fd16 	bl	8016448 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800ca1c:	bf00      	nop
 800ca1e:	3708      	adds	r7, #8
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	20013a05 	.word	0x20013a05
 800ca28:	0800c9c5 	.word	0x0800c9c5

0800ca2c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b085      	sub	sp, #20
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	60f8      	str	r0, [r7, #12]
 800ca34:	60b9      	str	r1, [r7, #8]
 800ca36:	4611      	mov	r1, r2
 800ca38:	461a      	mov	r2, r3
 800ca3a:	460b      	mov	r3, r1
 800ca3c:	80fb      	strh	r3, [r7, #6]
 800ca3e:	4613      	mov	r3, r2
 800ca40:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	2200      	movs	r2, #0
 800ca46:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	68ba      	ldr	r2, [r7, #8]
 800ca4c:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	88fa      	ldrh	r2, [r7, #6]
 800ca52:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	88ba      	ldrh	r2, [r7, #4]
 800ca58:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800ca5a:	8b3b      	ldrh	r3, [r7, #24]
 800ca5c:	b2da      	uxtb	r2, r3
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	7f3a      	ldrb	r2, [r7, #28]
 800ca66:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	2200      	movs	r2, #0
 800ca72:	73da      	strb	r2, [r3, #15]
}
 800ca74:	bf00      	nop
 800ca76:	3714      	adds	r7, #20
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr

0800ca80 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b08c      	sub	sp, #48	@ 0x30
 800ca84:	af02      	add	r7, sp, #8
 800ca86:	4603      	mov	r3, r0
 800ca88:	71fb      	strb	r3, [r7, #7]
 800ca8a:	460b      	mov	r3, r1
 800ca8c:	80bb      	strh	r3, [r7, #4]
 800ca8e:	4613      	mov	r3, r2
 800ca90:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800ca92:	79fb      	ldrb	r3, [r7, #7]
 800ca94:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800ca96:	887b      	ldrh	r3, [r7, #2]
 800ca98:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800ca9c:	d07f      	beq.n	800cb9e <pbuf_alloc+0x11e>
 800ca9e:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800caa2:	f300 80c8 	bgt.w	800cc36 <pbuf_alloc+0x1b6>
 800caa6:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800caaa:	d010      	beq.n	800cace <pbuf_alloc+0x4e>
 800caac:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800cab0:	f300 80c1 	bgt.w	800cc36 <pbuf_alloc+0x1b6>
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d002      	beq.n	800cabe <pbuf_alloc+0x3e>
 800cab8:	2b41      	cmp	r3, #65	@ 0x41
 800caba:	f040 80bc 	bne.w	800cc36 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800cabe:	887a      	ldrh	r2, [r7, #2]
 800cac0:	88bb      	ldrh	r3, [r7, #4]
 800cac2:	4619      	mov	r1, r3
 800cac4:	2000      	movs	r0, #0
 800cac6:	f000 f8d1 	bl	800cc6c <pbuf_alloc_reference>
 800caca:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800cacc:	e0bd      	b.n	800cc4a <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800cace:	2300      	movs	r3, #0
 800cad0:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800cad2:	2300      	movs	r3, #0
 800cad4:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800cad6:	88bb      	ldrh	r3, [r7, #4]
 800cad8:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800cada:	200c      	movs	r0, #12
 800cadc:	f7ff fb9a 	bl	800c214 <memp_malloc>
 800cae0:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800cae2:	693b      	ldr	r3, [r7, #16]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d109      	bne.n	800cafc <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800cae8:	f7ff ff76 	bl	800c9d8 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800caec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d002      	beq.n	800caf8 <pbuf_alloc+0x78>
            pbuf_free(p);
 800caf2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800caf4:	f000 faa8 	bl	800d048 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800caf8:	2300      	movs	r3, #0
 800cafa:	e0a7      	b.n	800cc4c <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800cafc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cafe:	3303      	adds	r3, #3
 800cb00:	b29b      	uxth	r3, r3
 800cb02:	f023 0303 	bic.w	r3, r3, #3
 800cb06:	b29b      	uxth	r3, r3
 800cb08:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800cb0c:	b29b      	uxth	r3, r3
 800cb0e:	8b7a      	ldrh	r2, [r7, #26]
 800cb10:	4293      	cmp	r3, r2
 800cb12:	bf28      	it	cs
 800cb14:	4613      	movcs	r3, r2
 800cb16:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800cb18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb1a:	3310      	adds	r3, #16
 800cb1c:	693a      	ldr	r2, [r7, #16]
 800cb1e:	4413      	add	r3, r2
 800cb20:	3303      	adds	r3, #3
 800cb22:	f023 0303 	bic.w	r3, r3, #3
 800cb26:	4618      	mov	r0, r3
 800cb28:	89f9      	ldrh	r1, [r7, #14]
 800cb2a:	8b7a      	ldrh	r2, [r7, #26]
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	9301      	str	r3, [sp, #4]
 800cb30:	887b      	ldrh	r3, [r7, #2]
 800cb32:	9300      	str	r3, [sp, #0]
 800cb34:	460b      	mov	r3, r1
 800cb36:	4601      	mov	r1, r0
 800cb38:	6938      	ldr	r0, [r7, #16]
 800cb3a:	f7ff ff77 	bl	800ca2c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800cb3e:	693b      	ldr	r3, [r7, #16]
 800cb40:	685b      	ldr	r3, [r3, #4]
 800cb42:	f003 0303 	and.w	r3, r3, #3
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d006      	beq.n	800cb58 <pbuf_alloc+0xd8>
 800cb4a:	4b42      	ldr	r3, [pc, #264]	@ (800cc54 <pbuf_alloc+0x1d4>)
 800cb4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb50:	4941      	ldr	r1, [pc, #260]	@ (800cc58 <pbuf_alloc+0x1d8>)
 800cb52:	4842      	ldr	r0, [pc, #264]	@ (800cc5c <pbuf_alloc+0x1dc>)
 800cb54:	f009 fd88 	bl	8016668 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800cb58:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb5a:	3303      	adds	r3, #3
 800cb5c:	f023 0303 	bic.w	r3, r3, #3
 800cb60:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800cb64:	d106      	bne.n	800cb74 <pbuf_alloc+0xf4>
 800cb66:	4b3b      	ldr	r3, [pc, #236]	@ (800cc54 <pbuf_alloc+0x1d4>)
 800cb68:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800cb6c:	493c      	ldr	r1, [pc, #240]	@ (800cc60 <pbuf_alloc+0x1e0>)
 800cb6e:	483b      	ldr	r0, [pc, #236]	@ (800cc5c <pbuf_alloc+0x1dc>)
 800cb70:	f009 fd7a 	bl	8016668 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800cb74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d102      	bne.n	800cb80 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800cb7a:	693b      	ldr	r3, [r7, #16]
 800cb7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb7e:	e002      	b.n	800cb86 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800cb80:	69fb      	ldr	r3, [r7, #28]
 800cb82:	693a      	ldr	r2, [r7, #16]
 800cb84:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800cb86:	693b      	ldr	r3, [r7, #16]
 800cb88:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800cb8a:	8b7a      	ldrh	r2, [r7, #26]
 800cb8c:	89fb      	ldrh	r3, [r7, #14]
 800cb8e:	1ad3      	subs	r3, r2, r3
 800cb90:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800cb92:	2300      	movs	r3, #0
 800cb94:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800cb96:	8b7b      	ldrh	r3, [r7, #26]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d19e      	bne.n	800cada <pbuf_alloc+0x5a>
      break;
 800cb9c:	e055      	b.n	800cc4a <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800cb9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cba0:	3303      	adds	r3, #3
 800cba2:	b29b      	uxth	r3, r3
 800cba4:	f023 0303 	bic.w	r3, r3, #3
 800cba8:	b29a      	uxth	r2, r3
 800cbaa:	88bb      	ldrh	r3, [r7, #4]
 800cbac:	3303      	adds	r3, #3
 800cbae:	b29b      	uxth	r3, r3
 800cbb0:	f023 0303 	bic.w	r3, r3, #3
 800cbb4:	b29b      	uxth	r3, r3
 800cbb6:	4413      	add	r3, r2
 800cbb8:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800cbba:	8b3b      	ldrh	r3, [r7, #24]
 800cbbc:	3310      	adds	r3, #16
 800cbbe:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800cbc0:	8b3a      	ldrh	r2, [r7, #24]
 800cbc2:	88bb      	ldrh	r3, [r7, #4]
 800cbc4:	3303      	adds	r3, #3
 800cbc6:	f023 0303 	bic.w	r3, r3, #3
 800cbca:	429a      	cmp	r2, r3
 800cbcc:	d306      	bcc.n	800cbdc <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800cbce:	8afa      	ldrh	r2, [r7, #22]
 800cbd0:	88bb      	ldrh	r3, [r7, #4]
 800cbd2:	3303      	adds	r3, #3
 800cbd4:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800cbd8:	429a      	cmp	r2, r3
 800cbda:	d201      	bcs.n	800cbe0 <pbuf_alloc+0x160>
        return NULL;
 800cbdc:	2300      	movs	r3, #0
 800cbde:	e035      	b.n	800cc4c <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800cbe0:	8afb      	ldrh	r3, [r7, #22]
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	f7ff f972 	bl	800becc <mem_malloc>
 800cbe8:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800cbea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d101      	bne.n	800cbf4 <pbuf_alloc+0x174>
        return NULL;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	e02b      	b.n	800cc4c <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800cbf4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cbf6:	3310      	adds	r3, #16
 800cbf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbfa:	4413      	add	r3, r2
 800cbfc:	3303      	adds	r3, #3
 800cbfe:	f023 0303 	bic.w	r3, r3, #3
 800cc02:	4618      	mov	r0, r3
 800cc04:	88b9      	ldrh	r1, [r7, #4]
 800cc06:	88ba      	ldrh	r2, [r7, #4]
 800cc08:	2300      	movs	r3, #0
 800cc0a:	9301      	str	r3, [sp, #4]
 800cc0c:	887b      	ldrh	r3, [r7, #2]
 800cc0e:	9300      	str	r3, [sp, #0]
 800cc10:	460b      	mov	r3, r1
 800cc12:	4601      	mov	r1, r0
 800cc14:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cc16:	f7ff ff09 	bl	800ca2c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800cc1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc1c:	685b      	ldr	r3, [r3, #4]
 800cc1e:	f003 0303 	and.w	r3, r3, #3
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d010      	beq.n	800cc48 <pbuf_alloc+0x1c8>
 800cc26:	4b0b      	ldr	r3, [pc, #44]	@ (800cc54 <pbuf_alloc+0x1d4>)
 800cc28:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800cc2c:	490d      	ldr	r1, [pc, #52]	@ (800cc64 <pbuf_alloc+0x1e4>)
 800cc2e:	480b      	ldr	r0, [pc, #44]	@ (800cc5c <pbuf_alloc+0x1dc>)
 800cc30:	f009 fd1a 	bl	8016668 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800cc34:	e008      	b.n	800cc48 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800cc36:	4b07      	ldr	r3, [pc, #28]	@ (800cc54 <pbuf_alloc+0x1d4>)
 800cc38:	f240 1227 	movw	r2, #295	@ 0x127
 800cc3c:	490a      	ldr	r1, [pc, #40]	@ (800cc68 <pbuf_alloc+0x1e8>)
 800cc3e:	4807      	ldr	r0, [pc, #28]	@ (800cc5c <pbuf_alloc+0x1dc>)
 800cc40:	f009 fd12 	bl	8016668 <iprintf>
      return NULL;
 800cc44:	2300      	movs	r3, #0
 800cc46:	e001      	b.n	800cc4c <pbuf_alloc+0x1cc>
      break;
 800cc48:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800cc4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	3728      	adds	r7, #40	@ 0x28
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}
 800cc54:	08018854 	.word	0x08018854
 800cc58:	08018884 	.word	0x08018884
 800cc5c:	080188b4 	.word	0x080188b4
 800cc60:	080188dc 	.word	0x080188dc
 800cc64:	08018910 	.word	0x08018910
 800cc68:	0801893c 	.word	0x0801893c

0800cc6c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b086      	sub	sp, #24
 800cc70:	af02      	add	r7, sp, #8
 800cc72:	6078      	str	r0, [r7, #4]
 800cc74:	460b      	mov	r3, r1
 800cc76:	807b      	strh	r3, [r7, #2]
 800cc78:	4613      	mov	r3, r2
 800cc7a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800cc7c:	883b      	ldrh	r3, [r7, #0]
 800cc7e:	2b41      	cmp	r3, #65	@ 0x41
 800cc80:	d009      	beq.n	800cc96 <pbuf_alloc_reference+0x2a>
 800cc82:	883b      	ldrh	r3, [r7, #0]
 800cc84:	2b01      	cmp	r3, #1
 800cc86:	d006      	beq.n	800cc96 <pbuf_alloc_reference+0x2a>
 800cc88:	4b0f      	ldr	r3, [pc, #60]	@ (800ccc8 <pbuf_alloc_reference+0x5c>)
 800cc8a:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800cc8e:	490f      	ldr	r1, [pc, #60]	@ (800cccc <pbuf_alloc_reference+0x60>)
 800cc90:	480f      	ldr	r0, [pc, #60]	@ (800ccd0 <pbuf_alloc_reference+0x64>)
 800cc92:	f009 fce9 	bl	8016668 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800cc96:	200b      	movs	r0, #11
 800cc98:	f7ff fabc 	bl	800c214 <memp_malloc>
 800cc9c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d101      	bne.n	800cca8 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800cca4:	2300      	movs	r3, #0
 800cca6:	e00b      	b.n	800ccc0 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800cca8:	8879      	ldrh	r1, [r7, #2]
 800ccaa:	887a      	ldrh	r2, [r7, #2]
 800ccac:	2300      	movs	r3, #0
 800ccae:	9301      	str	r3, [sp, #4]
 800ccb0:	883b      	ldrh	r3, [r7, #0]
 800ccb2:	9300      	str	r3, [sp, #0]
 800ccb4:	460b      	mov	r3, r1
 800ccb6:	6879      	ldr	r1, [r7, #4]
 800ccb8:	68f8      	ldr	r0, [r7, #12]
 800ccba:	f7ff feb7 	bl	800ca2c <pbuf_init_alloced_pbuf>
  return p;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3710      	adds	r7, #16
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}
 800ccc8:	08018854 	.word	0x08018854
 800cccc:	08018958 	.word	0x08018958
 800ccd0:	080188b4 	.word	0x080188b4

0800ccd4 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b088      	sub	sp, #32
 800ccd8:	af02      	add	r7, sp, #8
 800ccda:	607b      	str	r3, [r7, #4]
 800ccdc:	4603      	mov	r3, r0
 800ccde:	73fb      	strb	r3, [r7, #15]
 800cce0:	460b      	mov	r3, r1
 800cce2:	81bb      	strh	r3, [r7, #12]
 800cce4:	4613      	mov	r3, r2
 800cce6:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800cce8:	7bfb      	ldrb	r3, [r7, #15]
 800ccea:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800ccec:	8a7b      	ldrh	r3, [r7, #18]
 800ccee:	3303      	adds	r3, #3
 800ccf0:	f023 0203 	bic.w	r2, r3, #3
 800ccf4:	89bb      	ldrh	r3, [r7, #12]
 800ccf6:	441a      	add	r2, r3
 800ccf8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ccfa:	429a      	cmp	r2, r3
 800ccfc:	d901      	bls.n	800cd02 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	e018      	b.n	800cd34 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800cd02:	6a3b      	ldr	r3, [r7, #32]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d007      	beq.n	800cd18 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800cd08:	8a7b      	ldrh	r3, [r7, #18]
 800cd0a:	3303      	adds	r3, #3
 800cd0c:	f023 0303 	bic.w	r3, r3, #3
 800cd10:	6a3a      	ldr	r2, [r7, #32]
 800cd12:	4413      	add	r3, r2
 800cd14:	617b      	str	r3, [r7, #20]
 800cd16:	e001      	b.n	800cd1c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	89b9      	ldrh	r1, [r7, #12]
 800cd20:	89ba      	ldrh	r2, [r7, #12]
 800cd22:	2302      	movs	r3, #2
 800cd24:	9301      	str	r3, [sp, #4]
 800cd26:	897b      	ldrh	r3, [r7, #10]
 800cd28:	9300      	str	r3, [sp, #0]
 800cd2a:	460b      	mov	r3, r1
 800cd2c:	6979      	ldr	r1, [r7, #20]
 800cd2e:	f7ff fe7d 	bl	800ca2c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800cd32:	687b      	ldr	r3, [r7, #4]
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3718      	adds	r7, #24
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b084      	sub	sp, #16
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
 800cd44:	460b      	mov	r3, r1
 800cd46:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d106      	bne.n	800cd5c <pbuf_realloc+0x20>
 800cd4e:	4b3a      	ldr	r3, [pc, #232]	@ (800ce38 <pbuf_realloc+0xfc>)
 800cd50:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800cd54:	4939      	ldr	r1, [pc, #228]	@ (800ce3c <pbuf_realloc+0x100>)
 800cd56:	483a      	ldr	r0, [pc, #232]	@ (800ce40 <pbuf_realloc+0x104>)
 800cd58:	f009 fc86 	bl	8016668 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	891b      	ldrh	r3, [r3, #8]
 800cd60:	887a      	ldrh	r2, [r7, #2]
 800cd62:	429a      	cmp	r2, r3
 800cd64:	d263      	bcs.n	800ce2e <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	891a      	ldrh	r2, [r3, #8]
 800cd6a:	887b      	ldrh	r3, [r7, #2]
 800cd6c:	1ad3      	subs	r3, r2, r3
 800cd6e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800cd70:	887b      	ldrh	r3, [r7, #2]
 800cd72:	817b      	strh	r3, [r7, #10]
  q = p;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800cd78:	e018      	b.n	800cdac <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	895b      	ldrh	r3, [r3, #10]
 800cd7e:	897a      	ldrh	r2, [r7, #10]
 800cd80:	1ad3      	subs	r3, r2, r3
 800cd82:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	891a      	ldrh	r2, [r3, #8]
 800cd88:	893b      	ldrh	r3, [r7, #8]
 800cd8a:	1ad3      	subs	r3, r2, r3
 800cd8c:	b29a      	uxth	r2, r3
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d106      	bne.n	800cdac <pbuf_realloc+0x70>
 800cd9e:	4b26      	ldr	r3, [pc, #152]	@ (800ce38 <pbuf_realloc+0xfc>)
 800cda0:	f240 12af 	movw	r2, #431	@ 0x1af
 800cda4:	4927      	ldr	r1, [pc, #156]	@ (800ce44 <pbuf_realloc+0x108>)
 800cda6:	4826      	ldr	r0, [pc, #152]	@ (800ce40 <pbuf_realloc+0x104>)
 800cda8:	f009 fc5e 	bl	8016668 <iprintf>
  while (rem_len > q->len) {
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	895b      	ldrh	r3, [r3, #10]
 800cdb0:	897a      	ldrh	r2, [r7, #10]
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	d8e1      	bhi.n	800cd7a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	7b1b      	ldrb	r3, [r3, #12]
 800cdba:	f003 030f 	and.w	r3, r3, #15
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d121      	bne.n	800ce06 <pbuf_realloc+0xca>
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	895b      	ldrh	r3, [r3, #10]
 800cdc6:	897a      	ldrh	r2, [r7, #10]
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	d01c      	beq.n	800ce06 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	7b5b      	ldrb	r3, [r3, #13]
 800cdd0:	f003 0302 	and.w	r3, r3, #2
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d116      	bne.n	800ce06 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	685a      	ldr	r2, [r3, #4]
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	1ad3      	subs	r3, r2, r3
 800cde0:	b29a      	uxth	r2, r3
 800cde2:	897b      	ldrh	r3, [r7, #10]
 800cde4:	4413      	add	r3, r2
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	4619      	mov	r1, r3
 800cdea:	68f8      	ldr	r0, [r7, #12]
 800cdec:	f7fe ff64 	bl	800bcb8 <mem_trim>
 800cdf0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d106      	bne.n	800ce06 <pbuf_realloc+0xca>
 800cdf8:	4b0f      	ldr	r3, [pc, #60]	@ (800ce38 <pbuf_realloc+0xfc>)
 800cdfa:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800cdfe:	4912      	ldr	r1, [pc, #72]	@ (800ce48 <pbuf_realloc+0x10c>)
 800ce00:	480f      	ldr	r0, [pc, #60]	@ (800ce40 <pbuf_realloc+0x104>)
 800ce02:	f009 fc31 	bl	8016668 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	897a      	ldrh	r2, [r7, #10]
 800ce0a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	895a      	ldrh	r2, [r3, #10]
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d004      	beq.n	800ce26 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	4618      	mov	r0, r3
 800ce22:	f000 f911 	bl	800d048 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	2200      	movs	r2, #0
 800ce2a:	601a      	str	r2, [r3, #0]
 800ce2c:	e000      	b.n	800ce30 <pbuf_realloc+0xf4>
    return;
 800ce2e:	bf00      	nop

}
 800ce30:	3710      	adds	r7, #16
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}
 800ce36:	bf00      	nop
 800ce38:	08018854 	.word	0x08018854
 800ce3c:	0801896c 	.word	0x0801896c
 800ce40:	080188b4 	.word	0x080188b4
 800ce44:	08018984 	.word	0x08018984
 800ce48:	0801899c 	.word	0x0801899c

0800ce4c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b086      	sub	sp, #24
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	60f8      	str	r0, [r7, #12]
 800ce54:	60b9      	str	r1, [r7, #8]
 800ce56:	4613      	mov	r3, r2
 800ce58:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d106      	bne.n	800ce6e <pbuf_add_header_impl+0x22>
 800ce60:	4b2b      	ldr	r3, [pc, #172]	@ (800cf10 <pbuf_add_header_impl+0xc4>)
 800ce62:	f240 12df 	movw	r2, #479	@ 0x1df
 800ce66:	492b      	ldr	r1, [pc, #172]	@ (800cf14 <pbuf_add_header_impl+0xc8>)
 800ce68:	482b      	ldr	r0, [pc, #172]	@ (800cf18 <pbuf_add_header_impl+0xcc>)
 800ce6a:	f009 fbfd 	bl	8016668 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d003      	beq.n	800ce7c <pbuf_add_header_impl+0x30>
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce7a:	d301      	bcc.n	800ce80 <pbuf_add_header_impl+0x34>
    return 1;
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	e043      	b.n	800cf08 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800ce80:	68bb      	ldr	r3, [r7, #8]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d101      	bne.n	800ce8a <pbuf_add_header_impl+0x3e>
    return 0;
 800ce86:	2300      	movs	r3, #0
 800ce88:	e03e      	b.n	800cf08 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	891a      	ldrh	r2, [r3, #8]
 800ce92:	8a7b      	ldrh	r3, [r7, #18]
 800ce94:	4413      	add	r3, r2
 800ce96:	b29b      	uxth	r3, r3
 800ce98:	8a7a      	ldrh	r2, [r7, #18]
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d901      	bls.n	800cea2 <pbuf_add_header_impl+0x56>
    return 1;
 800ce9e:	2301      	movs	r3, #1
 800cea0:	e032      	b.n	800cf08 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	7b1b      	ldrb	r3, [r3, #12]
 800cea6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800cea8:	8a3b      	ldrh	r3, [r7, #16]
 800ceaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d00c      	beq.n	800cecc <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	685a      	ldr	r2, [r3, #4]
 800ceb6:	68bb      	ldr	r3, [r7, #8]
 800ceb8:	425b      	negs	r3, r3
 800ceba:	4413      	add	r3, r2
 800cebc:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	3310      	adds	r3, #16
 800cec2:	697a      	ldr	r2, [r7, #20]
 800cec4:	429a      	cmp	r2, r3
 800cec6:	d20d      	bcs.n	800cee4 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800cec8:	2301      	movs	r3, #1
 800ceca:	e01d      	b.n	800cf08 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800cecc:	79fb      	ldrb	r3, [r7, #7]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d006      	beq.n	800cee0 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	685a      	ldr	r2, [r3, #4]
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	425b      	negs	r3, r3
 800ceda:	4413      	add	r3, r2
 800cedc:	617b      	str	r3, [r7, #20]
 800cede:	e001      	b.n	800cee4 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800cee0:	2301      	movs	r3, #1
 800cee2:	e011      	b.n	800cf08 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	697a      	ldr	r2, [r7, #20]
 800cee8:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	895a      	ldrh	r2, [r3, #10]
 800ceee:	8a7b      	ldrh	r3, [r7, #18]
 800cef0:	4413      	add	r3, r2
 800cef2:	b29a      	uxth	r2, r3
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	891a      	ldrh	r2, [r3, #8]
 800cefc:	8a7b      	ldrh	r3, [r7, #18]
 800cefe:	4413      	add	r3, r2
 800cf00:	b29a      	uxth	r2, r3
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	811a      	strh	r2, [r3, #8]


  return 0;
 800cf06:	2300      	movs	r3, #0
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3718      	adds	r7, #24
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}
 800cf10:	08018854 	.word	0x08018854
 800cf14:	080189b8 	.word	0x080189b8
 800cf18:	080188b4 	.word	0x080188b4

0800cf1c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b082      	sub	sp, #8
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
 800cf24:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800cf26:	2200      	movs	r2, #0
 800cf28:	6839      	ldr	r1, [r7, #0]
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f7ff ff8e 	bl	800ce4c <pbuf_add_header_impl>
 800cf30:	4603      	mov	r3, r0
}
 800cf32:	4618      	mov	r0, r3
 800cf34:	3708      	adds	r7, #8
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
	...

0800cf3c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d106      	bne.n	800cf5a <pbuf_remove_header+0x1e>
 800cf4c:	4b20      	ldr	r3, [pc, #128]	@ (800cfd0 <pbuf_remove_header+0x94>)
 800cf4e:	f240 224b 	movw	r2, #587	@ 0x24b
 800cf52:	4920      	ldr	r1, [pc, #128]	@ (800cfd4 <pbuf_remove_header+0x98>)
 800cf54:	4820      	ldr	r0, [pc, #128]	@ (800cfd8 <pbuf_remove_header+0x9c>)
 800cf56:	f009 fb87 	bl	8016668 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d003      	beq.n	800cf68 <pbuf_remove_header+0x2c>
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf66:	d301      	bcc.n	800cf6c <pbuf_remove_header+0x30>
    return 1;
 800cf68:	2301      	movs	r3, #1
 800cf6a:	e02c      	b.n	800cfc6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800cf6c:	683b      	ldr	r3, [r7, #0]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d101      	bne.n	800cf76 <pbuf_remove_header+0x3a>
    return 0;
 800cf72:	2300      	movs	r3, #0
 800cf74:	e027      	b.n	800cfc6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	895b      	ldrh	r3, [r3, #10]
 800cf7e:	89fa      	ldrh	r2, [r7, #14]
 800cf80:	429a      	cmp	r2, r3
 800cf82:	d908      	bls.n	800cf96 <pbuf_remove_header+0x5a>
 800cf84:	4b12      	ldr	r3, [pc, #72]	@ (800cfd0 <pbuf_remove_header+0x94>)
 800cf86:	f240 2255 	movw	r2, #597	@ 0x255
 800cf8a:	4914      	ldr	r1, [pc, #80]	@ (800cfdc <pbuf_remove_header+0xa0>)
 800cf8c:	4812      	ldr	r0, [pc, #72]	@ (800cfd8 <pbuf_remove_header+0x9c>)
 800cf8e:	f009 fb6b 	bl	8016668 <iprintf>
 800cf92:	2301      	movs	r3, #1
 800cf94:	e017      	b.n	800cfc6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	685b      	ldr	r3, [r3, #4]
 800cf9a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	685a      	ldr	r2, [r3, #4]
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	441a      	add	r2, r3
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	895a      	ldrh	r2, [r3, #10]
 800cfac:	89fb      	ldrh	r3, [r7, #14]
 800cfae:	1ad3      	subs	r3, r2, r3
 800cfb0:	b29a      	uxth	r2, r3
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	891a      	ldrh	r2, [r3, #8]
 800cfba:	89fb      	ldrh	r3, [r7, #14]
 800cfbc:	1ad3      	subs	r3, r2, r3
 800cfbe:	b29a      	uxth	r2, r3
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800cfc4:	2300      	movs	r3, #0
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3710      	adds	r7, #16
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}
 800cfce:	bf00      	nop
 800cfd0:	08018854 	.word	0x08018854
 800cfd4:	080189b8 	.word	0x080189b8
 800cfd8:	080188b4 	.word	0x080188b4
 800cfdc:	080189c4 	.word	0x080189c4

0800cfe0 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b082      	sub	sp, #8
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
 800cfe8:	460b      	mov	r3, r1
 800cfea:	807b      	strh	r3, [r7, #2]
 800cfec:	4613      	mov	r3, r2
 800cfee:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800cff0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	da08      	bge.n	800d00a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800cff8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cffc:	425b      	negs	r3, r3
 800cffe:	4619      	mov	r1, r3
 800d000:	6878      	ldr	r0, [r7, #4]
 800d002:	f7ff ff9b 	bl	800cf3c <pbuf_remove_header>
 800d006:	4603      	mov	r3, r0
 800d008:	e007      	b.n	800d01a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800d00a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d00e:	787a      	ldrb	r2, [r7, #1]
 800d010:	4619      	mov	r1, r3
 800d012:	6878      	ldr	r0, [r7, #4]
 800d014:	f7ff ff1a 	bl	800ce4c <pbuf_add_header_impl>
 800d018:	4603      	mov	r3, r0
  }
}
 800d01a:	4618      	mov	r0, r3
 800d01c:	3708      	adds	r7, #8
 800d01e:	46bd      	mov	sp, r7
 800d020:	bd80      	pop	{r7, pc}

0800d022 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d022:	b580      	push	{r7, lr}
 800d024:	b082      	sub	sp, #8
 800d026:	af00      	add	r7, sp, #0
 800d028:	6078      	str	r0, [r7, #4]
 800d02a:	460b      	mov	r3, r1
 800d02c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800d02e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d032:	2201      	movs	r2, #1
 800d034:	4619      	mov	r1, r3
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f7ff ffd2 	bl	800cfe0 <pbuf_header_impl>
 800d03c:	4603      	mov	r3, r0
}
 800d03e:	4618      	mov	r0, r3
 800d040:	3708      	adds	r7, #8
 800d042:	46bd      	mov	sp, r7
 800d044:	bd80      	pop	{r7, pc}
	...

0800d048 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b088      	sub	sp, #32
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d10b      	bne.n	800d06e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d106      	bne.n	800d06a <pbuf_free+0x22>
 800d05c:	4b3b      	ldr	r3, [pc, #236]	@ (800d14c <pbuf_free+0x104>)
 800d05e:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800d062:	493b      	ldr	r1, [pc, #236]	@ (800d150 <pbuf_free+0x108>)
 800d064:	483b      	ldr	r0, [pc, #236]	@ (800d154 <pbuf_free+0x10c>)
 800d066:	f009 faff 	bl	8016668 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d06a:	2300      	movs	r3, #0
 800d06c:	e069      	b.n	800d142 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800d06e:	2300      	movs	r3, #0
 800d070:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d072:	e062      	b.n	800d13a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800d074:	f009 f9da 	bl	801642c <sys_arch_protect>
 800d078:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	7b9b      	ldrb	r3, [r3, #14]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d106      	bne.n	800d090 <pbuf_free+0x48>
 800d082:	4b32      	ldr	r3, [pc, #200]	@ (800d14c <pbuf_free+0x104>)
 800d084:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800d088:	4933      	ldr	r1, [pc, #204]	@ (800d158 <pbuf_free+0x110>)
 800d08a:	4832      	ldr	r0, [pc, #200]	@ (800d154 <pbuf_free+0x10c>)
 800d08c:	f009 faec 	bl	8016668 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	7b9b      	ldrb	r3, [r3, #14]
 800d094:	3b01      	subs	r3, #1
 800d096:	b2da      	uxtb	r2, r3
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	739a      	strb	r2, [r3, #14]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	7b9b      	ldrb	r3, [r3, #14]
 800d0a0:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800d0a2:	69b8      	ldr	r0, [r7, #24]
 800d0a4:	f009 f9d0 	bl	8016448 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d0a8:	7dfb      	ldrb	r3, [r7, #23]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d143      	bne.n	800d136 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	7b1b      	ldrb	r3, [r3, #12]
 800d0b8:	f003 030f 	and.w	r3, r3, #15
 800d0bc:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	7b5b      	ldrb	r3, [r3, #13]
 800d0c2:	f003 0302 	and.w	r3, r3, #2
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d011      	beq.n	800d0ee <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	691b      	ldr	r3, [r3, #16]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d106      	bne.n	800d0e4 <pbuf_free+0x9c>
 800d0d6:	4b1d      	ldr	r3, [pc, #116]	@ (800d14c <pbuf_free+0x104>)
 800d0d8:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800d0dc:	491f      	ldr	r1, [pc, #124]	@ (800d15c <pbuf_free+0x114>)
 800d0de:	481d      	ldr	r0, [pc, #116]	@ (800d154 <pbuf_free+0x10c>)
 800d0e0:	f009 fac2 	bl	8016668 <iprintf>
        pc->custom_free_function(p);
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	691b      	ldr	r3, [r3, #16]
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	4798      	blx	r3
 800d0ec:	e01d      	b.n	800d12a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800d0ee:	7bfb      	ldrb	r3, [r7, #15]
 800d0f0:	2b02      	cmp	r3, #2
 800d0f2:	d104      	bne.n	800d0fe <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800d0f4:	6879      	ldr	r1, [r7, #4]
 800d0f6:	200c      	movs	r0, #12
 800d0f8:	f7ff f902 	bl	800c300 <memp_free>
 800d0fc:	e015      	b.n	800d12a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800d0fe:	7bfb      	ldrb	r3, [r7, #15]
 800d100:	2b01      	cmp	r3, #1
 800d102:	d104      	bne.n	800d10e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800d104:	6879      	ldr	r1, [r7, #4]
 800d106:	200b      	movs	r0, #11
 800d108:	f7ff f8fa 	bl	800c300 <memp_free>
 800d10c:	e00d      	b.n	800d12a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800d10e:	7bfb      	ldrb	r3, [r7, #15]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d103      	bne.n	800d11c <pbuf_free+0xd4>
          mem_free(p);
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f7fe fd3f 	bl	800bb98 <mem_free>
 800d11a:	e006      	b.n	800d12a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800d11c:	4b0b      	ldr	r3, [pc, #44]	@ (800d14c <pbuf_free+0x104>)
 800d11e:	f240 320f 	movw	r2, #783	@ 0x30f
 800d122:	490f      	ldr	r1, [pc, #60]	@ (800d160 <pbuf_free+0x118>)
 800d124:	480b      	ldr	r0, [pc, #44]	@ (800d154 <pbuf_free+0x10c>)
 800d126:	f009 fa9f 	bl	8016668 <iprintf>
        }
      }
      count++;
 800d12a:	7ffb      	ldrb	r3, [r7, #31]
 800d12c:	3301      	adds	r3, #1
 800d12e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800d130:	693b      	ldr	r3, [r7, #16]
 800d132:	607b      	str	r3, [r7, #4]
 800d134:	e001      	b.n	800d13a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800d136:	2300      	movs	r3, #0
 800d138:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d199      	bne.n	800d074 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800d140:	7ffb      	ldrb	r3, [r7, #31]
}
 800d142:	4618      	mov	r0, r3
 800d144:	3720      	adds	r7, #32
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}
 800d14a:	bf00      	nop
 800d14c:	08018854 	.word	0x08018854
 800d150:	080189b8 	.word	0x080189b8
 800d154:	080188b4 	.word	0x080188b4
 800d158:	080189e4 	.word	0x080189e4
 800d15c:	080189fc 	.word	0x080189fc
 800d160:	08018a20 	.word	0x08018a20

0800d164 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800d164:	b480      	push	{r7}
 800d166:	b085      	sub	sp, #20
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800d16c:	2300      	movs	r3, #0
 800d16e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800d170:	e005      	b.n	800d17e <pbuf_clen+0x1a>
    ++len;
 800d172:	89fb      	ldrh	r3, [r7, #14]
 800d174:	3301      	adds	r3, #1
 800d176:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d1f6      	bne.n	800d172 <pbuf_clen+0xe>
  }
  return len;
 800d184:	89fb      	ldrh	r3, [r7, #14]
}
 800d186:	4618      	mov	r0, r3
 800d188:	3714      	adds	r7, #20
 800d18a:	46bd      	mov	sp, r7
 800d18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d190:	4770      	bx	lr
	...

0800d194 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800d194:	b580      	push	{r7, lr}
 800d196:	b084      	sub	sp, #16
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d016      	beq.n	800d1d0 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800d1a2:	f009 f943 	bl	801642c <sys_arch_protect>
 800d1a6:	60f8      	str	r0, [r7, #12]
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	7b9b      	ldrb	r3, [r3, #14]
 800d1ac:	3301      	adds	r3, #1
 800d1ae:	b2da      	uxtb	r2, r3
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	739a      	strb	r2, [r3, #14]
 800d1b4:	68f8      	ldr	r0, [r7, #12]
 800d1b6:	f009 f947 	bl	8016448 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	7b9b      	ldrb	r3, [r3, #14]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d106      	bne.n	800d1d0 <pbuf_ref+0x3c>
 800d1c2:	4b05      	ldr	r3, [pc, #20]	@ (800d1d8 <pbuf_ref+0x44>)
 800d1c4:	f240 3242 	movw	r2, #834	@ 0x342
 800d1c8:	4904      	ldr	r1, [pc, #16]	@ (800d1dc <pbuf_ref+0x48>)
 800d1ca:	4805      	ldr	r0, [pc, #20]	@ (800d1e0 <pbuf_ref+0x4c>)
 800d1cc:	f009 fa4c 	bl	8016668 <iprintf>
  }
}
 800d1d0:	bf00      	nop
 800d1d2:	3710      	adds	r7, #16
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}
 800d1d8:	08018854 	.word	0x08018854
 800d1dc:	08018a34 	.word	0x08018a34
 800d1e0:	080188b4 	.word	0x080188b4

0800d1e4 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d002      	beq.n	800d1fa <pbuf_cat+0x16>
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d107      	bne.n	800d20a <pbuf_cat+0x26>
 800d1fa:	4b20      	ldr	r3, [pc, #128]	@ (800d27c <pbuf_cat+0x98>)
 800d1fc:	f240 3259 	movw	r2, #857	@ 0x359
 800d200:	491f      	ldr	r1, [pc, #124]	@ (800d280 <pbuf_cat+0x9c>)
 800d202:	4820      	ldr	r0, [pc, #128]	@ (800d284 <pbuf_cat+0xa0>)
 800d204:	f009 fa30 	bl	8016668 <iprintf>
 800d208:	e034      	b.n	800d274 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	60fb      	str	r3, [r7, #12]
 800d20e:	e00a      	b.n	800d226 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	891a      	ldrh	r2, [r3, #8]
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	891b      	ldrh	r3, [r3, #8]
 800d218:	4413      	add	r3, r2
 800d21a:	b29a      	uxth	r2, r3
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	60fb      	str	r3, [r7, #12]
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d1f0      	bne.n	800d210 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	891a      	ldrh	r2, [r3, #8]
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	895b      	ldrh	r3, [r3, #10]
 800d236:	429a      	cmp	r2, r3
 800d238:	d006      	beq.n	800d248 <pbuf_cat+0x64>
 800d23a:	4b10      	ldr	r3, [pc, #64]	@ (800d27c <pbuf_cat+0x98>)
 800d23c:	f240 3262 	movw	r2, #866	@ 0x362
 800d240:	4911      	ldr	r1, [pc, #68]	@ (800d288 <pbuf_cat+0xa4>)
 800d242:	4810      	ldr	r0, [pc, #64]	@ (800d284 <pbuf_cat+0xa0>)
 800d244:	f009 fa10 	bl	8016668 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d006      	beq.n	800d25e <pbuf_cat+0x7a>
 800d250:	4b0a      	ldr	r3, [pc, #40]	@ (800d27c <pbuf_cat+0x98>)
 800d252:	f240 3263 	movw	r2, #867	@ 0x363
 800d256:	490d      	ldr	r1, [pc, #52]	@ (800d28c <pbuf_cat+0xa8>)
 800d258:	480a      	ldr	r0, [pc, #40]	@ (800d284 <pbuf_cat+0xa0>)
 800d25a:	f009 fa05 	bl	8016668 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	891a      	ldrh	r2, [r3, #8]
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	891b      	ldrh	r3, [r3, #8]
 800d266:	4413      	add	r3, r2
 800d268:	b29a      	uxth	r2, r3
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	683a      	ldr	r2, [r7, #0]
 800d272:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800d274:	3710      	adds	r7, #16
 800d276:	46bd      	mov	sp, r7
 800d278:	bd80      	pop	{r7, pc}
 800d27a:	bf00      	nop
 800d27c:	08018854 	.word	0x08018854
 800d280:	08018a48 	.word	0x08018a48
 800d284:	080188b4 	.word	0x080188b4
 800d288:	08018a80 	.word	0x08018a80
 800d28c:	08018ab0 	.word	0x08018ab0

0800d290 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b086      	sub	sp, #24
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
 800d298:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800d29a:	2300      	movs	r3, #0
 800d29c:	617b      	str	r3, [r7, #20]
 800d29e:	2300      	movs	r3, #0
 800d2a0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d008      	beq.n	800d2ba <pbuf_copy+0x2a>
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d005      	beq.n	800d2ba <pbuf_copy+0x2a>
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	891a      	ldrh	r2, [r3, #8]
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	891b      	ldrh	r3, [r3, #8]
 800d2b6:	429a      	cmp	r2, r3
 800d2b8:	d209      	bcs.n	800d2ce <pbuf_copy+0x3e>
 800d2ba:	4b57      	ldr	r3, [pc, #348]	@ (800d418 <pbuf_copy+0x188>)
 800d2bc:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800d2c0:	4956      	ldr	r1, [pc, #344]	@ (800d41c <pbuf_copy+0x18c>)
 800d2c2:	4857      	ldr	r0, [pc, #348]	@ (800d420 <pbuf_copy+0x190>)
 800d2c4:	f009 f9d0 	bl	8016668 <iprintf>
 800d2c8:	f06f 030f 	mvn.w	r3, #15
 800d2cc:	e09f      	b.n	800d40e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	895b      	ldrh	r3, [r3, #10]
 800d2d2:	461a      	mov	r2, r3
 800d2d4:	697b      	ldr	r3, [r7, #20]
 800d2d6:	1ad2      	subs	r2, r2, r3
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	895b      	ldrh	r3, [r3, #10]
 800d2dc:	4619      	mov	r1, r3
 800d2de:	693b      	ldr	r3, [r7, #16]
 800d2e0:	1acb      	subs	r3, r1, r3
 800d2e2:	429a      	cmp	r2, r3
 800d2e4:	d306      	bcc.n	800d2f4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	895b      	ldrh	r3, [r3, #10]
 800d2ea:	461a      	mov	r2, r3
 800d2ec:	693b      	ldr	r3, [r7, #16]
 800d2ee:	1ad3      	subs	r3, r2, r3
 800d2f0:	60fb      	str	r3, [r7, #12]
 800d2f2:	e005      	b.n	800d300 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	895b      	ldrh	r3, [r3, #10]
 800d2f8:	461a      	mov	r2, r3
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	1ad3      	subs	r3, r2, r3
 800d2fe:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	685a      	ldr	r2, [r3, #4]
 800d304:	697b      	ldr	r3, [r7, #20]
 800d306:	18d0      	adds	r0, r2, r3
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	685a      	ldr	r2, [r3, #4]
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	4413      	add	r3, r2
 800d310:	68fa      	ldr	r2, [r7, #12]
 800d312:	4619      	mov	r1, r3
 800d314:	f009 fc29 	bl	8016b6a <memcpy>
    offset_to += len;
 800d318:	697a      	ldr	r2, [r7, #20]
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	4413      	add	r3, r2
 800d31e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800d320:	693a      	ldr	r2, [r7, #16]
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	4413      	add	r3, r2
 800d326:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	895b      	ldrh	r3, [r3, #10]
 800d32c:	461a      	mov	r2, r3
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	4293      	cmp	r3, r2
 800d332:	d906      	bls.n	800d342 <pbuf_copy+0xb2>
 800d334:	4b38      	ldr	r3, [pc, #224]	@ (800d418 <pbuf_copy+0x188>)
 800d336:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800d33a:	493a      	ldr	r1, [pc, #232]	@ (800d424 <pbuf_copy+0x194>)
 800d33c:	4838      	ldr	r0, [pc, #224]	@ (800d420 <pbuf_copy+0x190>)
 800d33e:	f009 f993 	bl	8016668 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	895b      	ldrh	r3, [r3, #10]
 800d346:	461a      	mov	r2, r3
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d906      	bls.n	800d35c <pbuf_copy+0xcc>
 800d34e:	4b32      	ldr	r3, [pc, #200]	@ (800d418 <pbuf_copy+0x188>)
 800d350:	f240 32da 	movw	r2, #986	@ 0x3da
 800d354:	4934      	ldr	r1, [pc, #208]	@ (800d428 <pbuf_copy+0x198>)
 800d356:	4832      	ldr	r0, [pc, #200]	@ (800d420 <pbuf_copy+0x190>)
 800d358:	f009 f986 	bl	8016668 <iprintf>
    if (offset_from >= p_from->len) {
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	895b      	ldrh	r3, [r3, #10]
 800d360:	461a      	mov	r2, r3
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	4293      	cmp	r3, r2
 800d366:	d304      	bcc.n	800d372 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800d368:	2300      	movs	r3, #0
 800d36a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	895b      	ldrh	r3, [r3, #10]
 800d376:	461a      	mov	r2, r3
 800d378:	697b      	ldr	r3, [r7, #20]
 800d37a:	4293      	cmp	r3, r2
 800d37c:	d114      	bne.n	800d3a8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800d37e:	2300      	movs	r3, #0
 800d380:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d10c      	bne.n	800d3a8 <pbuf_copy+0x118>
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d009      	beq.n	800d3a8 <pbuf_copy+0x118>
 800d394:	4b20      	ldr	r3, [pc, #128]	@ (800d418 <pbuf_copy+0x188>)
 800d396:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800d39a:	4924      	ldr	r1, [pc, #144]	@ (800d42c <pbuf_copy+0x19c>)
 800d39c:	4820      	ldr	r0, [pc, #128]	@ (800d420 <pbuf_copy+0x190>)
 800d39e:	f009 f963 	bl	8016668 <iprintf>
 800d3a2:	f06f 030f 	mvn.w	r3, #15
 800d3a6:	e032      	b.n	800d40e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d013      	beq.n	800d3d6 <pbuf_copy+0x146>
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	895a      	ldrh	r2, [r3, #10]
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	891b      	ldrh	r3, [r3, #8]
 800d3b6:	429a      	cmp	r2, r3
 800d3b8:	d10d      	bne.n	800d3d6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d009      	beq.n	800d3d6 <pbuf_copy+0x146>
 800d3c2:	4b15      	ldr	r3, [pc, #84]	@ (800d418 <pbuf_copy+0x188>)
 800d3c4:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800d3c8:	4919      	ldr	r1, [pc, #100]	@ (800d430 <pbuf_copy+0x1a0>)
 800d3ca:	4815      	ldr	r0, [pc, #84]	@ (800d420 <pbuf_copy+0x190>)
 800d3cc:	f009 f94c 	bl	8016668 <iprintf>
 800d3d0:	f06f 0305 	mvn.w	r3, #5
 800d3d4:	e01b      	b.n	800d40e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d013      	beq.n	800d404 <pbuf_copy+0x174>
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	895a      	ldrh	r2, [r3, #10]
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	891b      	ldrh	r3, [r3, #8]
 800d3e4:	429a      	cmp	r2, r3
 800d3e6:	d10d      	bne.n	800d404 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d009      	beq.n	800d404 <pbuf_copy+0x174>
 800d3f0:	4b09      	ldr	r3, [pc, #36]	@ (800d418 <pbuf_copy+0x188>)
 800d3f2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800d3f6:	490e      	ldr	r1, [pc, #56]	@ (800d430 <pbuf_copy+0x1a0>)
 800d3f8:	4809      	ldr	r0, [pc, #36]	@ (800d420 <pbuf_copy+0x190>)
 800d3fa:	f009 f935 	bl	8016668 <iprintf>
 800d3fe:	f06f 0305 	mvn.w	r3, #5
 800d402:	e004      	b.n	800d40e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	2b00      	cmp	r3, #0
 800d408:	f47f af61 	bne.w	800d2ce <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800d40c:	2300      	movs	r3, #0
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3718      	adds	r7, #24
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}
 800d416:	bf00      	nop
 800d418:	08018854 	.word	0x08018854
 800d41c:	08018afc 	.word	0x08018afc
 800d420:	080188b4 	.word	0x080188b4
 800d424:	08018b2c 	.word	0x08018b2c
 800d428:	08018b44 	.word	0x08018b44
 800d42c:	08018b60 	.word	0x08018b60
 800d430:	08018b70 	.word	0x08018b70

0800d434 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b088      	sub	sp, #32
 800d438:	af00      	add	r7, sp, #0
 800d43a:	60f8      	str	r0, [r7, #12]
 800d43c:	60b9      	str	r1, [r7, #8]
 800d43e:	4611      	mov	r1, r2
 800d440:	461a      	mov	r2, r3
 800d442:	460b      	mov	r3, r1
 800d444:	80fb      	strh	r3, [r7, #6]
 800d446:	4613      	mov	r3, r2
 800d448:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800d44a:	2300      	movs	r3, #0
 800d44c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800d44e:	2300      	movs	r3, #0
 800d450:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d108      	bne.n	800d46a <pbuf_copy_partial+0x36>
 800d458:	4b2b      	ldr	r3, [pc, #172]	@ (800d508 <pbuf_copy_partial+0xd4>)
 800d45a:	f240 420a 	movw	r2, #1034	@ 0x40a
 800d45e:	492b      	ldr	r1, [pc, #172]	@ (800d50c <pbuf_copy_partial+0xd8>)
 800d460:	482b      	ldr	r0, [pc, #172]	@ (800d510 <pbuf_copy_partial+0xdc>)
 800d462:	f009 f901 	bl	8016668 <iprintf>
 800d466:	2300      	movs	r3, #0
 800d468:	e04a      	b.n	800d500 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d108      	bne.n	800d482 <pbuf_copy_partial+0x4e>
 800d470:	4b25      	ldr	r3, [pc, #148]	@ (800d508 <pbuf_copy_partial+0xd4>)
 800d472:	f240 420b 	movw	r2, #1035	@ 0x40b
 800d476:	4927      	ldr	r1, [pc, #156]	@ (800d514 <pbuf_copy_partial+0xe0>)
 800d478:	4825      	ldr	r0, [pc, #148]	@ (800d510 <pbuf_copy_partial+0xdc>)
 800d47a:	f009 f8f5 	bl	8016668 <iprintf>
 800d47e:	2300      	movs	r3, #0
 800d480:	e03e      	b.n	800d500 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	61fb      	str	r3, [r7, #28]
 800d486:	e034      	b.n	800d4f2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800d488:	88bb      	ldrh	r3, [r7, #4]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d00a      	beq.n	800d4a4 <pbuf_copy_partial+0x70>
 800d48e:	69fb      	ldr	r3, [r7, #28]
 800d490:	895b      	ldrh	r3, [r3, #10]
 800d492:	88ba      	ldrh	r2, [r7, #4]
 800d494:	429a      	cmp	r2, r3
 800d496:	d305      	bcc.n	800d4a4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800d498:	69fb      	ldr	r3, [r7, #28]
 800d49a:	895b      	ldrh	r3, [r3, #10]
 800d49c:	88ba      	ldrh	r2, [r7, #4]
 800d49e:	1ad3      	subs	r3, r2, r3
 800d4a0:	80bb      	strh	r3, [r7, #4]
 800d4a2:	e023      	b.n	800d4ec <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800d4a4:	69fb      	ldr	r3, [r7, #28]
 800d4a6:	895a      	ldrh	r2, [r3, #10]
 800d4a8:	88bb      	ldrh	r3, [r7, #4]
 800d4aa:	1ad3      	subs	r3, r2, r3
 800d4ac:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800d4ae:	8b3a      	ldrh	r2, [r7, #24]
 800d4b0:	88fb      	ldrh	r3, [r7, #6]
 800d4b2:	429a      	cmp	r2, r3
 800d4b4:	d901      	bls.n	800d4ba <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800d4b6:	88fb      	ldrh	r3, [r7, #6]
 800d4b8:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d4ba:	8b7b      	ldrh	r3, [r7, #26]
 800d4bc:	68ba      	ldr	r2, [r7, #8]
 800d4be:	18d0      	adds	r0, r2, r3
 800d4c0:	69fb      	ldr	r3, [r7, #28]
 800d4c2:	685a      	ldr	r2, [r3, #4]
 800d4c4:	88bb      	ldrh	r3, [r7, #4]
 800d4c6:	4413      	add	r3, r2
 800d4c8:	8b3a      	ldrh	r2, [r7, #24]
 800d4ca:	4619      	mov	r1, r3
 800d4cc:	f009 fb4d 	bl	8016b6a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800d4d0:	8afa      	ldrh	r2, [r7, #22]
 800d4d2:	8b3b      	ldrh	r3, [r7, #24]
 800d4d4:	4413      	add	r3, r2
 800d4d6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800d4d8:	8b7a      	ldrh	r2, [r7, #26]
 800d4da:	8b3b      	ldrh	r3, [r7, #24]
 800d4dc:	4413      	add	r3, r2
 800d4de:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800d4e0:	88fa      	ldrh	r2, [r7, #6]
 800d4e2:	8b3b      	ldrh	r3, [r7, #24]
 800d4e4:	1ad3      	subs	r3, r2, r3
 800d4e6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d4ec:	69fb      	ldr	r3, [r7, #28]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	61fb      	str	r3, [r7, #28]
 800d4f2:	88fb      	ldrh	r3, [r7, #6]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d002      	beq.n	800d4fe <pbuf_copy_partial+0xca>
 800d4f8:	69fb      	ldr	r3, [r7, #28]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d1c4      	bne.n	800d488 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800d4fe:	8afb      	ldrh	r3, [r7, #22]
}
 800d500:	4618      	mov	r0, r3
 800d502:	3720      	adds	r7, #32
 800d504:	46bd      	mov	sp, r7
 800d506:	bd80      	pop	{r7, pc}
 800d508:	08018854 	.word	0x08018854
 800d50c:	08018b9c 	.word	0x08018b9c
 800d510:	080188b4 	.word	0x080188b4
 800d514:	08018bbc 	.word	0x08018bbc

0800d518 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	4603      	mov	r3, r0
 800d520:	603a      	str	r2, [r7, #0]
 800d522:	71fb      	strb	r3, [r7, #7]
 800d524:	460b      	mov	r3, r1
 800d526:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	8919      	ldrh	r1, [r3, #8]
 800d52c:	88ba      	ldrh	r2, [r7, #4]
 800d52e:	79fb      	ldrb	r3, [r7, #7]
 800d530:	4618      	mov	r0, r3
 800d532:	f7ff faa5 	bl	800ca80 <pbuf_alloc>
 800d536:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d101      	bne.n	800d542 <pbuf_clone+0x2a>
    return NULL;
 800d53e:	2300      	movs	r3, #0
 800d540:	e011      	b.n	800d566 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800d542:	6839      	ldr	r1, [r7, #0]
 800d544:	68f8      	ldr	r0, [r7, #12]
 800d546:	f7ff fea3 	bl	800d290 <pbuf_copy>
 800d54a:	4603      	mov	r3, r0
 800d54c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800d54e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d006      	beq.n	800d564 <pbuf_clone+0x4c>
 800d556:	4b06      	ldr	r3, [pc, #24]	@ (800d570 <pbuf_clone+0x58>)
 800d558:	f240 5224 	movw	r2, #1316	@ 0x524
 800d55c:	4905      	ldr	r1, [pc, #20]	@ (800d574 <pbuf_clone+0x5c>)
 800d55e:	4806      	ldr	r0, [pc, #24]	@ (800d578 <pbuf_clone+0x60>)
 800d560:	f009 f882 	bl	8016668 <iprintf>
  return q;
 800d564:	68fb      	ldr	r3, [r7, #12]
}
 800d566:	4618      	mov	r0, r3
 800d568:	3710      	adds	r7, #16
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bd80      	pop	{r7, pc}
 800d56e:	bf00      	nop
 800d570:	08018854 	.word	0x08018854
 800d574:	08018cc8 	.word	0x08018cc8
 800d578:	080188b4 	.word	0x080188b4

0800d57c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800d580:	f008 ff72 	bl	8016468 <rand>
 800d584:	4603      	mov	r3, r0
 800d586:	b29b      	uxth	r3, r3
 800d588:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d58c:	b29b      	uxth	r3, r3
 800d58e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800d592:	b29a      	uxth	r2, r3
 800d594:	4b01      	ldr	r3, [pc, #4]	@ (800d59c <tcp_init+0x20>)
 800d596:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800d598:	bf00      	nop
 800d59a:	bd80      	pop	{r7, pc}
 800d59c:	20000028 	.word	0x20000028

0800d5a0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b082      	sub	sp, #8
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	7d1b      	ldrb	r3, [r3, #20]
 800d5ac:	2b01      	cmp	r3, #1
 800d5ae:	d105      	bne.n	800d5bc <tcp_free+0x1c>
 800d5b0:	4b06      	ldr	r3, [pc, #24]	@ (800d5cc <tcp_free+0x2c>)
 800d5b2:	22d4      	movs	r2, #212	@ 0xd4
 800d5b4:	4906      	ldr	r1, [pc, #24]	@ (800d5d0 <tcp_free+0x30>)
 800d5b6:	4807      	ldr	r0, [pc, #28]	@ (800d5d4 <tcp_free+0x34>)
 800d5b8:	f009 f856 	bl	8016668 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800d5bc:	6879      	ldr	r1, [r7, #4]
 800d5be:	2001      	movs	r0, #1
 800d5c0:	f7fe fe9e 	bl	800c300 <memp_free>
}
 800d5c4:	bf00      	nop
 800d5c6:	3708      	adds	r7, #8
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	bd80      	pop	{r7, pc}
 800d5cc:	08018d54 	.word	0x08018d54
 800d5d0:	08018d84 	.word	0x08018d84
 800d5d4:	08018d98 	.word	0x08018d98

0800d5d8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	7d1b      	ldrb	r3, [r3, #20]
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d105      	bne.n	800d5f4 <tcp_free_listen+0x1c>
 800d5e8:	4b06      	ldr	r3, [pc, #24]	@ (800d604 <tcp_free_listen+0x2c>)
 800d5ea:	22df      	movs	r2, #223	@ 0xdf
 800d5ec:	4906      	ldr	r1, [pc, #24]	@ (800d608 <tcp_free_listen+0x30>)
 800d5ee:	4807      	ldr	r0, [pc, #28]	@ (800d60c <tcp_free_listen+0x34>)
 800d5f0:	f009 f83a 	bl	8016668 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800d5f4:	6879      	ldr	r1, [r7, #4]
 800d5f6:	2002      	movs	r0, #2
 800d5f8:	f7fe fe82 	bl	800c300 <memp_free>
}
 800d5fc:	bf00      	nop
 800d5fe:	3708      	adds	r7, #8
 800d600:	46bd      	mov	sp, r7
 800d602:	bd80      	pop	{r7, pc}
 800d604:	08018d54 	.word	0x08018d54
 800d608:	08018dc0 	.word	0x08018dc0
 800d60c:	08018d98 	.word	0x08018d98

0800d610 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800d614:	f001 f85e 	bl	800e6d4 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800d618:	4b07      	ldr	r3, [pc, #28]	@ (800d638 <tcp_tmr+0x28>)
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	3301      	adds	r3, #1
 800d61e:	b2da      	uxtb	r2, r3
 800d620:	4b05      	ldr	r3, [pc, #20]	@ (800d638 <tcp_tmr+0x28>)
 800d622:	701a      	strb	r2, [r3, #0]
 800d624:	4b04      	ldr	r3, [pc, #16]	@ (800d638 <tcp_tmr+0x28>)
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	f003 0301 	and.w	r3, r3, #1
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d001      	beq.n	800d634 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800d630:	f000 fd0e 	bl	800e050 <tcp_slowtmr>
  }
}
 800d634:	bf00      	nop
 800d636:	bd80      	pop	{r7, pc}
 800d638:	20013a1d 	.word	0x20013a1d

0800d63c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b084      	sub	sp, #16
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
 800d644:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d105      	bne.n	800d658 <tcp_remove_listener+0x1c>
 800d64c:	4b0d      	ldr	r3, [pc, #52]	@ (800d684 <tcp_remove_listener+0x48>)
 800d64e:	22ff      	movs	r2, #255	@ 0xff
 800d650:	490d      	ldr	r1, [pc, #52]	@ (800d688 <tcp_remove_listener+0x4c>)
 800d652:	480e      	ldr	r0, [pc, #56]	@ (800d68c <tcp_remove_listener+0x50>)
 800d654:	f009 f808 	bl	8016668 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	60fb      	str	r3, [r7, #12]
 800d65c:	e00a      	b.n	800d674 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d662:	683a      	ldr	r2, [r7, #0]
 800d664:	429a      	cmp	r2, r3
 800d666:	d102      	bne.n	800d66e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	2200      	movs	r2, #0
 800d66c:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	68db      	ldr	r3, [r3, #12]
 800d672:	60fb      	str	r3, [r7, #12]
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d1f1      	bne.n	800d65e <tcp_remove_listener+0x22>
    }
  }
}
 800d67a:	bf00      	nop
 800d67c:	bf00      	nop
 800d67e:	3710      	adds	r7, #16
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}
 800d684:	08018d54 	.word	0x08018d54
 800d688:	08018ddc 	.word	0x08018ddc
 800d68c:	08018d98 	.word	0x08018d98

0800d690 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800d690:	b580      	push	{r7, lr}
 800d692:	b084      	sub	sp, #16
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d106      	bne.n	800d6ac <tcp_listen_closed+0x1c>
 800d69e:	4b14      	ldr	r3, [pc, #80]	@ (800d6f0 <tcp_listen_closed+0x60>)
 800d6a0:	f240 1211 	movw	r2, #273	@ 0x111
 800d6a4:	4913      	ldr	r1, [pc, #76]	@ (800d6f4 <tcp_listen_closed+0x64>)
 800d6a6:	4814      	ldr	r0, [pc, #80]	@ (800d6f8 <tcp_listen_closed+0x68>)
 800d6a8:	f008 ffde 	bl	8016668 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	7d1b      	ldrb	r3, [r3, #20]
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	d006      	beq.n	800d6c2 <tcp_listen_closed+0x32>
 800d6b4:	4b0e      	ldr	r3, [pc, #56]	@ (800d6f0 <tcp_listen_closed+0x60>)
 800d6b6:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800d6ba:	4910      	ldr	r1, [pc, #64]	@ (800d6fc <tcp_listen_closed+0x6c>)
 800d6bc:	480e      	ldr	r0, [pc, #56]	@ (800d6f8 <tcp_listen_closed+0x68>)
 800d6be:	f008 ffd3 	bl	8016668 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	60fb      	str	r3, [r7, #12]
 800d6c6:	e00b      	b.n	800d6e0 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800d6c8:	4a0d      	ldr	r2, [pc, #52]	@ (800d700 <tcp_listen_closed+0x70>)
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	6879      	ldr	r1, [r7, #4]
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f7ff ffb1 	bl	800d63c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	3301      	adds	r3, #1
 800d6de:	60fb      	str	r3, [r7, #12]
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	2b03      	cmp	r3, #3
 800d6e4:	d9f0      	bls.n	800d6c8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800d6e6:	bf00      	nop
 800d6e8:	bf00      	nop
 800d6ea:	3710      	adds	r7, #16
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}
 800d6f0:	08018d54 	.word	0x08018d54
 800d6f4:	08018e04 	.word	0x08018e04
 800d6f8:	08018d98 	.word	0x08018d98
 800d6fc:	08018e10 	.word	0x08018e10
 800d700:	0801ada8 	.word	0x0801ada8

0800d704 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800d704:	b5b0      	push	{r4, r5, r7, lr}
 800d706:	b088      	sub	sp, #32
 800d708:	af04      	add	r7, sp, #16
 800d70a:	6078      	str	r0, [r7, #4]
 800d70c:	460b      	mov	r3, r1
 800d70e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d106      	bne.n	800d724 <tcp_close_shutdown+0x20>
 800d716:	4b63      	ldr	r3, [pc, #396]	@ (800d8a4 <tcp_close_shutdown+0x1a0>)
 800d718:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800d71c:	4962      	ldr	r1, [pc, #392]	@ (800d8a8 <tcp_close_shutdown+0x1a4>)
 800d71e:	4863      	ldr	r0, [pc, #396]	@ (800d8ac <tcp_close_shutdown+0x1a8>)
 800d720:	f008 ffa2 	bl	8016668 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800d724:	78fb      	ldrb	r3, [r7, #3]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d066      	beq.n	800d7f8 <tcp_close_shutdown+0xf4>
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	7d1b      	ldrb	r3, [r3, #20]
 800d72e:	2b04      	cmp	r3, #4
 800d730:	d003      	beq.n	800d73a <tcp_close_shutdown+0x36>
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	7d1b      	ldrb	r3, [r3, #20]
 800d736:	2b07      	cmp	r3, #7
 800d738:	d15e      	bne.n	800d7f8 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d104      	bne.n	800d74c <tcp_close_shutdown+0x48>
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d746:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d74a:	d055      	beq.n	800d7f8 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	8b5b      	ldrh	r3, [r3, #26]
 800d750:	f003 0310 	and.w	r3, r3, #16
 800d754:	2b00      	cmp	r3, #0
 800d756:	d106      	bne.n	800d766 <tcp_close_shutdown+0x62>
 800d758:	4b52      	ldr	r3, [pc, #328]	@ (800d8a4 <tcp_close_shutdown+0x1a0>)
 800d75a:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800d75e:	4954      	ldr	r1, [pc, #336]	@ (800d8b0 <tcp_close_shutdown+0x1ac>)
 800d760:	4852      	ldr	r0, [pc, #328]	@ (800d8ac <tcp_close_shutdown+0x1a8>)
 800d762:	f008 ff81 	bl	8016668 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d76e:	687d      	ldr	r5, [r7, #4]
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	3304      	adds	r3, #4
 800d774:	687a      	ldr	r2, [r7, #4]
 800d776:	8ad2      	ldrh	r2, [r2, #22]
 800d778:	6879      	ldr	r1, [r7, #4]
 800d77a:	8b09      	ldrh	r1, [r1, #24]
 800d77c:	9102      	str	r1, [sp, #8]
 800d77e:	9201      	str	r2, [sp, #4]
 800d780:	9300      	str	r3, [sp, #0]
 800d782:	462b      	mov	r3, r5
 800d784:	4622      	mov	r2, r4
 800d786:	4601      	mov	r1, r0
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	f005 fd85 	bl	8013298 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800d78e:	6878      	ldr	r0, [r7, #4]
 800d790:	f001 fb68 	bl	800ee64 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800d794:	4b47      	ldr	r3, [pc, #284]	@ (800d8b4 <tcp_close_shutdown+0x1b0>)
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	687a      	ldr	r2, [r7, #4]
 800d79a:	429a      	cmp	r2, r3
 800d79c:	d105      	bne.n	800d7aa <tcp_close_shutdown+0xa6>
 800d79e:	4b45      	ldr	r3, [pc, #276]	@ (800d8b4 <tcp_close_shutdown+0x1b0>)
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	68db      	ldr	r3, [r3, #12]
 800d7a4:	4a43      	ldr	r2, [pc, #268]	@ (800d8b4 <tcp_close_shutdown+0x1b0>)
 800d7a6:	6013      	str	r3, [r2, #0]
 800d7a8:	e013      	b.n	800d7d2 <tcp_close_shutdown+0xce>
 800d7aa:	4b42      	ldr	r3, [pc, #264]	@ (800d8b4 <tcp_close_shutdown+0x1b0>)
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	60fb      	str	r3, [r7, #12]
 800d7b0:	e00c      	b.n	800d7cc <tcp_close_shutdown+0xc8>
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	68db      	ldr	r3, [r3, #12]
 800d7b6:	687a      	ldr	r2, [r7, #4]
 800d7b8:	429a      	cmp	r2, r3
 800d7ba:	d104      	bne.n	800d7c6 <tcp_close_shutdown+0xc2>
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	68da      	ldr	r2, [r3, #12]
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	60da      	str	r2, [r3, #12]
 800d7c4:	e005      	b.n	800d7d2 <tcp_close_shutdown+0xce>
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	68db      	ldr	r3, [r3, #12]
 800d7ca:	60fb      	str	r3, [r7, #12]
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d1ef      	bne.n	800d7b2 <tcp_close_shutdown+0xae>
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	60da      	str	r2, [r3, #12]
 800d7d8:	4b37      	ldr	r3, [pc, #220]	@ (800d8b8 <tcp_close_shutdown+0x1b4>)
 800d7da:	2201      	movs	r2, #1
 800d7dc:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800d7de:	4b37      	ldr	r3, [pc, #220]	@ (800d8bc <tcp_close_shutdown+0x1b8>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	687a      	ldr	r2, [r7, #4]
 800d7e4:	429a      	cmp	r2, r3
 800d7e6:	d102      	bne.n	800d7ee <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800d7e8:	f003 fffc 	bl	80117e4 <tcp_trigger_input_pcb_close>
 800d7ec:	e002      	b.n	800d7f4 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800d7ee:	6878      	ldr	r0, [r7, #4]
 800d7f0:	f7ff fed6 	bl	800d5a0 <tcp_free>
      }
      return ERR_OK;
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	e050      	b.n	800d89a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	7d1b      	ldrb	r3, [r3, #20]
 800d7fc:	2b02      	cmp	r3, #2
 800d7fe:	d03b      	beq.n	800d878 <tcp_close_shutdown+0x174>
 800d800:	2b02      	cmp	r3, #2
 800d802:	dc44      	bgt.n	800d88e <tcp_close_shutdown+0x18a>
 800d804:	2b00      	cmp	r3, #0
 800d806:	d002      	beq.n	800d80e <tcp_close_shutdown+0x10a>
 800d808:	2b01      	cmp	r3, #1
 800d80a:	d02a      	beq.n	800d862 <tcp_close_shutdown+0x15e>
 800d80c:	e03f      	b.n	800d88e <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	8adb      	ldrh	r3, [r3, #22]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d021      	beq.n	800d85a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d816:	4b2a      	ldr	r3, [pc, #168]	@ (800d8c0 <tcp_close_shutdown+0x1bc>)
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	687a      	ldr	r2, [r7, #4]
 800d81c:	429a      	cmp	r2, r3
 800d81e:	d105      	bne.n	800d82c <tcp_close_shutdown+0x128>
 800d820:	4b27      	ldr	r3, [pc, #156]	@ (800d8c0 <tcp_close_shutdown+0x1bc>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	68db      	ldr	r3, [r3, #12]
 800d826:	4a26      	ldr	r2, [pc, #152]	@ (800d8c0 <tcp_close_shutdown+0x1bc>)
 800d828:	6013      	str	r3, [r2, #0]
 800d82a:	e013      	b.n	800d854 <tcp_close_shutdown+0x150>
 800d82c:	4b24      	ldr	r3, [pc, #144]	@ (800d8c0 <tcp_close_shutdown+0x1bc>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	60bb      	str	r3, [r7, #8]
 800d832:	e00c      	b.n	800d84e <tcp_close_shutdown+0x14a>
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	68db      	ldr	r3, [r3, #12]
 800d838:	687a      	ldr	r2, [r7, #4]
 800d83a:	429a      	cmp	r2, r3
 800d83c:	d104      	bne.n	800d848 <tcp_close_shutdown+0x144>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	68da      	ldr	r2, [r3, #12]
 800d842:	68bb      	ldr	r3, [r7, #8]
 800d844:	60da      	str	r2, [r3, #12]
 800d846:	e005      	b.n	800d854 <tcp_close_shutdown+0x150>
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	68db      	ldr	r3, [r3, #12]
 800d84c:	60bb      	str	r3, [r7, #8]
 800d84e:	68bb      	ldr	r3, [r7, #8]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d1ef      	bne.n	800d834 <tcp_close_shutdown+0x130>
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2200      	movs	r2, #0
 800d858:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800d85a:	6878      	ldr	r0, [r7, #4]
 800d85c:	f7ff fea0 	bl	800d5a0 <tcp_free>
      break;
 800d860:	e01a      	b.n	800d898 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f7ff ff14 	bl	800d690 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800d868:	6879      	ldr	r1, [r7, #4]
 800d86a:	4816      	ldr	r0, [pc, #88]	@ (800d8c4 <tcp_close_shutdown+0x1c0>)
 800d86c:	f001 fb4a 	bl	800ef04 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f7ff feb1 	bl	800d5d8 <tcp_free_listen>
      break;
 800d876:	e00f      	b.n	800d898 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d878:	6879      	ldr	r1, [r7, #4]
 800d87a:	480e      	ldr	r0, [pc, #56]	@ (800d8b4 <tcp_close_shutdown+0x1b0>)
 800d87c:	f001 fb42 	bl	800ef04 <tcp_pcb_remove>
 800d880:	4b0d      	ldr	r3, [pc, #52]	@ (800d8b8 <tcp_close_shutdown+0x1b4>)
 800d882:	2201      	movs	r2, #1
 800d884:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800d886:	6878      	ldr	r0, [r7, #4]
 800d888:	f7ff fe8a 	bl	800d5a0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800d88c:	e004      	b.n	800d898 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f000 f81a 	bl	800d8c8 <tcp_close_shutdown_fin>
 800d894:	4603      	mov	r3, r0
 800d896:	e000      	b.n	800d89a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800d898:	2300      	movs	r3, #0
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	3710      	adds	r7, #16
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bdb0      	pop	{r4, r5, r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	08018d54 	.word	0x08018d54
 800d8a8:	08018e28 	.word	0x08018e28
 800d8ac:	08018d98 	.word	0x08018d98
 800d8b0:	08018e48 	.word	0x08018e48
 800d8b4:	20013a14 	.word	0x20013a14
 800d8b8:	20013a1c 	.word	0x20013a1c
 800d8bc:	20013a54 	.word	0x20013a54
 800d8c0:	20013a0c 	.word	0x20013a0c
 800d8c4:	20013a10 	.word	0x20013a10

0800d8c8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b084      	sub	sp, #16
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d106      	bne.n	800d8e4 <tcp_close_shutdown_fin+0x1c>
 800d8d6:	4b2e      	ldr	r3, [pc, #184]	@ (800d990 <tcp_close_shutdown_fin+0xc8>)
 800d8d8:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800d8dc:	492d      	ldr	r1, [pc, #180]	@ (800d994 <tcp_close_shutdown_fin+0xcc>)
 800d8de:	482e      	ldr	r0, [pc, #184]	@ (800d998 <tcp_close_shutdown_fin+0xd0>)
 800d8e0:	f008 fec2 	bl	8016668 <iprintf>

  switch (pcb->state) {
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	7d1b      	ldrb	r3, [r3, #20]
 800d8e8:	2b07      	cmp	r3, #7
 800d8ea:	d020      	beq.n	800d92e <tcp_close_shutdown_fin+0x66>
 800d8ec:	2b07      	cmp	r3, #7
 800d8ee:	dc2b      	bgt.n	800d948 <tcp_close_shutdown_fin+0x80>
 800d8f0:	2b03      	cmp	r3, #3
 800d8f2:	d002      	beq.n	800d8fa <tcp_close_shutdown_fin+0x32>
 800d8f4:	2b04      	cmp	r3, #4
 800d8f6:	d00d      	beq.n	800d914 <tcp_close_shutdown_fin+0x4c>
 800d8f8:	e026      	b.n	800d948 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f004 fdda 	bl	80124b4 <tcp_send_fin>
 800d900:	4603      	mov	r3, r0
 800d902:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d904:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d11f      	bne.n	800d94c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2205      	movs	r2, #5
 800d910:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d912:	e01b      	b.n	800d94c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f004 fdcd 	bl	80124b4 <tcp_send_fin>
 800d91a:	4603      	mov	r3, r0
 800d91c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d91e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d114      	bne.n	800d950 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2205      	movs	r2, #5
 800d92a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d92c:	e010      	b.n	800d950 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f004 fdc0 	bl	80124b4 <tcp_send_fin>
 800d934:	4603      	mov	r3, r0
 800d936:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d938:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d109      	bne.n	800d954 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2209      	movs	r2, #9
 800d944:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d946:	e005      	b.n	800d954 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800d948:	2300      	movs	r3, #0
 800d94a:	e01c      	b.n	800d986 <tcp_close_shutdown_fin+0xbe>
      break;
 800d94c:	bf00      	nop
 800d94e:	e002      	b.n	800d956 <tcp_close_shutdown_fin+0x8e>
      break;
 800d950:	bf00      	nop
 800d952:	e000      	b.n	800d956 <tcp_close_shutdown_fin+0x8e>
      break;
 800d954:	bf00      	nop
  }

  if (err == ERR_OK) {
 800d956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d103      	bne.n	800d966 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f004 fee6 	bl	8012730 <tcp_output>
 800d964:	e00d      	b.n	800d982 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800d966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d96a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d96e:	d108      	bne.n	800d982 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	8b5b      	ldrh	r3, [r3, #26]
 800d974:	f043 0308 	orr.w	r3, r3, #8
 800d978:	b29a      	uxth	r2, r3
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800d97e:	2300      	movs	r3, #0
 800d980:	e001      	b.n	800d986 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800d982:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d986:	4618      	mov	r0, r3
 800d988:	3710      	adds	r7, #16
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}
 800d98e:	bf00      	nop
 800d990:	08018d54 	.word	0x08018d54
 800d994:	08018e04 	.word	0x08018e04
 800d998:	08018d98 	.word	0x08018d98

0800d99c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b082      	sub	sp, #8
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d109      	bne.n	800d9be <tcp_close+0x22>
 800d9aa:	4b0f      	ldr	r3, [pc, #60]	@ (800d9e8 <tcp_close+0x4c>)
 800d9ac:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800d9b0:	490e      	ldr	r1, [pc, #56]	@ (800d9ec <tcp_close+0x50>)
 800d9b2:	480f      	ldr	r0, [pc, #60]	@ (800d9f0 <tcp_close+0x54>)
 800d9b4:	f008 fe58 	bl	8016668 <iprintf>
 800d9b8:	f06f 030f 	mvn.w	r3, #15
 800d9bc:	e00f      	b.n	800d9de <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	7d1b      	ldrb	r3, [r3, #20]
 800d9c2:	2b01      	cmp	r3, #1
 800d9c4:	d006      	beq.n	800d9d4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	8b5b      	ldrh	r3, [r3, #26]
 800d9ca:	f043 0310 	orr.w	r3, r3, #16
 800d9ce:	b29a      	uxth	r2, r3
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800d9d4:	2101      	movs	r1, #1
 800d9d6:	6878      	ldr	r0, [r7, #4]
 800d9d8:	f7ff fe94 	bl	800d704 <tcp_close_shutdown>
 800d9dc:	4603      	mov	r3, r0
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3708      	adds	r7, #8
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}
 800d9e6:	bf00      	nop
 800d9e8:	08018d54 	.word	0x08018d54
 800d9ec:	08018e64 	.word	0x08018e64
 800d9f0:	08018d98 	.word	0x08018d98

0800d9f4 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b08e      	sub	sp, #56	@ 0x38
 800d9f8:	af04      	add	r7, sp, #16
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d107      	bne.n	800da14 <tcp_abandon+0x20>
 800da04:	4b52      	ldr	r3, [pc, #328]	@ (800db50 <tcp_abandon+0x15c>)
 800da06:	f240 223d 	movw	r2, #573	@ 0x23d
 800da0a:	4952      	ldr	r1, [pc, #328]	@ (800db54 <tcp_abandon+0x160>)
 800da0c:	4852      	ldr	r0, [pc, #328]	@ (800db58 <tcp_abandon+0x164>)
 800da0e:	f008 fe2b 	bl	8016668 <iprintf>
 800da12:	e099      	b.n	800db48 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	7d1b      	ldrb	r3, [r3, #20]
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d106      	bne.n	800da2a <tcp_abandon+0x36>
 800da1c:	4b4c      	ldr	r3, [pc, #304]	@ (800db50 <tcp_abandon+0x15c>)
 800da1e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800da22:	494e      	ldr	r1, [pc, #312]	@ (800db5c <tcp_abandon+0x168>)
 800da24:	484c      	ldr	r0, [pc, #304]	@ (800db58 <tcp_abandon+0x164>)
 800da26:	f008 fe1f 	bl	8016668 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	7d1b      	ldrb	r3, [r3, #20]
 800da2e:	2b0a      	cmp	r3, #10
 800da30:	d107      	bne.n	800da42 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800da32:	6879      	ldr	r1, [r7, #4]
 800da34:	484a      	ldr	r0, [pc, #296]	@ (800db60 <tcp_abandon+0x16c>)
 800da36:	f001 fa65 	bl	800ef04 <tcp_pcb_remove>
    tcp_free(pcb);
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	f7ff fdb0 	bl	800d5a0 <tcp_free>
 800da40:	e082      	b.n	800db48 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800da42:	2300      	movs	r3, #0
 800da44:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800da46:	2300      	movs	r3, #0
 800da48:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800da4e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da54:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da5c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	691b      	ldr	r3, [r3, #16]
 800da62:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	7d1b      	ldrb	r3, [r3, #20]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d126      	bne.n	800daba <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	8adb      	ldrh	r3, [r3, #22]
 800da70:	2b00      	cmp	r3, #0
 800da72:	d02e      	beq.n	800dad2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800da74:	4b3b      	ldr	r3, [pc, #236]	@ (800db64 <tcp_abandon+0x170>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	687a      	ldr	r2, [r7, #4]
 800da7a:	429a      	cmp	r2, r3
 800da7c:	d105      	bne.n	800da8a <tcp_abandon+0x96>
 800da7e:	4b39      	ldr	r3, [pc, #228]	@ (800db64 <tcp_abandon+0x170>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	68db      	ldr	r3, [r3, #12]
 800da84:	4a37      	ldr	r2, [pc, #220]	@ (800db64 <tcp_abandon+0x170>)
 800da86:	6013      	str	r3, [r2, #0]
 800da88:	e013      	b.n	800dab2 <tcp_abandon+0xbe>
 800da8a:	4b36      	ldr	r3, [pc, #216]	@ (800db64 <tcp_abandon+0x170>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	61fb      	str	r3, [r7, #28]
 800da90:	e00c      	b.n	800daac <tcp_abandon+0xb8>
 800da92:	69fb      	ldr	r3, [r7, #28]
 800da94:	68db      	ldr	r3, [r3, #12]
 800da96:	687a      	ldr	r2, [r7, #4]
 800da98:	429a      	cmp	r2, r3
 800da9a:	d104      	bne.n	800daa6 <tcp_abandon+0xb2>
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	68da      	ldr	r2, [r3, #12]
 800daa0:	69fb      	ldr	r3, [r7, #28]
 800daa2:	60da      	str	r2, [r3, #12]
 800daa4:	e005      	b.n	800dab2 <tcp_abandon+0xbe>
 800daa6:	69fb      	ldr	r3, [r7, #28]
 800daa8:	68db      	ldr	r3, [r3, #12]
 800daaa:	61fb      	str	r3, [r7, #28]
 800daac:	69fb      	ldr	r3, [r7, #28]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d1ef      	bne.n	800da92 <tcp_abandon+0x9e>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	2200      	movs	r2, #0
 800dab6:	60da      	str	r2, [r3, #12]
 800dab8:	e00b      	b.n	800dad2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	8adb      	ldrh	r3, [r3, #22]
 800dac2:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800dac4:	6879      	ldr	r1, [r7, #4]
 800dac6:	4828      	ldr	r0, [pc, #160]	@ (800db68 <tcp_abandon+0x174>)
 800dac8:	f001 fa1c 	bl	800ef04 <tcp_pcb_remove>
 800dacc:	4b27      	ldr	r3, [pc, #156]	@ (800db6c <tcp_abandon+0x178>)
 800dace:	2201      	movs	r2, #1
 800dad0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d004      	beq.n	800dae4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dade:	4618      	mov	r0, r3
 800dae0:	f000 fed8 	bl	800e894 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d004      	beq.n	800daf6 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800daf0:	4618      	mov	r0, r3
 800daf2:	f000 fecf 	bl	800e894 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d004      	beq.n	800db08 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db02:	4618      	mov	r0, r3
 800db04:	f000 fec6 	bl	800e894 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800db08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d00e      	beq.n	800db2c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800db0e:	6879      	ldr	r1, [r7, #4]
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	3304      	adds	r3, #4
 800db14:	687a      	ldr	r2, [r7, #4]
 800db16:	8b12      	ldrh	r2, [r2, #24]
 800db18:	9202      	str	r2, [sp, #8]
 800db1a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800db1c:	9201      	str	r2, [sp, #4]
 800db1e:	9300      	str	r3, [sp, #0]
 800db20:	460b      	mov	r3, r1
 800db22:	697a      	ldr	r2, [r7, #20]
 800db24:	69b9      	ldr	r1, [r7, #24]
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	f005 fbb6 	bl	8013298 <tcp_rst>
    }
    last_state = pcb->state;
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	7d1b      	ldrb	r3, [r3, #20]
 800db30:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800db32:	6878      	ldr	r0, [r7, #4]
 800db34:	f7ff fd34 	bl	800d5a0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800db38:	693b      	ldr	r3, [r7, #16]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d004      	beq.n	800db48 <tcp_abandon+0x154>
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	f06f 010c 	mvn.w	r1, #12
 800db44:	68f8      	ldr	r0, [r7, #12]
 800db46:	4798      	blx	r3
  }
}
 800db48:	3728      	adds	r7, #40	@ 0x28
 800db4a:	46bd      	mov	sp, r7
 800db4c:	bd80      	pop	{r7, pc}
 800db4e:	bf00      	nop
 800db50:	08018d54 	.word	0x08018d54
 800db54:	08018e98 	.word	0x08018e98
 800db58:	08018d98 	.word	0x08018d98
 800db5c:	08018eb4 	.word	0x08018eb4
 800db60:	20013a18 	.word	0x20013a18
 800db64:	20013a0c 	.word	0x20013a0c
 800db68:	20013a14 	.word	0x20013a14
 800db6c:	20013a1c 	.word	0x20013a1c

0800db70 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b082      	sub	sp, #8
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800db78:	2101      	movs	r1, #1
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f7ff ff3a 	bl	800d9f4 <tcp_abandon>
}
 800db80:	bf00      	nop
 800db82:	3708      	adds	r7, #8
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}

0800db88 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b088      	sub	sp, #32
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	60f8      	str	r0, [r7, #12]
 800db90:	60b9      	str	r1, [r7, #8]
 800db92:	4613      	mov	r3, r2
 800db94:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 800db96:	2304      	movs	r3, #4
 800db98:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d101      	bne.n	800dba4 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 800dba0:	4b3e      	ldr	r3, [pc, #248]	@ (800dc9c <tcp_bind+0x114>)
 800dba2:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d109      	bne.n	800dbbe <tcp_bind+0x36>
 800dbaa:	4b3d      	ldr	r3, [pc, #244]	@ (800dca0 <tcp_bind+0x118>)
 800dbac:	f240 22a9 	movw	r2, #681	@ 0x2a9
 800dbb0:	493c      	ldr	r1, [pc, #240]	@ (800dca4 <tcp_bind+0x11c>)
 800dbb2:	483d      	ldr	r0, [pc, #244]	@ (800dca8 <tcp_bind+0x120>)
 800dbb4:	f008 fd58 	bl	8016668 <iprintf>
 800dbb8:	f06f 030f 	mvn.w	r3, #15
 800dbbc:	e06a      	b.n	800dc94 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	7d1b      	ldrb	r3, [r3, #20]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d009      	beq.n	800dbda <tcp_bind+0x52>
 800dbc6:	4b36      	ldr	r3, [pc, #216]	@ (800dca0 <tcp_bind+0x118>)
 800dbc8:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800dbcc:	4937      	ldr	r1, [pc, #220]	@ (800dcac <tcp_bind+0x124>)
 800dbce:	4836      	ldr	r0, [pc, #216]	@ (800dca8 <tcp_bind+0x120>)
 800dbd0:	f008 fd4a 	bl	8016668 <iprintf>
 800dbd4:	f06f 0305 	mvn.w	r3, #5
 800dbd8:	e05c      	b.n	800dc94 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 800dbda:	88fb      	ldrh	r3, [r7, #6]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d109      	bne.n	800dbf4 <tcp_bind+0x6c>
    port = tcp_new_port();
 800dbe0:	f000 f9f0 	bl	800dfc4 <tcp_new_port>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800dbe8:	88fb      	ldrh	r3, [r7, #6]
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d135      	bne.n	800dc5a <tcp_bind+0xd2>
      return ERR_BUF;
 800dbee:	f06f 0301 	mvn.w	r3, #1
 800dbf2:	e04f      	b.n	800dc94 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	61fb      	str	r3, [r7, #28]
 800dbf8:	e02b      	b.n	800dc52 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800dbfa:	4a2d      	ldr	r2, [pc, #180]	@ (800dcb0 <tcp_bind+0x128>)
 800dbfc:	69fb      	ldr	r3, [r7, #28]
 800dbfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	61bb      	str	r3, [r7, #24]
 800dc06:	e01e      	b.n	800dc46 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 800dc08:	69bb      	ldr	r3, [r7, #24]
 800dc0a:	8adb      	ldrh	r3, [r3, #22]
 800dc0c:	88fa      	ldrh	r2, [r7, #6]
 800dc0e:	429a      	cmp	r2, r3
 800dc10:	d116      	bne.n	800dc40 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 800dc12:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d010      	beq.n	800dc3a <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 800dc18:	69bb      	ldr	r3, [r7, #24]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d00c      	beq.n	800dc3a <tcp_bind+0xb2>
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d009      	beq.n	800dc3a <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 800dc26:	68bb      	ldr	r3, [r7, #8]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d005      	beq.n	800dc3a <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 800dc2e:	69bb      	ldr	r3, [r7, #24]
 800dc30:	681a      	ldr	r2, [r3, #0]
 800dc32:	68bb      	ldr	r3, [r7, #8]
 800dc34:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800dc36:	429a      	cmp	r2, r3
 800dc38:	d102      	bne.n	800dc40 <tcp_bind+0xb8>
              return ERR_USE;
 800dc3a:	f06f 0307 	mvn.w	r3, #7
 800dc3e:	e029      	b.n	800dc94 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800dc40:	69bb      	ldr	r3, [r7, #24]
 800dc42:	68db      	ldr	r3, [r3, #12]
 800dc44:	61bb      	str	r3, [r7, #24]
 800dc46:	69bb      	ldr	r3, [r7, #24]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d1dd      	bne.n	800dc08 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 800dc4c:	69fb      	ldr	r3, [r7, #28]
 800dc4e:	3301      	adds	r3, #1
 800dc50:	61fb      	str	r3, [r7, #28]
 800dc52:	69fa      	ldr	r2, [r7, #28]
 800dc54:	697b      	ldr	r3, [r7, #20]
 800dc56:	429a      	cmp	r2, r3
 800dc58:	dbcf      	blt.n	800dbfa <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d00c      	beq.n	800dc7a <tcp_bind+0xf2>
 800dc60:	68bb      	ldr	r3, [r7, #8]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d008      	beq.n	800dc7a <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 800dc68:	68bb      	ldr	r3, [r7, #8]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d002      	beq.n	800dc74 <tcp_bind+0xec>
 800dc6e:	68bb      	ldr	r3, [r7, #8]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	e000      	b.n	800dc76 <tcp_bind+0xee>
 800dc74:	2300      	movs	r3, #0
 800dc76:	68fa      	ldr	r2, [r7, #12]
 800dc78:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	88fa      	ldrh	r2, [r7, #6]
 800dc7e:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800dc80:	4b0c      	ldr	r3, [pc, #48]	@ (800dcb4 <tcp_bind+0x12c>)
 800dc82:	681a      	ldr	r2, [r3, #0]
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	60da      	str	r2, [r3, #12]
 800dc88:	4a0a      	ldr	r2, [pc, #40]	@ (800dcb4 <tcp_bind+0x12c>)
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	6013      	str	r3, [r2, #0]
 800dc8e:	f005 fcc5 	bl	801361c <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 800dc92:	2300      	movs	r3, #0
}
 800dc94:	4618      	mov	r0, r3
 800dc96:	3720      	adds	r7, #32
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	bd80      	pop	{r7, pc}
 800dc9c:	0801add0 	.word	0x0801add0
 800dca0:	08018d54 	.word	0x08018d54
 800dca4:	08018ee8 	.word	0x08018ee8
 800dca8:	08018d98 	.word	0x08018d98
 800dcac:	08018f00 	.word	0x08018f00
 800dcb0:	0801ada8 	.word	0x0801ada8
 800dcb4:	20013a0c 	.word	0x20013a0c

0800dcb8 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b084      	sub	sp, #16
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	60f8      	str	r0, [r7, #12]
 800dcc0:	60b9      	str	r1, [r7, #8]
 800dcc2:	4613      	mov	r3, r2
 800dcc4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d106      	bne.n	800dcda <tcp_accept_null+0x22>
 800dccc:	4b07      	ldr	r3, [pc, #28]	@ (800dcec <tcp_accept_null+0x34>)
 800dcce:	f240 320f 	movw	r2, #783	@ 0x30f
 800dcd2:	4907      	ldr	r1, [pc, #28]	@ (800dcf0 <tcp_accept_null+0x38>)
 800dcd4:	4807      	ldr	r0, [pc, #28]	@ (800dcf4 <tcp_accept_null+0x3c>)
 800dcd6:	f008 fcc7 	bl	8016668 <iprintf>

  tcp_abort(pcb);
 800dcda:	68b8      	ldr	r0, [r7, #8]
 800dcdc:	f7ff ff48 	bl	800db70 <tcp_abort>

  return ERR_ABRT;
 800dce0:	f06f 030c 	mvn.w	r3, #12
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3710      	adds	r7, #16
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}
 800dcec:	08018d54 	.word	0x08018d54
 800dcf0:	08018f28 	.word	0x08018f28
 800dcf4:	08018d98 	.word	0x08018d98

0800dcf8 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b082      	sub	sp, #8
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
 800dd00:	460b      	mov	r3, r1
 800dd02:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800dd04:	78fb      	ldrb	r3, [r7, #3]
 800dd06:	2200      	movs	r2, #0
 800dd08:	4619      	mov	r1, r3
 800dd0a:	6878      	ldr	r0, [r7, #4]
 800dd0c:	f000 f806 	bl	800dd1c <tcp_listen_with_backlog_and_err>
 800dd10:	4603      	mov	r3, r0
}
 800dd12:	4618      	mov	r0, r3
 800dd14:	3708      	adds	r7, #8
 800dd16:	46bd      	mov	sp, r7
 800dd18:	bd80      	pop	{r7, pc}
	...

0800dd1c <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b088      	sub	sp, #32
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	60f8      	str	r0, [r7, #12]
 800dd24:	460b      	mov	r3, r1
 800dd26:	607a      	str	r2, [r7, #4]
 800dd28:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d109      	bne.n	800dd48 <tcp_listen_with_backlog_and_err+0x2c>
 800dd34:	4b47      	ldr	r3, [pc, #284]	@ (800de54 <tcp_listen_with_backlog_and_err+0x138>)
 800dd36:	f240 3259 	movw	r2, #857	@ 0x359
 800dd3a:	4947      	ldr	r1, [pc, #284]	@ (800de58 <tcp_listen_with_backlog_and_err+0x13c>)
 800dd3c:	4847      	ldr	r0, [pc, #284]	@ (800de5c <tcp_listen_with_backlog_and_err+0x140>)
 800dd3e:	f008 fc93 	bl	8016668 <iprintf>
 800dd42:	23f0      	movs	r3, #240	@ 0xf0
 800dd44:	76fb      	strb	r3, [r7, #27]
 800dd46:	e079      	b.n	800de3c <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	7d1b      	ldrb	r3, [r3, #20]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d009      	beq.n	800dd64 <tcp_listen_with_backlog_and_err+0x48>
 800dd50:	4b40      	ldr	r3, [pc, #256]	@ (800de54 <tcp_listen_with_backlog_and_err+0x138>)
 800dd52:	f240 325a 	movw	r2, #858	@ 0x35a
 800dd56:	4942      	ldr	r1, [pc, #264]	@ (800de60 <tcp_listen_with_backlog_and_err+0x144>)
 800dd58:	4840      	ldr	r0, [pc, #256]	@ (800de5c <tcp_listen_with_backlog_and_err+0x140>)
 800dd5a:	f008 fc85 	bl	8016668 <iprintf>
 800dd5e:	23f1      	movs	r3, #241	@ 0xf1
 800dd60:	76fb      	strb	r3, [r7, #27]
 800dd62:	e06b      	b.n	800de3c <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	7d1b      	ldrb	r3, [r3, #20]
 800dd68:	2b01      	cmp	r3, #1
 800dd6a:	d104      	bne.n	800dd76 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 800dd70:	23f7      	movs	r3, #247	@ 0xf7
 800dd72:	76fb      	strb	r3, [r7, #27]
    goto done;
 800dd74:	e062      	b.n	800de3c <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800dd76:	2002      	movs	r0, #2
 800dd78:	f7fe fa4c 	bl	800c214 <memp_malloc>
 800dd7c:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 800dd7e:	69fb      	ldr	r3, [r7, #28]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d102      	bne.n	800dd8a <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 800dd84:	23ff      	movs	r3, #255	@ 0xff
 800dd86:	76fb      	strb	r3, [r7, #27]
    goto done;
 800dd88:	e058      	b.n	800de3c <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	691a      	ldr	r2, [r3, #16]
 800dd8e:	69fb      	ldr	r3, [r7, #28]
 800dd90:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	8ada      	ldrh	r2, [r3, #22]
 800dd96:	69fb      	ldr	r3, [r7, #28]
 800dd98:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 800dd9a:	69fb      	ldr	r3, [r7, #28]
 800dd9c:	2201      	movs	r2, #1
 800dd9e:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	7d5a      	ldrb	r2, [r3, #21]
 800dda4:	69fb      	ldr	r3, [r7, #28]
 800dda6:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	7a5a      	ldrb	r2, [r3, #9]
 800ddac:	69fb      	ldr	r3, [r7, #28]
 800ddae:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800ddb0:	69fb      	ldr	r3, [r7, #28]
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	7ada      	ldrb	r2, [r3, #11]
 800ddba:	69fb      	ldr	r3, [r7, #28]
 800ddbc:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	7a9a      	ldrb	r2, [r3, #10]
 800ddc2:	69fb      	ldr	r3, [r7, #28]
 800ddc4:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	681a      	ldr	r2, [r3, #0]
 800ddca:	69fb      	ldr	r3, [r7, #28]
 800ddcc:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	8adb      	ldrh	r3, [r3, #22]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d021      	beq.n	800de1a <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800ddd6:	4b23      	ldr	r3, [pc, #140]	@ (800de64 <tcp_listen_with_backlog_and_err+0x148>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	68fa      	ldr	r2, [r7, #12]
 800dddc:	429a      	cmp	r2, r3
 800ddde:	d105      	bne.n	800ddec <tcp_listen_with_backlog_and_err+0xd0>
 800dde0:	4b20      	ldr	r3, [pc, #128]	@ (800de64 <tcp_listen_with_backlog_and_err+0x148>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	68db      	ldr	r3, [r3, #12]
 800dde6:	4a1f      	ldr	r2, [pc, #124]	@ (800de64 <tcp_listen_with_backlog_and_err+0x148>)
 800dde8:	6013      	str	r3, [r2, #0]
 800ddea:	e013      	b.n	800de14 <tcp_listen_with_backlog_and_err+0xf8>
 800ddec:	4b1d      	ldr	r3, [pc, #116]	@ (800de64 <tcp_listen_with_backlog_and_err+0x148>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	617b      	str	r3, [r7, #20]
 800ddf2:	e00c      	b.n	800de0e <tcp_listen_with_backlog_and_err+0xf2>
 800ddf4:	697b      	ldr	r3, [r7, #20]
 800ddf6:	68db      	ldr	r3, [r3, #12]
 800ddf8:	68fa      	ldr	r2, [r7, #12]
 800ddfa:	429a      	cmp	r2, r3
 800ddfc:	d104      	bne.n	800de08 <tcp_listen_with_backlog_and_err+0xec>
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	68da      	ldr	r2, [r3, #12]
 800de02:	697b      	ldr	r3, [r7, #20]
 800de04:	60da      	str	r2, [r3, #12]
 800de06:	e005      	b.n	800de14 <tcp_listen_with_backlog_and_err+0xf8>
 800de08:	697b      	ldr	r3, [r7, #20]
 800de0a:	68db      	ldr	r3, [r3, #12]
 800de0c:	617b      	str	r3, [r7, #20]
 800de0e:	697b      	ldr	r3, [r7, #20]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d1ef      	bne.n	800ddf4 <tcp_listen_with_backlog_and_err+0xd8>
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	2200      	movs	r2, #0
 800de18:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 800de1a:	68f8      	ldr	r0, [r7, #12]
 800de1c:	f7ff fbc0 	bl	800d5a0 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 800de20:	69fb      	ldr	r3, [r7, #28]
 800de22:	4a11      	ldr	r2, [pc, #68]	@ (800de68 <tcp_listen_with_backlog_and_err+0x14c>)
 800de24:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800de26:	4b11      	ldr	r3, [pc, #68]	@ (800de6c <tcp_listen_with_backlog_and_err+0x150>)
 800de28:	681a      	ldr	r2, [r3, #0]
 800de2a:	69fb      	ldr	r3, [r7, #28]
 800de2c:	60da      	str	r2, [r3, #12]
 800de2e:	4a0f      	ldr	r2, [pc, #60]	@ (800de6c <tcp_listen_with_backlog_and_err+0x150>)
 800de30:	69fb      	ldr	r3, [r7, #28]
 800de32:	6013      	str	r3, [r2, #0]
 800de34:	f005 fbf2 	bl	801361c <tcp_timer_needed>
  res = ERR_OK;
 800de38:	2300      	movs	r3, #0
 800de3a:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d002      	beq.n	800de48 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	7efa      	ldrb	r2, [r7, #27]
 800de46:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 800de48:	69fb      	ldr	r3, [r7, #28]
}
 800de4a:	4618      	mov	r0, r3
 800de4c:	3720      	adds	r7, #32
 800de4e:	46bd      	mov	sp, r7
 800de50:	bd80      	pop	{r7, pc}
 800de52:	bf00      	nop
 800de54:	08018d54 	.word	0x08018d54
 800de58:	08018f48 	.word	0x08018f48
 800de5c:	08018d98 	.word	0x08018d98
 800de60:	08018f78 	.word	0x08018f78
 800de64:	20013a0c 	.word	0x20013a0c
 800de68:	0800dcb9 	.word	0x0800dcb9
 800de6c:	20013a10 	.word	0x20013a10

0800de70 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b084      	sub	sp, #16
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d106      	bne.n	800de8c <tcp_update_rcv_ann_wnd+0x1c>
 800de7e:	4b25      	ldr	r3, [pc, #148]	@ (800df14 <tcp_update_rcv_ann_wnd+0xa4>)
 800de80:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800de84:	4924      	ldr	r1, [pc, #144]	@ (800df18 <tcp_update_rcv_ann_wnd+0xa8>)
 800de86:	4825      	ldr	r0, [pc, #148]	@ (800df1c <tcp_update_rcv_ann_wnd+0xac>)
 800de88:	f008 fbee 	bl	8016668 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de90:	687a      	ldr	r2, [r7, #4]
 800de92:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800de94:	4413      	add	r3, r2
 800de96:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de9c:	687a      	ldr	r2, [r7, #4]
 800de9e:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800dea0:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800dea4:	bf28      	it	cs
 800dea6:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800deaa:	b292      	uxth	r2, r2
 800deac:	4413      	add	r3, r2
 800deae:	68fa      	ldr	r2, [r7, #12]
 800deb0:	1ad3      	subs	r3, r2, r3
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	db08      	blt.n	800dec8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dec2:	68fa      	ldr	r2, [r7, #12]
 800dec4:	1ad3      	subs	r3, r2, r3
 800dec6:	e020      	b.n	800df0a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ded0:	1ad3      	subs	r3, r2, r3
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	dd03      	ble.n	800dede <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	2200      	movs	r2, #0
 800deda:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800dedc:	e014      	b.n	800df08 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dee6:	1ad3      	subs	r3, r2, r3
 800dee8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800def0:	d306      	bcc.n	800df00 <tcp_update_rcv_ann_wnd+0x90>
 800def2:	4b08      	ldr	r3, [pc, #32]	@ (800df14 <tcp_update_rcv_ann_wnd+0xa4>)
 800def4:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800def8:	4909      	ldr	r1, [pc, #36]	@ (800df20 <tcp_update_rcv_ann_wnd+0xb0>)
 800defa:	4808      	ldr	r0, [pc, #32]	@ (800df1c <tcp_update_rcv_ann_wnd+0xac>)
 800defc:	f008 fbb4 	bl	8016668 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800df00:	68bb      	ldr	r3, [r7, #8]
 800df02:	b29a      	uxth	r2, r3
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800df08:	2300      	movs	r3, #0
  }
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	3710      	adds	r7, #16
 800df0e:	46bd      	mov	sp, r7
 800df10:	bd80      	pop	{r7, pc}
 800df12:	bf00      	nop
 800df14:	08018d54 	.word	0x08018d54
 800df18:	08018fb0 	.word	0x08018fb0
 800df1c:	08018d98 	.word	0x08018d98
 800df20:	08018fd4 	.word	0x08018fd4

0800df24 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800df24:	b580      	push	{r7, lr}
 800df26:	b084      	sub	sp, #16
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
 800df2c:	460b      	mov	r3, r1
 800df2e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	2b00      	cmp	r3, #0
 800df34:	d107      	bne.n	800df46 <tcp_recved+0x22>
 800df36:	4b1f      	ldr	r3, [pc, #124]	@ (800dfb4 <tcp_recved+0x90>)
 800df38:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800df3c:	491e      	ldr	r1, [pc, #120]	@ (800dfb8 <tcp_recved+0x94>)
 800df3e:	481f      	ldr	r0, [pc, #124]	@ (800dfbc <tcp_recved+0x98>)
 800df40:	f008 fb92 	bl	8016668 <iprintf>
 800df44:	e032      	b.n	800dfac <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	7d1b      	ldrb	r3, [r3, #20]
 800df4a:	2b01      	cmp	r3, #1
 800df4c:	d106      	bne.n	800df5c <tcp_recved+0x38>
 800df4e:	4b19      	ldr	r3, [pc, #100]	@ (800dfb4 <tcp_recved+0x90>)
 800df50:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800df54:	491a      	ldr	r1, [pc, #104]	@ (800dfc0 <tcp_recved+0x9c>)
 800df56:	4819      	ldr	r0, [pc, #100]	@ (800dfbc <tcp_recved+0x98>)
 800df58:	f008 fb86 	bl	8016668 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800df60:	887b      	ldrh	r3, [r7, #2]
 800df62:	4413      	add	r3, r2
 800df64:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800df66:	89fb      	ldrh	r3, [r7, #14]
 800df68:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800df6c:	d804      	bhi.n	800df78 <tcp_recved+0x54>
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800df72:	89fa      	ldrh	r2, [r7, #14]
 800df74:	429a      	cmp	r2, r3
 800df76:	d204      	bcs.n	800df82 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800df7e:	851a      	strh	r2, [r3, #40]	@ 0x28
 800df80:	e002      	b.n	800df88 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	89fa      	ldrh	r2, [r7, #14]
 800df86:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800df88:	6878      	ldr	r0, [r7, #4]
 800df8a:	f7ff ff71 	bl	800de70 <tcp_update_rcv_ann_wnd>
 800df8e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800df90:	68bb      	ldr	r3, [r7, #8]
 800df92:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800df96:	d309      	bcc.n	800dfac <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	8b5b      	ldrh	r3, [r3, #26]
 800df9c:	f043 0302 	orr.w	r3, r3, #2
 800dfa0:	b29a      	uxth	r2, r3
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800dfa6:	6878      	ldr	r0, [r7, #4]
 800dfa8:	f004 fbc2 	bl	8012730 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800dfac:	3710      	adds	r7, #16
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	bd80      	pop	{r7, pc}
 800dfb2:	bf00      	nop
 800dfb4:	08018d54 	.word	0x08018d54
 800dfb8:	08018ff0 	.word	0x08018ff0
 800dfbc:	08018d98 	.word	0x08018d98
 800dfc0:	08019008 	.word	0x08019008

0800dfc4 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800dfc4:	b480      	push	{r7}
 800dfc6:	b083      	sub	sp, #12
 800dfc8:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800dfca:	2300      	movs	r3, #0
 800dfcc:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800dfce:	4b1e      	ldr	r3, [pc, #120]	@ (800e048 <tcp_new_port+0x84>)
 800dfd0:	881b      	ldrh	r3, [r3, #0]
 800dfd2:	3301      	adds	r3, #1
 800dfd4:	b29a      	uxth	r2, r3
 800dfd6:	4b1c      	ldr	r3, [pc, #112]	@ (800e048 <tcp_new_port+0x84>)
 800dfd8:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800dfda:	4b1b      	ldr	r3, [pc, #108]	@ (800e048 <tcp_new_port+0x84>)
 800dfdc:	881b      	ldrh	r3, [r3, #0]
 800dfde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800dfe2:	4293      	cmp	r3, r2
 800dfe4:	d103      	bne.n	800dfee <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800dfe6:	4b18      	ldr	r3, [pc, #96]	@ (800e048 <tcp_new_port+0x84>)
 800dfe8:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800dfec:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800dfee:	2300      	movs	r3, #0
 800dff0:	71fb      	strb	r3, [r7, #7]
 800dff2:	e01e      	b.n	800e032 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800dff4:	79fb      	ldrb	r3, [r7, #7]
 800dff6:	4a15      	ldr	r2, [pc, #84]	@ (800e04c <tcp_new_port+0x88>)
 800dff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	603b      	str	r3, [r7, #0]
 800e000:	e011      	b.n	800e026 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	8ada      	ldrh	r2, [r3, #22]
 800e006:	4b10      	ldr	r3, [pc, #64]	@ (800e048 <tcp_new_port+0x84>)
 800e008:	881b      	ldrh	r3, [r3, #0]
 800e00a:	429a      	cmp	r2, r3
 800e00c:	d108      	bne.n	800e020 <tcp_new_port+0x5c>
        n++;
 800e00e:	88bb      	ldrh	r3, [r7, #4]
 800e010:	3301      	adds	r3, #1
 800e012:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800e014:	88bb      	ldrh	r3, [r7, #4]
 800e016:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e01a:	d3d8      	bcc.n	800dfce <tcp_new_port+0xa>
          return 0;
 800e01c:	2300      	movs	r3, #0
 800e01e:	e00d      	b.n	800e03c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	68db      	ldr	r3, [r3, #12]
 800e024:	603b      	str	r3, [r7, #0]
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d1ea      	bne.n	800e002 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800e02c:	79fb      	ldrb	r3, [r7, #7]
 800e02e:	3301      	adds	r3, #1
 800e030:	71fb      	strb	r3, [r7, #7]
 800e032:	79fb      	ldrb	r3, [r7, #7]
 800e034:	2b03      	cmp	r3, #3
 800e036:	d9dd      	bls.n	800dff4 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800e038:	4b03      	ldr	r3, [pc, #12]	@ (800e048 <tcp_new_port+0x84>)
 800e03a:	881b      	ldrh	r3, [r3, #0]
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	370c      	adds	r7, #12
 800e040:	46bd      	mov	sp, r7
 800e042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e046:	4770      	bx	lr
 800e048:	20000028 	.word	0x20000028
 800e04c:	0801ada8 	.word	0x0801ada8

0800e050 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800e050:	b5b0      	push	{r4, r5, r7, lr}
 800e052:	b090      	sub	sp, #64	@ 0x40
 800e054:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800e056:	2300      	movs	r3, #0
 800e058:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800e05c:	4b95      	ldr	r3, [pc, #596]	@ (800e2b4 <tcp_slowtmr+0x264>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	3301      	adds	r3, #1
 800e062:	4a94      	ldr	r2, [pc, #592]	@ (800e2b4 <tcp_slowtmr+0x264>)
 800e064:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800e066:	4b94      	ldr	r3, [pc, #592]	@ (800e2b8 <tcp_slowtmr+0x268>)
 800e068:	781b      	ldrb	r3, [r3, #0]
 800e06a:	3301      	adds	r3, #1
 800e06c:	b2da      	uxtb	r2, r3
 800e06e:	4b92      	ldr	r3, [pc, #584]	@ (800e2b8 <tcp_slowtmr+0x268>)
 800e070:	701a      	strb	r2, [r3, #0]
 800e072:	e000      	b.n	800e076 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800e074:	bf00      	nop
  prev = NULL;
 800e076:	2300      	movs	r3, #0
 800e078:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800e07a:	4b90      	ldr	r3, [pc, #576]	@ (800e2bc <tcp_slowtmr+0x26c>)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e080:	e29d      	b.n	800e5be <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800e082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e084:	7d1b      	ldrb	r3, [r3, #20]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d106      	bne.n	800e098 <tcp_slowtmr+0x48>
 800e08a:	4b8d      	ldr	r3, [pc, #564]	@ (800e2c0 <tcp_slowtmr+0x270>)
 800e08c:	f240 42be 	movw	r2, #1214	@ 0x4be
 800e090:	498c      	ldr	r1, [pc, #560]	@ (800e2c4 <tcp_slowtmr+0x274>)
 800e092:	488d      	ldr	r0, [pc, #564]	@ (800e2c8 <tcp_slowtmr+0x278>)
 800e094:	f008 fae8 	bl	8016668 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800e098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e09a:	7d1b      	ldrb	r3, [r3, #20]
 800e09c:	2b01      	cmp	r3, #1
 800e09e:	d106      	bne.n	800e0ae <tcp_slowtmr+0x5e>
 800e0a0:	4b87      	ldr	r3, [pc, #540]	@ (800e2c0 <tcp_slowtmr+0x270>)
 800e0a2:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800e0a6:	4989      	ldr	r1, [pc, #548]	@ (800e2cc <tcp_slowtmr+0x27c>)
 800e0a8:	4887      	ldr	r0, [pc, #540]	@ (800e2c8 <tcp_slowtmr+0x278>)
 800e0aa:	f008 fadd 	bl	8016668 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800e0ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0b0:	7d1b      	ldrb	r3, [r3, #20]
 800e0b2:	2b0a      	cmp	r3, #10
 800e0b4:	d106      	bne.n	800e0c4 <tcp_slowtmr+0x74>
 800e0b6:	4b82      	ldr	r3, [pc, #520]	@ (800e2c0 <tcp_slowtmr+0x270>)
 800e0b8:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800e0bc:	4984      	ldr	r1, [pc, #528]	@ (800e2d0 <tcp_slowtmr+0x280>)
 800e0be:	4882      	ldr	r0, [pc, #520]	@ (800e2c8 <tcp_slowtmr+0x278>)
 800e0c0:	f008 fad2 	bl	8016668 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800e0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0c6:	7f9a      	ldrb	r2, [r3, #30]
 800e0c8:	4b7b      	ldr	r3, [pc, #492]	@ (800e2b8 <tcp_slowtmr+0x268>)
 800e0ca:	781b      	ldrb	r3, [r3, #0]
 800e0cc:	429a      	cmp	r2, r3
 800e0ce:	d105      	bne.n	800e0dc <tcp_slowtmr+0x8c>
      prev = pcb;
 800e0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d6:	68db      	ldr	r3, [r3, #12]
 800e0d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800e0da:	e270      	b.n	800e5be <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800e0dc:	4b76      	ldr	r3, [pc, #472]	@ (800e2b8 <tcp_slowtmr+0x268>)
 800e0de:	781a      	ldrb	r2, [r3, #0]
 800e0e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0e2:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800e0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f2:	7d1b      	ldrb	r3, [r3, #20]
 800e0f4:	2b02      	cmp	r3, #2
 800e0f6:	d10a      	bne.n	800e10e <tcp_slowtmr+0xbe>
 800e0f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e0fe:	2b05      	cmp	r3, #5
 800e100:	d905      	bls.n	800e10e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800e102:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e106:	3301      	adds	r3, #1
 800e108:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e10c:	e11e      	b.n	800e34c <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800e10e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e110:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e114:	2b0b      	cmp	r3, #11
 800e116:	d905      	bls.n	800e124 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800e118:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e11c:	3301      	adds	r3, #1
 800e11e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e122:	e113      	b.n	800e34c <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800e124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e126:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d075      	beq.n	800e21a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800e12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e132:	2b00      	cmp	r3, #0
 800e134:	d006      	beq.n	800e144 <tcp_slowtmr+0xf4>
 800e136:	4b62      	ldr	r3, [pc, #392]	@ (800e2c0 <tcp_slowtmr+0x270>)
 800e138:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800e13c:	4965      	ldr	r1, [pc, #404]	@ (800e2d4 <tcp_slowtmr+0x284>)
 800e13e:	4862      	ldr	r0, [pc, #392]	@ (800e2c8 <tcp_slowtmr+0x278>)
 800e140:	f008 fa92 	bl	8016668 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800e144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d106      	bne.n	800e15a <tcp_slowtmr+0x10a>
 800e14c:	4b5c      	ldr	r3, [pc, #368]	@ (800e2c0 <tcp_slowtmr+0x270>)
 800e14e:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800e152:	4961      	ldr	r1, [pc, #388]	@ (800e2d8 <tcp_slowtmr+0x288>)
 800e154:	485c      	ldr	r0, [pc, #368]	@ (800e2c8 <tcp_slowtmr+0x278>)
 800e156:	f008 fa87 	bl	8016668 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800e15a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e15c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800e160:	2b0b      	cmp	r3, #11
 800e162:	d905      	bls.n	800e170 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800e164:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e168:	3301      	adds	r3, #1
 800e16a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e16e:	e0ed      	b.n	800e34c <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800e170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e172:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e176:	3b01      	subs	r3, #1
 800e178:	4a58      	ldr	r2, [pc, #352]	@ (800e2dc <tcp_slowtmr+0x28c>)
 800e17a:	5cd3      	ldrb	r3, [r2, r3]
 800e17c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800e17e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e180:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e184:	7c7a      	ldrb	r2, [r7, #17]
 800e186:	429a      	cmp	r2, r3
 800e188:	d907      	bls.n	800e19a <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800e18a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e18c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e190:	3301      	adds	r3, #1
 800e192:	b2da      	uxtb	r2, r3
 800e194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e196:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800e19a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e19c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e1a0:	7c7a      	ldrb	r2, [r7, #17]
 800e1a2:	429a      	cmp	r2, r3
 800e1a4:	f200 80d2 	bhi.w	800e34c <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800e1a8:	2301      	movs	r3, #1
 800e1aa:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800e1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d108      	bne.n	800e1c8 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800e1b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e1b8:	f005 f962 	bl	8013480 <tcp_zero_window_probe>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d014      	beq.n	800e1ec <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	623b      	str	r3, [r7, #32]
 800e1c6:	e011      	b.n	800e1ec <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800e1c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1ca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e1ce:	4619      	mov	r1, r3
 800e1d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e1d2:	f004 f827 	bl	8012224 <tcp_split_unsent_seg>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d107      	bne.n	800e1ec <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800e1dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e1de:	f004 faa7 	bl	8012730 <tcp_output>
 800e1e2:	4603      	mov	r3, r0
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d101      	bne.n	800e1ec <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800e1ec:	6a3b      	ldr	r3, [r7, #32]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	f000 80ac 	beq.w	800e34c <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800e1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800e1fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1fe:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e202:	2b06      	cmp	r3, #6
 800e204:	f200 80a2 	bhi.w	800e34c <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800e208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e20a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e20e:	3301      	adds	r3, #1
 800e210:	b2da      	uxtb	r2, r3
 800e212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e214:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800e218:	e098      	b.n	800e34c <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800e21a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e21c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e220:	2b00      	cmp	r3, #0
 800e222:	db0f      	blt.n	800e244 <tcp_slowtmr+0x1f4>
 800e224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e226:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e22a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e22e:	4293      	cmp	r3, r2
 800e230:	d008      	beq.n	800e244 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800e232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e234:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e238:	b29b      	uxth	r3, r3
 800e23a:	3301      	adds	r3, #1
 800e23c:	b29b      	uxth	r3, r3
 800e23e:	b21a      	sxth	r2, r3
 800e240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e242:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800e244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e246:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800e24a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e24c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e250:	429a      	cmp	r2, r3
 800e252:	db7b      	blt.n	800e34c <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800e254:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e256:	f004 fd5f 	bl	8012d18 <tcp_rexmit_rto_prepare>
 800e25a:	4603      	mov	r3, r0
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d007      	beq.n	800e270 <tcp_slowtmr+0x220>
 800e260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e264:	2b00      	cmp	r3, #0
 800e266:	d171      	bne.n	800e34c <tcp_slowtmr+0x2fc>
 800e268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e26a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d06d      	beq.n	800e34c <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800e270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e272:	7d1b      	ldrb	r3, [r3, #20]
 800e274:	2b02      	cmp	r3, #2
 800e276:	d03a      	beq.n	800e2ee <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800e278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e27a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e27e:	2b0c      	cmp	r3, #12
 800e280:	bf28      	it	cs
 800e282:	230c      	movcs	r3, #12
 800e284:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800e286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e288:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800e28c:	10db      	asrs	r3, r3, #3
 800e28e:	b21b      	sxth	r3, r3
 800e290:	461a      	mov	r2, r3
 800e292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e294:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800e298:	4413      	add	r3, r2
 800e29a:	7efa      	ldrb	r2, [r7, #27]
 800e29c:	4910      	ldr	r1, [pc, #64]	@ (800e2e0 <tcp_slowtmr+0x290>)
 800e29e:	5c8a      	ldrb	r2, [r1, r2]
 800e2a0:	4093      	lsls	r3, r2
 800e2a2:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800e2a4:	697b      	ldr	r3, [r7, #20]
 800e2a6:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800e2aa:	4293      	cmp	r3, r2
 800e2ac:	dc1a      	bgt.n	800e2e4 <tcp_slowtmr+0x294>
 800e2ae:	697b      	ldr	r3, [r7, #20]
 800e2b0:	b21a      	sxth	r2, r3
 800e2b2:	e019      	b.n	800e2e8 <tcp_slowtmr+0x298>
 800e2b4:	20013a08 	.word	0x20013a08
 800e2b8:	20013a1e 	.word	0x20013a1e
 800e2bc:	20013a14 	.word	0x20013a14
 800e2c0:	08018d54 	.word	0x08018d54
 800e2c4:	08019098 	.word	0x08019098
 800e2c8:	08018d98 	.word	0x08018d98
 800e2cc:	080190c4 	.word	0x080190c4
 800e2d0:	080190f0 	.word	0x080190f0
 800e2d4:	08019120 	.word	0x08019120
 800e2d8:	08019154 	.word	0x08019154
 800e2dc:	0801ada0 	.word	0x0801ada0
 800e2e0:	0801ad90 	.word	0x0801ad90
 800e2e4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e2e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2ea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800e2ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800e2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2f6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800e2fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2fc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800e300:	4293      	cmp	r3, r2
 800e302:	bf28      	it	cs
 800e304:	4613      	movcs	r3, r2
 800e306:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800e308:	8a7b      	ldrh	r3, [r7, #18]
 800e30a:	085b      	lsrs	r3, r3, #1
 800e30c:	b29a      	uxth	r2, r3
 800e30e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e310:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800e314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e316:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800e31a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e31c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e31e:	005b      	lsls	r3, r3, #1
 800e320:	b29b      	uxth	r3, r3
 800e322:	429a      	cmp	r2, r3
 800e324:	d206      	bcs.n	800e334 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800e326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e328:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e32a:	005b      	lsls	r3, r3, #1
 800e32c:	b29a      	uxth	r2, r3
 800e32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e330:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800e334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e336:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800e338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e33a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800e33e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e340:	2200      	movs	r2, #0
 800e342:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800e346:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e348:	f004 fd56 	bl	8012df8 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800e34c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e34e:	7d1b      	ldrb	r3, [r3, #20]
 800e350:	2b06      	cmp	r3, #6
 800e352:	d111      	bne.n	800e378 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800e354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e356:	8b5b      	ldrh	r3, [r3, #26]
 800e358:	f003 0310 	and.w	r3, r3, #16
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d00b      	beq.n	800e378 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e360:	4b9c      	ldr	r3, [pc, #624]	@ (800e5d4 <tcp_slowtmr+0x584>)
 800e362:	681a      	ldr	r2, [r3, #0]
 800e364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e366:	6a1b      	ldr	r3, [r3, #32]
 800e368:	1ad3      	subs	r3, r2, r3
 800e36a:	2b28      	cmp	r3, #40	@ 0x28
 800e36c:	d904      	bls.n	800e378 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800e36e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e372:	3301      	adds	r3, #1
 800e374:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e37a:	7a5b      	ldrb	r3, [r3, #9]
 800e37c:	f003 0308 	and.w	r3, r3, #8
 800e380:	2b00      	cmp	r3, #0
 800e382:	d04a      	beq.n	800e41a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800e384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e386:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e388:	2b04      	cmp	r3, #4
 800e38a:	d003      	beq.n	800e394 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800e38c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e38e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800e390:	2b07      	cmp	r3, #7
 800e392:	d142      	bne.n	800e41a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e394:	4b8f      	ldr	r3, [pc, #572]	@ (800e5d4 <tcp_slowtmr+0x584>)
 800e396:	681a      	ldr	r2, [r3, #0]
 800e398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e39a:	6a1b      	ldr	r3, [r3, #32]
 800e39c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800e39e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3a0:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e3a4:	4b8c      	ldr	r3, [pc, #560]	@ (800e5d8 <tcp_slowtmr+0x588>)
 800e3a6:	440b      	add	r3, r1
 800e3a8:	498c      	ldr	r1, [pc, #560]	@ (800e5dc <tcp_slowtmr+0x58c>)
 800e3aa:	fba1 1303 	umull	r1, r3, r1, r3
 800e3ae:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d90a      	bls.n	800e3ca <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800e3b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e3b8:	3301      	adds	r3, #1
 800e3ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800e3be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e3c2:	3301      	adds	r3, #1
 800e3c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e3c8:	e027      	b.n	800e41a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e3ca:	4b82      	ldr	r3, [pc, #520]	@ (800e5d4 <tcp_slowtmr+0x584>)
 800e3cc:	681a      	ldr	r2, [r3, #0]
 800e3ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3d0:	6a1b      	ldr	r3, [r3, #32]
 800e3d2:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e3d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3d6:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e3da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3dc:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	4b7f      	ldr	r3, [pc, #508]	@ (800e5e0 <tcp_slowtmr+0x590>)
 800e3e4:	fb00 f303 	mul.w	r3, r0, r3
 800e3e8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e3ea:	497c      	ldr	r1, [pc, #496]	@ (800e5dc <tcp_slowtmr+0x58c>)
 800e3ec:	fba1 1303 	umull	r1, r3, r1, r3
 800e3f0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e3f2:	429a      	cmp	r2, r3
 800e3f4:	d911      	bls.n	800e41a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e3f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e3f8:	f005 f802 	bl	8013400 <tcp_keepalive>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800e402:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e406:	2b00      	cmp	r3, #0
 800e408:	d107      	bne.n	800e41a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e40a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e40c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e410:	3301      	adds	r3, #1
 800e412:	b2da      	uxtb	r2, r3
 800e414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e416:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800e41a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e41c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d011      	beq.n	800e446 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e422:	4b6c      	ldr	r3, [pc, #432]	@ (800e5d4 <tcp_slowtmr+0x584>)
 800e424:	681a      	ldr	r2, [r3, #0]
 800e426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e428:	6a1b      	ldr	r3, [r3, #32]
 800e42a:	1ad2      	subs	r2, r2, r3
 800e42c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e42e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e432:	4619      	mov	r1, r3
 800e434:	460b      	mov	r3, r1
 800e436:	005b      	lsls	r3, r3, #1
 800e438:	440b      	add	r3, r1
 800e43a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e43c:	429a      	cmp	r2, r3
 800e43e:	d302      	bcc.n	800e446 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800e440:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e442:	f000 fec3 	bl	800f1cc <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800e446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e448:	7d1b      	ldrb	r3, [r3, #20]
 800e44a:	2b03      	cmp	r3, #3
 800e44c:	d10b      	bne.n	800e466 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e44e:	4b61      	ldr	r3, [pc, #388]	@ (800e5d4 <tcp_slowtmr+0x584>)
 800e450:	681a      	ldr	r2, [r3, #0]
 800e452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e454:	6a1b      	ldr	r3, [r3, #32]
 800e456:	1ad3      	subs	r3, r2, r3
 800e458:	2b28      	cmp	r3, #40	@ 0x28
 800e45a:	d904      	bls.n	800e466 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800e45c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e460:	3301      	adds	r3, #1
 800e462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800e466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e468:	7d1b      	ldrb	r3, [r3, #20]
 800e46a:	2b09      	cmp	r3, #9
 800e46c:	d10b      	bne.n	800e486 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e46e:	4b59      	ldr	r3, [pc, #356]	@ (800e5d4 <tcp_slowtmr+0x584>)
 800e470:	681a      	ldr	r2, [r3, #0]
 800e472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e474:	6a1b      	ldr	r3, [r3, #32]
 800e476:	1ad3      	subs	r3, r2, r3
 800e478:	2bf0      	cmp	r3, #240	@ 0xf0
 800e47a:	d904      	bls.n	800e486 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800e47c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e480:	3301      	adds	r3, #1
 800e482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800e486:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d060      	beq.n	800e550 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800e48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e494:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800e496:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e498:	f000 fce4 	bl	800ee64 <tcp_pcb_purge>
      if (prev != NULL) {
 800e49c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d010      	beq.n	800e4c4 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800e4a2:	4b50      	ldr	r3, [pc, #320]	@ (800e5e4 <tcp_slowtmr+0x594>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4a8:	429a      	cmp	r2, r3
 800e4aa:	d106      	bne.n	800e4ba <tcp_slowtmr+0x46a>
 800e4ac:	4b4e      	ldr	r3, [pc, #312]	@ (800e5e8 <tcp_slowtmr+0x598>)
 800e4ae:	f240 526d 	movw	r2, #1389	@ 0x56d
 800e4b2:	494e      	ldr	r1, [pc, #312]	@ (800e5ec <tcp_slowtmr+0x59c>)
 800e4b4:	484e      	ldr	r0, [pc, #312]	@ (800e5f0 <tcp_slowtmr+0x5a0>)
 800e4b6:	f008 f8d7 	bl	8016668 <iprintf>
        prev->next = pcb->next;
 800e4ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4bc:	68da      	ldr	r2, [r3, #12]
 800e4be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4c0:	60da      	str	r2, [r3, #12]
 800e4c2:	e00f      	b.n	800e4e4 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800e4c4:	4b47      	ldr	r3, [pc, #284]	@ (800e5e4 <tcp_slowtmr+0x594>)
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4ca:	429a      	cmp	r2, r3
 800e4cc:	d006      	beq.n	800e4dc <tcp_slowtmr+0x48c>
 800e4ce:	4b46      	ldr	r3, [pc, #280]	@ (800e5e8 <tcp_slowtmr+0x598>)
 800e4d0:	f240 5271 	movw	r2, #1393	@ 0x571
 800e4d4:	4947      	ldr	r1, [pc, #284]	@ (800e5f4 <tcp_slowtmr+0x5a4>)
 800e4d6:	4846      	ldr	r0, [pc, #280]	@ (800e5f0 <tcp_slowtmr+0x5a0>)
 800e4d8:	f008 f8c6 	bl	8016668 <iprintf>
        tcp_active_pcbs = pcb->next;
 800e4dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4de:	68db      	ldr	r3, [r3, #12]
 800e4e0:	4a40      	ldr	r2, [pc, #256]	@ (800e5e4 <tcp_slowtmr+0x594>)
 800e4e2:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800e4e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d013      	beq.n	800e514 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4ee:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800e4f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4f2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e4f4:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800e4f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4f8:	3304      	adds	r3, #4
 800e4fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4fc:	8ad2      	ldrh	r2, [r2, #22]
 800e4fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e500:	8b09      	ldrh	r1, [r1, #24]
 800e502:	9102      	str	r1, [sp, #8]
 800e504:	9201      	str	r2, [sp, #4]
 800e506:	9300      	str	r3, [sp, #0]
 800e508:	462b      	mov	r3, r5
 800e50a:	4622      	mov	r2, r4
 800e50c:	4601      	mov	r1, r0
 800e50e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e510:	f004 fec2 	bl	8013298 <tcp_rst>
      err_arg = pcb->callback_arg;
 800e514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e516:	691b      	ldr	r3, [r3, #16]
 800e518:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800e51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e51c:	7d1b      	ldrb	r3, [r3, #20]
 800e51e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800e520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e522:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800e524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e526:	68db      	ldr	r3, [r3, #12]
 800e528:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e52a:	6838      	ldr	r0, [r7, #0]
 800e52c:	f7ff f838 	bl	800d5a0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800e530:	4b31      	ldr	r3, [pc, #196]	@ (800e5f8 <tcp_slowtmr+0x5a8>)
 800e532:	2200      	movs	r2, #0
 800e534:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d004      	beq.n	800e546 <tcp_slowtmr+0x4f6>
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	f06f 010c 	mvn.w	r1, #12
 800e542:	68b8      	ldr	r0, [r7, #8]
 800e544:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800e546:	4b2c      	ldr	r3, [pc, #176]	@ (800e5f8 <tcp_slowtmr+0x5a8>)
 800e548:	781b      	ldrb	r3, [r3, #0]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d037      	beq.n	800e5be <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800e54e:	e592      	b.n	800e076 <tcp_slowtmr+0x26>
      prev = pcb;
 800e550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e552:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e556:	68db      	ldr	r3, [r3, #12]
 800e558:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800e55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e55c:	7f1b      	ldrb	r3, [r3, #28]
 800e55e:	3301      	adds	r3, #1
 800e560:	b2da      	uxtb	r2, r3
 800e562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e564:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800e566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e568:	7f1a      	ldrb	r2, [r3, #28]
 800e56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e56c:	7f5b      	ldrb	r3, [r3, #29]
 800e56e:	429a      	cmp	r2, r3
 800e570:	d325      	bcc.n	800e5be <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800e572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e574:	2200      	movs	r2, #0
 800e576:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800e578:	4b1f      	ldr	r3, [pc, #124]	@ (800e5f8 <tcp_slowtmr+0x5a8>)
 800e57a:	2200      	movs	r2, #0
 800e57c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800e57e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e580:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e584:	2b00      	cmp	r3, #0
 800e586:	d00b      	beq.n	800e5a0 <tcp_slowtmr+0x550>
 800e588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e58a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e58e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e590:	6912      	ldr	r2, [r2, #16]
 800e592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e594:	4610      	mov	r0, r2
 800e596:	4798      	blx	r3
 800e598:	4603      	mov	r3, r0
 800e59a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800e59e:	e002      	b.n	800e5a6 <tcp_slowtmr+0x556>
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800e5a6:	4b14      	ldr	r3, [pc, #80]	@ (800e5f8 <tcp_slowtmr+0x5a8>)
 800e5a8:	781b      	ldrb	r3, [r3, #0]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	f47f ad62 	bne.w	800e074 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800e5b0:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d102      	bne.n	800e5be <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800e5b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e5ba:	f004 f8b9 	bl	8012730 <tcp_output>
  while (pcb != NULL) {
 800e5be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	f47f ad5e 	bne.w	800e082 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800e5ca:	4b0c      	ldr	r3, [pc, #48]	@ (800e5fc <tcp_slowtmr+0x5ac>)
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e5d0:	e069      	b.n	800e6a6 <tcp_slowtmr+0x656>
 800e5d2:	bf00      	nop
 800e5d4:	20013a08 	.word	0x20013a08
 800e5d8:	000a4cb8 	.word	0x000a4cb8
 800e5dc:	10624dd3 	.word	0x10624dd3
 800e5e0:	000124f8 	.word	0x000124f8
 800e5e4:	20013a14 	.word	0x20013a14
 800e5e8:	08018d54 	.word	0x08018d54
 800e5ec:	0801918c 	.word	0x0801918c
 800e5f0:	08018d98 	.word	0x08018d98
 800e5f4:	080191b8 	.word	0x080191b8
 800e5f8:	20013a1c 	.word	0x20013a1c
 800e5fc:	20013a18 	.word	0x20013a18
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e602:	7d1b      	ldrb	r3, [r3, #20]
 800e604:	2b0a      	cmp	r3, #10
 800e606:	d006      	beq.n	800e616 <tcp_slowtmr+0x5c6>
 800e608:	4b2b      	ldr	r3, [pc, #172]	@ (800e6b8 <tcp_slowtmr+0x668>)
 800e60a:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800e60e:	492b      	ldr	r1, [pc, #172]	@ (800e6bc <tcp_slowtmr+0x66c>)
 800e610:	482b      	ldr	r0, [pc, #172]	@ (800e6c0 <tcp_slowtmr+0x670>)
 800e612:	f008 f829 	bl	8016668 <iprintf>
    pcb_remove = 0;
 800e616:	2300      	movs	r3, #0
 800e618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e61c:	4b29      	ldr	r3, [pc, #164]	@ (800e6c4 <tcp_slowtmr+0x674>)
 800e61e:	681a      	ldr	r2, [r3, #0]
 800e620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e622:	6a1b      	ldr	r3, [r3, #32]
 800e624:	1ad3      	subs	r3, r2, r3
 800e626:	2bf0      	cmp	r3, #240	@ 0xf0
 800e628:	d904      	bls.n	800e634 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800e62a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e62e:	3301      	adds	r3, #1
 800e630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800e634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d02f      	beq.n	800e69c <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800e63c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e63e:	f000 fc11 	bl	800ee64 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800e642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e644:	2b00      	cmp	r3, #0
 800e646:	d010      	beq.n	800e66a <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800e648:	4b1f      	ldr	r3, [pc, #124]	@ (800e6c8 <tcp_slowtmr+0x678>)
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e64e:	429a      	cmp	r2, r3
 800e650:	d106      	bne.n	800e660 <tcp_slowtmr+0x610>
 800e652:	4b19      	ldr	r3, [pc, #100]	@ (800e6b8 <tcp_slowtmr+0x668>)
 800e654:	f240 52af 	movw	r2, #1455	@ 0x5af
 800e658:	491c      	ldr	r1, [pc, #112]	@ (800e6cc <tcp_slowtmr+0x67c>)
 800e65a:	4819      	ldr	r0, [pc, #100]	@ (800e6c0 <tcp_slowtmr+0x670>)
 800e65c:	f008 f804 	bl	8016668 <iprintf>
        prev->next = pcb->next;
 800e660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e662:	68da      	ldr	r2, [r3, #12]
 800e664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e666:	60da      	str	r2, [r3, #12]
 800e668:	e00f      	b.n	800e68a <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800e66a:	4b17      	ldr	r3, [pc, #92]	@ (800e6c8 <tcp_slowtmr+0x678>)
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e670:	429a      	cmp	r2, r3
 800e672:	d006      	beq.n	800e682 <tcp_slowtmr+0x632>
 800e674:	4b10      	ldr	r3, [pc, #64]	@ (800e6b8 <tcp_slowtmr+0x668>)
 800e676:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800e67a:	4915      	ldr	r1, [pc, #84]	@ (800e6d0 <tcp_slowtmr+0x680>)
 800e67c:	4810      	ldr	r0, [pc, #64]	@ (800e6c0 <tcp_slowtmr+0x670>)
 800e67e:	f007 fff3 	bl	8016668 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800e682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e684:	68db      	ldr	r3, [r3, #12]
 800e686:	4a10      	ldr	r2, [pc, #64]	@ (800e6c8 <tcp_slowtmr+0x678>)
 800e688:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800e68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e68c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800e68e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e690:	68db      	ldr	r3, [r3, #12]
 800e692:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e694:	69f8      	ldr	r0, [r7, #28]
 800e696:	f7fe ff83 	bl	800d5a0 <tcp_free>
 800e69a:	e004      	b.n	800e6a6 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800e69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e69e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6a2:	68db      	ldr	r3, [r3, #12]
 800e6a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e6a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d1a9      	bne.n	800e600 <tcp_slowtmr+0x5b0>
    }
  }
}
 800e6ac:	bf00      	nop
 800e6ae:	bf00      	nop
 800e6b0:	3730      	adds	r7, #48	@ 0x30
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	bdb0      	pop	{r4, r5, r7, pc}
 800e6b6:	bf00      	nop
 800e6b8:	08018d54 	.word	0x08018d54
 800e6bc:	080191e4 	.word	0x080191e4
 800e6c0:	08018d98 	.word	0x08018d98
 800e6c4:	20013a08 	.word	0x20013a08
 800e6c8:	20013a18 	.word	0x20013a18
 800e6cc:	08019214 	.word	0x08019214
 800e6d0:	0801923c 	.word	0x0801923c

0800e6d4 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b082      	sub	sp, #8
 800e6d8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800e6da:	4b2d      	ldr	r3, [pc, #180]	@ (800e790 <tcp_fasttmr+0xbc>)
 800e6dc:	781b      	ldrb	r3, [r3, #0]
 800e6de:	3301      	adds	r3, #1
 800e6e0:	b2da      	uxtb	r2, r3
 800e6e2:	4b2b      	ldr	r3, [pc, #172]	@ (800e790 <tcp_fasttmr+0xbc>)
 800e6e4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800e6e6:	4b2b      	ldr	r3, [pc, #172]	@ (800e794 <tcp_fasttmr+0xc0>)
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e6ec:	e048      	b.n	800e780 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	7f9a      	ldrb	r2, [r3, #30]
 800e6f2:	4b27      	ldr	r3, [pc, #156]	@ (800e790 <tcp_fasttmr+0xbc>)
 800e6f4:	781b      	ldrb	r3, [r3, #0]
 800e6f6:	429a      	cmp	r2, r3
 800e6f8:	d03f      	beq.n	800e77a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800e6fa:	4b25      	ldr	r3, [pc, #148]	@ (800e790 <tcp_fasttmr+0xbc>)
 800e6fc:	781a      	ldrb	r2, [r3, #0]
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	8b5b      	ldrh	r3, [r3, #26]
 800e706:	f003 0301 	and.w	r3, r3, #1
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d010      	beq.n	800e730 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	8b5b      	ldrh	r3, [r3, #26]
 800e712:	f043 0302 	orr.w	r3, r3, #2
 800e716:	b29a      	uxth	r2, r3
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800e71c:	6878      	ldr	r0, [r7, #4]
 800e71e:	f004 f807 	bl	8012730 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	8b5b      	ldrh	r3, [r3, #26]
 800e726:	f023 0303 	bic.w	r3, r3, #3
 800e72a:	b29a      	uxth	r2, r3
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	8b5b      	ldrh	r3, [r3, #26]
 800e734:	f003 0308 	and.w	r3, r3, #8
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d009      	beq.n	800e750 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	8b5b      	ldrh	r3, [r3, #26]
 800e740:	f023 0308 	bic.w	r3, r3, #8
 800e744:	b29a      	uxth	r2, r3
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f7ff f8bc 	bl	800d8c8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	68db      	ldr	r3, [r3, #12]
 800e754:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d00a      	beq.n	800e774 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800e75e:	4b0e      	ldr	r3, [pc, #56]	@ (800e798 <tcp_fasttmr+0xc4>)
 800e760:	2200      	movs	r2, #0
 800e762:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f000 f819 	bl	800e79c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800e76a:	4b0b      	ldr	r3, [pc, #44]	@ (800e798 <tcp_fasttmr+0xc4>)
 800e76c:	781b      	ldrb	r3, [r3, #0]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d000      	beq.n	800e774 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800e772:	e7b8      	b.n	800e6e6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	607b      	str	r3, [r7, #4]
 800e778:	e002      	b.n	800e780 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	68db      	ldr	r3, [r3, #12]
 800e77e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d1b3      	bne.n	800e6ee <tcp_fasttmr+0x1a>
    }
  }
}
 800e786:	bf00      	nop
 800e788:	bf00      	nop
 800e78a:	3708      	adds	r7, #8
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd80      	pop	{r7, pc}
 800e790:	20013a1e 	.word	0x20013a1e
 800e794:	20013a14 	.word	0x20013a14
 800e798:	20013a1c 	.word	0x20013a1c

0800e79c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800e79c:	b590      	push	{r4, r7, lr}
 800e79e:	b085      	sub	sp, #20
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d109      	bne.n	800e7be <tcp_process_refused_data+0x22>
 800e7aa:	4b37      	ldr	r3, [pc, #220]	@ (800e888 <tcp_process_refused_data+0xec>)
 800e7ac:	f240 6209 	movw	r2, #1545	@ 0x609
 800e7b0:	4936      	ldr	r1, [pc, #216]	@ (800e88c <tcp_process_refused_data+0xf0>)
 800e7b2:	4837      	ldr	r0, [pc, #220]	@ (800e890 <tcp_process_refused_data+0xf4>)
 800e7b4:	f007 ff58 	bl	8016668 <iprintf>
 800e7b8:	f06f 030f 	mvn.w	r3, #15
 800e7bc:	e060      	b.n	800e880 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e7c2:	7b5b      	ldrb	r3, [r3, #13]
 800e7c4:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e7ca:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	2200      	movs	r2, #0
 800e7d0:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d00b      	beq.n	800e7f4 <tcp_process_refused_data+0x58>
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	6918      	ldr	r0, [r3, #16]
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	68ba      	ldr	r2, [r7, #8]
 800e7ea:	6879      	ldr	r1, [r7, #4]
 800e7ec:	47a0      	blx	r4
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	73fb      	strb	r3, [r7, #15]
 800e7f2:	e007      	b.n	800e804 <tcp_process_refused_data+0x68>
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	68ba      	ldr	r2, [r7, #8]
 800e7f8:	6879      	ldr	r1, [r7, #4]
 800e7fa:	2000      	movs	r0, #0
 800e7fc:	f000 f8c2 	bl	800e984 <tcp_recv_null>
 800e800:	4603      	mov	r3, r0
 800e802:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800e804:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d12a      	bne.n	800e862 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800e80c:	7bbb      	ldrb	r3, [r7, #14]
 800e80e:	f003 0320 	and.w	r3, r3, #32
 800e812:	2b00      	cmp	r3, #0
 800e814:	d033      	beq.n	800e87e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e81a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800e81e:	d005      	beq.n	800e82c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e824:	3301      	adds	r3, #1
 800e826:	b29a      	uxth	r2, r3
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e832:	2b00      	cmp	r3, #0
 800e834:	d00b      	beq.n	800e84e <tcp_process_refused_data+0xb2>
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	6918      	ldr	r0, [r3, #16]
 800e840:	2300      	movs	r3, #0
 800e842:	2200      	movs	r2, #0
 800e844:	6879      	ldr	r1, [r7, #4]
 800e846:	47a0      	blx	r4
 800e848:	4603      	mov	r3, r0
 800e84a:	73fb      	strb	r3, [r7, #15]
 800e84c:	e001      	b.n	800e852 <tcp_process_refused_data+0xb6>
 800e84e:	2300      	movs	r3, #0
 800e850:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800e852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e856:	f113 0f0d 	cmn.w	r3, #13
 800e85a:	d110      	bne.n	800e87e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800e85c:	f06f 030c 	mvn.w	r3, #12
 800e860:	e00e      	b.n	800e880 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800e862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e866:	f113 0f0d 	cmn.w	r3, #13
 800e86a:	d102      	bne.n	800e872 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800e86c:	f06f 030c 	mvn.w	r3, #12
 800e870:	e006      	b.n	800e880 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	68ba      	ldr	r2, [r7, #8]
 800e876:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800e878:	f06f 0304 	mvn.w	r3, #4
 800e87c:	e000      	b.n	800e880 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800e87e:	2300      	movs	r3, #0
}
 800e880:	4618      	mov	r0, r3
 800e882:	3714      	adds	r7, #20
 800e884:	46bd      	mov	sp, r7
 800e886:	bd90      	pop	{r4, r7, pc}
 800e888:	08018d54 	.word	0x08018d54
 800e88c:	08019264 	.word	0x08019264
 800e890:	08018d98 	.word	0x08018d98

0800e894 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b084      	sub	sp, #16
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800e89c:	e007      	b.n	800e8ae <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800e8a4:	6878      	ldr	r0, [r7, #4]
 800e8a6:	f000 f80a 	bl	800e8be <tcp_seg_free>
    seg = next;
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d1f4      	bne.n	800e89e <tcp_segs_free+0xa>
  }
}
 800e8b4:	bf00      	nop
 800e8b6:	bf00      	nop
 800e8b8:	3710      	adds	r7, #16
 800e8ba:	46bd      	mov	sp, r7
 800e8bc:	bd80      	pop	{r7, pc}

0800e8be <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800e8be:	b580      	push	{r7, lr}
 800e8c0:	b082      	sub	sp, #8
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d00c      	beq.n	800e8e6 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	685b      	ldr	r3, [r3, #4]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d004      	beq.n	800e8de <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	685b      	ldr	r3, [r3, #4]
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f7fe fbb5 	bl	800d048 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800e8de:	6879      	ldr	r1, [r7, #4]
 800e8e0:	2003      	movs	r0, #3
 800e8e2:	f7fd fd0d 	bl	800c300 <memp_free>
  }
}
 800e8e6:	bf00      	nop
 800e8e8:	3708      	adds	r7, #8
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}
	...

0800e8f0 <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b082      	sub	sp, #8
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
 800e8f8:	460b      	mov	r3, r1
 800e8fa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d107      	bne.n	800e912 <tcp_setprio+0x22>
 800e902:	4b07      	ldr	r3, [pc, #28]	@ (800e920 <tcp_setprio+0x30>)
 800e904:	f44f 62ce 	mov.w	r2, #1648	@ 0x670
 800e908:	4906      	ldr	r1, [pc, #24]	@ (800e924 <tcp_setprio+0x34>)
 800e90a:	4807      	ldr	r0, [pc, #28]	@ (800e928 <tcp_setprio+0x38>)
 800e90c:	f007 feac 	bl	8016668 <iprintf>
 800e910:	e002      	b.n	800e918 <tcp_setprio+0x28>

  pcb->prio = prio;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	78fa      	ldrb	r2, [r7, #3]
 800e916:	755a      	strb	r2, [r3, #21]
}
 800e918:	3708      	adds	r7, #8
 800e91a:	46bd      	mov	sp, r7
 800e91c:	bd80      	pop	{r7, pc}
 800e91e:	bf00      	nop
 800e920:	08018d54 	.word	0x08018d54
 800e924:	0801928c 	.word	0x0801928c
 800e928:	08018d98 	.word	0x08018d98

0800e92c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b084      	sub	sp, #16
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d106      	bne.n	800e948 <tcp_seg_copy+0x1c>
 800e93a:	4b0f      	ldr	r3, [pc, #60]	@ (800e978 <tcp_seg_copy+0x4c>)
 800e93c:	f240 6282 	movw	r2, #1666	@ 0x682
 800e940:	490e      	ldr	r1, [pc, #56]	@ (800e97c <tcp_seg_copy+0x50>)
 800e942:	480f      	ldr	r0, [pc, #60]	@ (800e980 <tcp_seg_copy+0x54>)
 800e944:	f007 fe90 	bl	8016668 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800e948:	2003      	movs	r0, #3
 800e94a:	f7fd fc63 	bl	800c214 <memp_malloc>
 800e94e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d101      	bne.n	800e95a <tcp_seg_copy+0x2e>
    return NULL;
 800e956:	2300      	movs	r3, #0
 800e958:	e00a      	b.n	800e970 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800e95a:	2210      	movs	r2, #16
 800e95c:	6879      	ldr	r1, [r7, #4]
 800e95e:	68f8      	ldr	r0, [r7, #12]
 800e960:	f008 f903 	bl	8016b6a <memcpy>
  pbuf_ref(cseg->p);
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	685b      	ldr	r3, [r3, #4]
 800e968:	4618      	mov	r0, r3
 800e96a:	f7fe fc13 	bl	800d194 <pbuf_ref>
  return cseg;
 800e96e:	68fb      	ldr	r3, [r7, #12]
}
 800e970:	4618      	mov	r0, r3
 800e972:	3710      	adds	r7, #16
 800e974:	46bd      	mov	sp, r7
 800e976:	bd80      	pop	{r7, pc}
 800e978:	08018d54 	.word	0x08018d54
 800e97c:	080192a8 	.word	0x080192a8
 800e980:	08018d98 	.word	0x08018d98

0800e984 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800e984:	b580      	push	{r7, lr}
 800e986:	b084      	sub	sp, #16
 800e988:	af00      	add	r7, sp, #0
 800e98a:	60f8      	str	r0, [r7, #12]
 800e98c:	60b9      	str	r1, [r7, #8]
 800e98e:	607a      	str	r2, [r7, #4]
 800e990:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800e992:	68bb      	ldr	r3, [r7, #8]
 800e994:	2b00      	cmp	r3, #0
 800e996:	d109      	bne.n	800e9ac <tcp_recv_null+0x28>
 800e998:	4b12      	ldr	r3, [pc, #72]	@ (800e9e4 <tcp_recv_null+0x60>)
 800e99a:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800e99e:	4912      	ldr	r1, [pc, #72]	@ (800e9e8 <tcp_recv_null+0x64>)
 800e9a0:	4812      	ldr	r0, [pc, #72]	@ (800e9ec <tcp_recv_null+0x68>)
 800e9a2:	f007 fe61 	bl	8016668 <iprintf>
 800e9a6:	f06f 030f 	mvn.w	r3, #15
 800e9aa:	e016      	b.n	800e9da <tcp_recv_null+0x56>

  if (p != NULL) {
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d009      	beq.n	800e9c6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	891b      	ldrh	r3, [r3, #8]
 800e9b6:	4619      	mov	r1, r3
 800e9b8:	68b8      	ldr	r0, [r7, #8]
 800e9ba:	f7ff fab3 	bl	800df24 <tcp_recved>
    pbuf_free(p);
 800e9be:	6878      	ldr	r0, [r7, #4]
 800e9c0:	f7fe fb42 	bl	800d048 <pbuf_free>
 800e9c4:	e008      	b.n	800e9d8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800e9c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d104      	bne.n	800e9d8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800e9ce:	68b8      	ldr	r0, [r7, #8]
 800e9d0:	f7fe ffe4 	bl	800d99c <tcp_close>
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	e000      	b.n	800e9da <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800e9d8:	2300      	movs	r3, #0
}
 800e9da:	4618      	mov	r0, r3
 800e9dc:	3710      	adds	r7, #16
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bd80      	pop	{r7, pc}
 800e9e2:	bf00      	nop
 800e9e4:	08018d54 	.word	0x08018d54
 800e9e8:	080192c4 	.word	0x080192c4
 800e9ec:	08018d98 	.word	0x08018d98

0800e9f0 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b086      	sub	sp, #24
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e9fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	db01      	blt.n	800ea06 <tcp_kill_prio+0x16>
 800ea02:	79fb      	ldrb	r3, [r7, #7]
 800ea04:	e000      	b.n	800ea08 <tcp_kill_prio+0x18>
 800ea06:	237f      	movs	r3, #127	@ 0x7f
 800ea08:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800ea0a:	7afb      	ldrb	r3, [r7, #11]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d034      	beq.n	800ea7a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800ea10:	7afb      	ldrb	r3, [r7, #11]
 800ea12:	3b01      	subs	r3, #1
 800ea14:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800ea16:	2300      	movs	r3, #0
 800ea18:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ea1e:	4b19      	ldr	r3, [pc, #100]	@ (800ea84 <tcp_kill_prio+0x94>)
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	617b      	str	r3, [r7, #20]
 800ea24:	e01f      	b.n	800ea66 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800ea26:	697b      	ldr	r3, [r7, #20]
 800ea28:	7d5b      	ldrb	r3, [r3, #21]
 800ea2a:	7afa      	ldrb	r2, [r7, #11]
 800ea2c:	429a      	cmp	r2, r3
 800ea2e:	d80c      	bhi.n	800ea4a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ea30:	697b      	ldr	r3, [r7, #20]
 800ea32:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800ea34:	7afa      	ldrb	r2, [r7, #11]
 800ea36:	429a      	cmp	r2, r3
 800ea38:	d112      	bne.n	800ea60 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ea3a:	4b13      	ldr	r3, [pc, #76]	@ (800ea88 <tcp_kill_prio+0x98>)
 800ea3c:	681a      	ldr	r2, [r3, #0]
 800ea3e:	697b      	ldr	r3, [r7, #20]
 800ea40:	6a1b      	ldr	r3, [r3, #32]
 800ea42:	1ad3      	subs	r3, r2, r3
 800ea44:	68fa      	ldr	r2, [r7, #12]
 800ea46:	429a      	cmp	r2, r3
 800ea48:	d80a      	bhi.n	800ea60 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800ea4a:	4b0f      	ldr	r3, [pc, #60]	@ (800ea88 <tcp_kill_prio+0x98>)
 800ea4c:	681a      	ldr	r2, [r3, #0]
 800ea4e:	697b      	ldr	r3, [r7, #20]
 800ea50:	6a1b      	ldr	r3, [r3, #32]
 800ea52:	1ad3      	subs	r3, r2, r3
 800ea54:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800ea56:	697b      	ldr	r3, [r7, #20]
 800ea58:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800ea5a:	697b      	ldr	r3, [r7, #20]
 800ea5c:	7d5b      	ldrb	r3, [r3, #21]
 800ea5e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ea60:	697b      	ldr	r3, [r7, #20]
 800ea62:	68db      	ldr	r3, [r3, #12]
 800ea64:	617b      	str	r3, [r7, #20]
 800ea66:	697b      	ldr	r3, [r7, #20]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d1dc      	bne.n	800ea26 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800ea6c:	693b      	ldr	r3, [r7, #16]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d004      	beq.n	800ea7c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ea72:	6938      	ldr	r0, [r7, #16]
 800ea74:	f7ff f87c 	bl	800db70 <tcp_abort>
 800ea78:	e000      	b.n	800ea7c <tcp_kill_prio+0x8c>
    return;
 800ea7a:	bf00      	nop
  }
}
 800ea7c:	3718      	adds	r7, #24
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	bd80      	pop	{r7, pc}
 800ea82:	bf00      	nop
 800ea84:	20013a14 	.word	0x20013a14
 800ea88:	20013a08 	.word	0x20013a08

0800ea8c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b086      	sub	sp, #24
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	4603      	mov	r3, r0
 800ea94:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800ea96:	79fb      	ldrb	r3, [r7, #7]
 800ea98:	2b08      	cmp	r3, #8
 800ea9a:	d009      	beq.n	800eab0 <tcp_kill_state+0x24>
 800ea9c:	79fb      	ldrb	r3, [r7, #7]
 800ea9e:	2b09      	cmp	r3, #9
 800eaa0:	d006      	beq.n	800eab0 <tcp_kill_state+0x24>
 800eaa2:	4b1a      	ldr	r3, [pc, #104]	@ (800eb0c <tcp_kill_state+0x80>)
 800eaa4:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800eaa8:	4919      	ldr	r1, [pc, #100]	@ (800eb10 <tcp_kill_state+0x84>)
 800eaaa:	481a      	ldr	r0, [pc, #104]	@ (800eb14 <tcp_kill_state+0x88>)
 800eaac:	f007 fddc 	bl	8016668 <iprintf>

  inactivity = 0;
 800eab0:	2300      	movs	r3, #0
 800eab2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800eab4:	2300      	movs	r3, #0
 800eab6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eab8:	4b17      	ldr	r3, [pc, #92]	@ (800eb18 <tcp_kill_state+0x8c>)
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	617b      	str	r3, [r7, #20]
 800eabe:	e017      	b.n	800eaf0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800eac0:	697b      	ldr	r3, [r7, #20]
 800eac2:	7d1b      	ldrb	r3, [r3, #20]
 800eac4:	79fa      	ldrb	r2, [r7, #7]
 800eac6:	429a      	cmp	r2, r3
 800eac8:	d10f      	bne.n	800eaea <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800eaca:	4b14      	ldr	r3, [pc, #80]	@ (800eb1c <tcp_kill_state+0x90>)
 800eacc:	681a      	ldr	r2, [r3, #0]
 800eace:	697b      	ldr	r3, [r7, #20]
 800ead0:	6a1b      	ldr	r3, [r3, #32]
 800ead2:	1ad3      	subs	r3, r2, r3
 800ead4:	68fa      	ldr	r2, [r7, #12]
 800ead6:	429a      	cmp	r2, r3
 800ead8:	d807      	bhi.n	800eaea <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800eada:	4b10      	ldr	r3, [pc, #64]	@ (800eb1c <tcp_kill_state+0x90>)
 800eadc:	681a      	ldr	r2, [r3, #0]
 800eade:	697b      	ldr	r3, [r7, #20]
 800eae0:	6a1b      	ldr	r3, [r3, #32]
 800eae2:	1ad3      	subs	r3, r2, r3
 800eae4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800eae6:	697b      	ldr	r3, [r7, #20]
 800eae8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eaea:	697b      	ldr	r3, [r7, #20]
 800eaec:	68db      	ldr	r3, [r3, #12]
 800eaee:	617b      	str	r3, [r7, #20]
 800eaf0:	697b      	ldr	r3, [r7, #20]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d1e4      	bne.n	800eac0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800eaf6:	693b      	ldr	r3, [r7, #16]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d003      	beq.n	800eb04 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800eafc:	2100      	movs	r1, #0
 800eafe:	6938      	ldr	r0, [r7, #16]
 800eb00:	f7fe ff78 	bl	800d9f4 <tcp_abandon>
  }
}
 800eb04:	bf00      	nop
 800eb06:	3718      	adds	r7, #24
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bd80      	pop	{r7, pc}
 800eb0c:	08018d54 	.word	0x08018d54
 800eb10:	080192e0 	.word	0x080192e0
 800eb14:	08018d98 	.word	0x08018d98
 800eb18:	20013a14 	.word	0x20013a14
 800eb1c:	20013a08 	.word	0x20013a08

0800eb20 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b084      	sub	sp, #16
 800eb24:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800eb26:	2300      	movs	r3, #0
 800eb28:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800eb2e:	4b12      	ldr	r3, [pc, #72]	@ (800eb78 <tcp_kill_timewait+0x58>)
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	60fb      	str	r3, [r7, #12]
 800eb34:	e012      	b.n	800eb5c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800eb36:	4b11      	ldr	r3, [pc, #68]	@ (800eb7c <tcp_kill_timewait+0x5c>)
 800eb38:	681a      	ldr	r2, [r3, #0]
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	6a1b      	ldr	r3, [r3, #32]
 800eb3e:	1ad3      	subs	r3, r2, r3
 800eb40:	687a      	ldr	r2, [r7, #4]
 800eb42:	429a      	cmp	r2, r3
 800eb44:	d807      	bhi.n	800eb56 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800eb46:	4b0d      	ldr	r3, [pc, #52]	@ (800eb7c <tcp_kill_timewait+0x5c>)
 800eb48:	681a      	ldr	r2, [r3, #0]
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	6a1b      	ldr	r3, [r3, #32]
 800eb4e:	1ad3      	subs	r3, r2, r3
 800eb50:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	68db      	ldr	r3, [r3, #12]
 800eb5a:	60fb      	str	r3, [r7, #12]
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d1e9      	bne.n	800eb36 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800eb62:	68bb      	ldr	r3, [r7, #8]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d002      	beq.n	800eb6e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800eb68:	68b8      	ldr	r0, [r7, #8]
 800eb6a:	f7ff f801 	bl	800db70 <tcp_abort>
  }
}
 800eb6e:	bf00      	nop
 800eb70:	3710      	adds	r7, #16
 800eb72:	46bd      	mov	sp, r7
 800eb74:	bd80      	pop	{r7, pc}
 800eb76:	bf00      	nop
 800eb78:	20013a18 	.word	0x20013a18
 800eb7c:	20013a08 	.word	0x20013a08

0800eb80 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b082      	sub	sp, #8
 800eb84:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800eb86:	4b10      	ldr	r3, [pc, #64]	@ (800ebc8 <tcp_handle_closepend+0x48>)
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800eb8c:	e014      	b.n	800ebb8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	68db      	ldr	r3, [r3, #12]
 800eb92:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	8b5b      	ldrh	r3, [r3, #26]
 800eb98:	f003 0308 	and.w	r3, r3, #8
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d009      	beq.n	800ebb4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	8b5b      	ldrh	r3, [r3, #26]
 800eba4:	f023 0308 	bic.w	r3, r3, #8
 800eba8:	b29a      	uxth	r2, r3
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	f7fe fe8a 	bl	800d8c8 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800ebb4:	683b      	ldr	r3, [r7, #0]
 800ebb6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d1e7      	bne.n	800eb8e <tcp_handle_closepend+0xe>
  }
}
 800ebbe:	bf00      	nop
 800ebc0:	bf00      	nop
 800ebc2:	3708      	adds	r7, #8
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd80      	pop	{r7, pc}
 800ebc8:	20013a14 	.word	0x20013a14

0800ebcc <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	b084      	sub	sp, #16
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ebd6:	2001      	movs	r0, #1
 800ebd8:	f7fd fb1c 	bl	800c214 <memp_malloc>
 800ebdc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d126      	bne.n	800ec32 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800ebe4:	f7ff ffcc 	bl	800eb80 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800ebe8:	f7ff ff9a 	bl	800eb20 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ebec:	2001      	movs	r0, #1
 800ebee:	f7fd fb11 	bl	800c214 <memp_malloc>
 800ebf2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d11b      	bne.n	800ec32 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800ebfa:	2009      	movs	r0, #9
 800ebfc:	f7ff ff46 	bl	800ea8c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ec00:	2001      	movs	r0, #1
 800ec02:	f7fd fb07 	bl	800c214 <memp_malloc>
 800ec06:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d111      	bne.n	800ec32 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800ec0e:	2008      	movs	r0, #8
 800ec10:	f7ff ff3c 	bl	800ea8c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ec14:	2001      	movs	r0, #1
 800ec16:	f7fd fafd 	bl	800c214 <memp_malloc>
 800ec1a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d107      	bne.n	800ec32 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800ec22:	79fb      	ldrb	r3, [r7, #7]
 800ec24:	4618      	mov	r0, r3
 800ec26:	f7ff fee3 	bl	800e9f0 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ec2a:	2001      	movs	r0, #1
 800ec2c:	f7fd faf2 	bl	800c214 <memp_malloc>
 800ec30:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d03f      	beq.n	800ecb8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800ec38:	229c      	movs	r2, #156	@ 0x9c
 800ec3a:	2100      	movs	r1, #0
 800ec3c:	68f8      	ldr	r0, [r7, #12]
 800ec3e:	f007 fec1 	bl	80169c4 <memset>
    pcb->prio = prio;
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	79fa      	ldrb	r2, [r7, #7]
 800ec46:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800ec4e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800ec58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	22ff      	movs	r2, #255	@ 0xff
 800ec66:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800ec6e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	2206      	movs	r2, #6
 800ec74:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	2206      	movs	r2, #6
 800ec7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ec84:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	2201      	movs	r2, #1
 800ec8a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800ec8e:	4b0d      	ldr	r3, [pc, #52]	@ (800ecc4 <tcp_alloc+0xf8>)
 800ec90:	681a      	ldr	r2, [r3, #0]
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800ec96:	4b0c      	ldr	r3, [pc, #48]	@ (800ecc8 <tcp_alloc+0xfc>)
 800ec98:	781a      	ldrb	r2, [r3, #0]
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800eca4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	4a08      	ldr	r2, [pc, #32]	@ (800eccc <tcp_alloc+0x100>)
 800ecac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	4a07      	ldr	r2, [pc, #28]	@ (800ecd0 <tcp_alloc+0x104>)
 800ecb4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800ecb8:	68fb      	ldr	r3, [r7, #12]
}
 800ecba:	4618      	mov	r0, r3
 800ecbc:	3710      	adds	r7, #16
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	bd80      	pop	{r7, pc}
 800ecc2:	bf00      	nop
 800ecc4:	20013a08 	.word	0x20013a08
 800ecc8:	20013a1e 	.word	0x20013a1e
 800eccc:	0800e985 	.word	0x0800e985
 800ecd0:	006ddd00 	.word	0x006ddd00

0800ecd4 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800ecd8:	2040      	movs	r0, #64	@ 0x40
 800ecda:	f7ff ff77 	bl	800ebcc <tcp_alloc>
 800ecde:	4603      	mov	r3, r0
}
 800ece0:	4618      	mov	r0, r3
 800ece2:	bd80      	pop	{r7, pc}

0800ece4 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800ece4:	b480      	push	{r7}
 800ece6:	b083      	sub	sp, #12
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
 800ecec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d002      	beq.n	800ecfa <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	683a      	ldr	r2, [r7, #0]
 800ecf8:	611a      	str	r2, [r3, #16]
  }
}
 800ecfa:	bf00      	nop
 800ecfc:	370c      	adds	r7, #12
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed04:	4770      	bx	lr
	...

0800ed08 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b082      	sub	sp, #8
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	6078      	str	r0, [r7, #4]
 800ed10:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d00e      	beq.n	800ed36 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	7d1b      	ldrb	r3, [r3, #20]
 800ed1c:	2b01      	cmp	r3, #1
 800ed1e:	d106      	bne.n	800ed2e <tcp_recv+0x26>
 800ed20:	4b07      	ldr	r3, [pc, #28]	@ (800ed40 <tcp_recv+0x38>)
 800ed22:	f240 72df 	movw	r2, #2015	@ 0x7df
 800ed26:	4907      	ldr	r1, [pc, #28]	@ (800ed44 <tcp_recv+0x3c>)
 800ed28:	4807      	ldr	r0, [pc, #28]	@ (800ed48 <tcp_recv+0x40>)
 800ed2a:	f007 fc9d 	bl	8016668 <iprintf>
    pcb->recv = recv;
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	683a      	ldr	r2, [r7, #0]
 800ed32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 800ed36:	bf00      	nop
 800ed38:	3708      	adds	r7, #8
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	bd80      	pop	{r7, pc}
 800ed3e:	bf00      	nop
 800ed40:	08018d54 	.word	0x08018d54
 800ed44:	080192f0 	.word	0x080192f0
 800ed48:	08018d98 	.word	0x08018d98

0800ed4c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b082      	sub	sp, #8
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	6078      	str	r0, [r7, #4]
 800ed54:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d00e      	beq.n	800ed7a <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	7d1b      	ldrb	r3, [r3, #20]
 800ed60:	2b01      	cmp	r3, #1
 800ed62:	d106      	bne.n	800ed72 <tcp_sent+0x26>
 800ed64:	4b07      	ldr	r3, [pc, #28]	@ (800ed84 <tcp_sent+0x38>)
 800ed66:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 800ed6a:	4907      	ldr	r1, [pc, #28]	@ (800ed88 <tcp_sent+0x3c>)
 800ed6c:	4807      	ldr	r0, [pc, #28]	@ (800ed8c <tcp_sent+0x40>)
 800ed6e:	f007 fc7b 	bl	8016668 <iprintf>
    pcb->sent = sent;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	683a      	ldr	r2, [r7, #0]
 800ed76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 800ed7a:	bf00      	nop
 800ed7c:	3708      	adds	r7, #8
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	bd80      	pop	{r7, pc}
 800ed82:	bf00      	nop
 800ed84:	08018d54 	.word	0x08018d54
 800ed88:	08019318 	.word	0x08019318
 800ed8c:	08018d98 	.word	0x08018d98

0800ed90 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800ed90:	b580      	push	{r7, lr}
 800ed92:	b082      	sub	sp, #8
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	6078      	str	r0, [r7, #4]
 800ed98:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d00e      	beq.n	800edbe <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	7d1b      	ldrb	r3, [r3, #20]
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	d106      	bne.n	800edb6 <tcp_err+0x26>
 800eda8:	4b07      	ldr	r3, [pc, #28]	@ (800edc8 <tcp_err+0x38>)
 800edaa:	f640 020d 	movw	r2, #2061	@ 0x80d
 800edae:	4907      	ldr	r1, [pc, #28]	@ (800edcc <tcp_err+0x3c>)
 800edb0:	4807      	ldr	r0, [pc, #28]	@ (800edd0 <tcp_err+0x40>)
 800edb2:	f007 fc59 	bl	8016668 <iprintf>
    pcb->errf = err;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	683a      	ldr	r2, [r7, #0]
 800edba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 800edbe:	bf00      	nop
 800edc0:	3708      	adds	r7, #8
 800edc2:	46bd      	mov	sp, r7
 800edc4:	bd80      	pop	{r7, pc}
 800edc6:	bf00      	nop
 800edc8:	08018d54 	.word	0x08018d54
 800edcc:	08019340 	.word	0x08019340
 800edd0:	08018d98 	.word	0x08018d98

0800edd4 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 800edd4:	b480      	push	{r7}
 800edd6:	b085      	sub	sp, #20
 800edd8:	af00      	add	r7, sp, #0
 800edda:	6078      	str	r0, [r7, #4]
 800eddc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d008      	beq.n	800edf6 <tcp_accept+0x22>
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	7d1b      	ldrb	r3, [r3, #20]
 800ede8:	2b01      	cmp	r3, #1
 800edea:	d104      	bne.n	800edf6 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	683a      	ldr	r2, [r7, #0]
 800edf4:	619a      	str	r2, [r3, #24]
  }
}
 800edf6:	bf00      	nop
 800edf8:	3714      	adds	r7, #20
 800edfa:	46bd      	mov	sp, r7
 800edfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee00:	4770      	bx	lr
	...

0800ee04 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b084      	sub	sp, #16
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	60f8      	str	r0, [r7, #12]
 800ee0c:	60b9      	str	r1, [r7, #8]
 800ee0e:	4613      	mov	r3, r2
 800ee10:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d107      	bne.n	800ee28 <tcp_poll+0x24>
 800ee18:	4b0e      	ldr	r3, [pc, #56]	@ (800ee54 <tcp_poll+0x50>)
 800ee1a:	f640 023d 	movw	r2, #2109	@ 0x83d
 800ee1e:	490e      	ldr	r1, [pc, #56]	@ (800ee58 <tcp_poll+0x54>)
 800ee20:	480e      	ldr	r0, [pc, #56]	@ (800ee5c <tcp_poll+0x58>)
 800ee22:	f007 fc21 	bl	8016668 <iprintf>
 800ee26:	e011      	b.n	800ee4c <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	7d1b      	ldrb	r3, [r3, #20]
 800ee2c:	2b01      	cmp	r3, #1
 800ee2e:	d106      	bne.n	800ee3e <tcp_poll+0x3a>
 800ee30:	4b08      	ldr	r3, [pc, #32]	@ (800ee54 <tcp_poll+0x50>)
 800ee32:	f640 023e 	movw	r2, #2110	@ 0x83e
 800ee36:	490a      	ldr	r1, [pc, #40]	@ (800ee60 <tcp_poll+0x5c>)
 800ee38:	4808      	ldr	r0, [pc, #32]	@ (800ee5c <tcp_poll+0x58>)
 800ee3a:	f007 fc15 	bl	8016668 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	68ba      	ldr	r2, [r7, #8]
 800ee42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	79fa      	ldrb	r2, [r7, #7]
 800ee4a:	775a      	strb	r2, [r3, #29]
}
 800ee4c:	3710      	adds	r7, #16
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}
 800ee52:	bf00      	nop
 800ee54:	08018d54 	.word	0x08018d54
 800ee58:	08019368 	.word	0x08019368
 800ee5c:	08018d98 	.word	0x08018d98
 800ee60:	08019380 	.word	0x08019380

0800ee64 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b082      	sub	sp, #8
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d107      	bne.n	800ee82 <tcp_pcb_purge+0x1e>
 800ee72:	4b21      	ldr	r3, [pc, #132]	@ (800eef8 <tcp_pcb_purge+0x94>)
 800ee74:	f640 0251 	movw	r2, #2129	@ 0x851
 800ee78:	4920      	ldr	r1, [pc, #128]	@ (800eefc <tcp_pcb_purge+0x98>)
 800ee7a:	4821      	ldr	r0, [pc, #132]	@ (800ef00 <tcp_pcb_purge+0x9c>)
 800ee7c:	f007 fbf4 	bl	8016668 <iprintf>
 800ee80:	e037      	b.n	800eef2 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	7d1b      	ldrb	r3, [r3, #20]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d033      	beq.n	800eef2 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800ee8e:	2b0a      	cmp	r3, #10
 800ee90:	d02f      	beq.n	800eef2 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800ee96:	2b01      	cmp	r3, #1
 800ee98:	d02b      	beq.n	800eef2 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d007      	beq.n	800eeb2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eea6:	4618      	mov	r0, r3
 800eea8:	f7fe f8ce 	bl	800d048 <pbuf_free>
      pcb->refused_data = NULL;
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d002      	beq.n	800eec0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800eeba:	6878      	ldr	r0, [r7, #4]
 800eebc:	f000 f986 	bl	800f1cc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eec6:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eecc:	4618      	mov	r0, r3
 800eece:	f7ff fce1 	bl	800e894 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eed6:	4618      	mov	r0, r3
 800eed8:	f7ff fcdc 	bl	800e894 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2200      	movs	r2, #0
 800eee0:	66da      	str	r2, [r3, #108]	@ 0x6c
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	2200      	movs	r2, #0
 800eeee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800eef2:	3708      	adds	r7, #8
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}
 800eef8:	08018d54 	.word	0x08018d54
 800eefc:	080193a0 	.word	0x080193a0
 800ef00:	08018d98 	.word	0x08018d98

0800ef04 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b084      	sub	sp, #16
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
 800ef0c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800ef0e:	683b      	ldr	r3, [r7, #0]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d106      	bne.n	800ef22 <tcp_pcb_remove+0x1e>
 800ef14:	4b3e      	ldr	r3, [pc, #248]	@ (800f010 <tcp_pcb_remove+0x10c>)
 800ef16:	f640 0283 	movw	r2, #2179	@ 0x883
 800ef1a:	493e      	ldr	r1, [pc, #248]	@ (800f014 <tcp_pcb_remove+0x110>)
 800ef1c:	483e      	ldr	r0, [pc, #248]	@ (800f018 <tcp_pcb_remove+0x114>)
 800ef1e:	f007 fba3 	bl	8016668 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d106      	bne.n	800ef36 <tcp_pcb_remove+0x32>
 800ef28:	4b39      	ldr	r3, [pc, #228]	@ (800f010 <tcp_pcb_remove+0x10c>)
 800ef2a:	f640 0284 	movw	r2, #2180	@ 0x884
 800ef2e:	493b      	ldr	r1, [pc, #236]	@ (800f01c <tcp_pcb_remove+0x118>)
 800ef30:	4839      	ldr	r0, [pc, #228]	@ (800f018 <tcp_pcb_remove+0x114>)
 800ef32:	f007 fb99 	bl	8016668 <iprintf>

  TCP_RMV(pcblist, pcb);
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	683a      	ldr	r2, [r7, #0]
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	d105      	bne.n	800ef4c <tcp_pcb_remove+0x48>
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	68da      	ldr	r2, [r3, #12]
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	601a      	str	r2, [r3, #0]
 800ef4a:	e013      	b.n	800ef74 <tcp_pcb_remove+0x70>
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	60fb      	str	r3, [r7, #12]
 800ef52:	e00c      	b.n	800ef6e <tcp_pcb_remove+0x6a>
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	68db      	ldr	r3, [r3, #12]
 800ef58:	683a      	ldr	r2, [r7, #0]
 800ef5a:	429a      	cmp	r2, r3
 800ef5c:	d104      	bne.n	800ef68 <tcp_pcb_remove+0x64>
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	68da      	ldr	r2, [r3, #12]
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	60da      	str	r2, [r3, #12]
 800ef66:	e005      	b.n	800ef74 <tcp_pcb_remove+0x70>
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	68db      	ldr	r3, [r3, #12]
 800ef6c:	60fb      	str	r3, [r7, #12]
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d1ef      	bne.n	800ef54 <tcp_pcb_remove+0x50>
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	2200      	movs	r2, #0
 800ef78:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800ef7a:	6838      	ldr	r0, [r7, #0]
 800ef7c:	f7ff ff72 	bl	800ee64 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800ef80:	683b      	ldr	r3, [r7, #0]
 800ef82:	7d1b      	ldrb	r3, [r3, #20]
 800ef84:	2b0a      	cmp	r3, #10
 800ef86:	d013      	beq.n	800efb0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800ef8c:	2b01      	cmp	r3, #1
 800ef8e:	d00f      	beq.n	800efb0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800ef90:	683b      	ldr	r3, [r7, #0]
 800ef92:	8b5b      	ldrh	r3, [r3, #26]
 800ef94:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d009      	beq.n	800efb0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800ef9c:	683b      	ldr	r3, [r7, #0]
 800ef9e:	8b5b      	ldrh	r3, [r3, #26]
 800efa0:	f043 0302 	orr.w	r3, r3, #2
 800efa4:	b29a      	uxth	r2, r3
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800efaa:	6838      	ldr	r0, [r7, #0]
 800efac:	f003 fbc0 	bl	8012730 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	7d1b      	ldrb	r3, [r3, #20]
 800efb4:	2b01      	cmp	r3, #1
 800efb6:	d020      	beq.n	800effa <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d006      	beq.n	800efce <tcp_pcb_remove+0xca>
 800efc0:	4b13      	ldr	r3, [pc, #76]	@ (800f010 <tcp_pcb_remove+0x10c>)
 800efc2:	f640 0293 	movw	r2, #2195	@ 0x893
 800efc6:	4916      	ldr	r1, [pc, #88]	@ (800f020 <tcp_pcb_remove+0x11c>)
 800efc8:	4813      	ldr	r0, [pc, #76]	@ (800f018 <tcp_pcb_remove+0x114>)
 800efca:	f007 fb4d 	bl	8016668 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800efce:	683b      	ldr	r3, [r7, #0]
 800efd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d006      	beq.n	800efe4 <tcp_pcb_remove+0xe0>
 800efd6:	4b0e      	ldr	r3, [pc, #56]	@ (800f010 <tcp_pcb_remove+0x10c>)
 800efd8:	f640 0294 	movw	r2, #2196	@ 0x894
 800efdc:	4911      	ldr	r1, [pc, #68]	@ (800f024 <tcp_pcb_remove+0x120>)
 800efde:	480e      	ldr	r0, [pc, #56]	@ (800f018 <tcp_pcb_remove+0x114>)
 800efe0:	f007 fb42 	bl	8016668 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800efe4:	683b      	ldr	r3, [r7, #0]
 800efe6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d006      	beq.n	800effa <tcp_pcb_remove+0xf6>
 800efec:	4b08      	ldr	r3, [pc, #32]	@ (800f010 <tcp_pcb_remove+0x10c>)
 800efee:	f640 0296 	movw	r2, #2198	@ 0x896
 800eff2:	490d      	ldr	r1, [pc, #52]	@ (800f028 <tcp_pcb_remove+0x124>)
 800eff4:	4808      	ldr	r0, [pc, #32]	@ (800f018 <tcp_pcb_remove+0x114>)
 800eff6:	f007 fb37 	bl	8016668 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800effa:	683b      	ldr	r3, [r7, #0]
 800effc:	2200      	movs	r2, #0
 800effe:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800f000:	683b      	ldr	r3, [r7, #0]
 800f002:	2200      	movs	r2, #0
 800f004:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800f006:	bf00      	nop
 800f008:	3710      	adds	r7, #16
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bd80      	pop	{r7, pc}
 800f00e:	bf00      	nop
 800f010:	08018d54 	.word	0x08018d54
 800f014:	080193bc 	.word	0x080193bc
 800f018:	08018d98 	.word	0x08018d98
 800f01c:	080193d8 	.word	0x080193d8
 800f020:	080193f8 	.word	0x080193f8
 800f024:	08019410 	.word	0x08019410
 800f028:	0801942c 	.word	0x0801942c

0800f02c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800f02c:	b580      	push	{r7, lr}
 800f02e:	b082      	sub	sp, #8
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d106      	bne.n	800f048 <tcp_next_iss+0x1c>
 800f03a:	4b0a      	ldr	r3, [pc, #40]	@ (800f064 <tcp_next_iss+0x38>)
 800f03c:	f640 02af 	movw	r2, #2223	@ 0x8af
 800f040:	4909      	ldr	r1, [pc, #36]	@ (800f068 <tcp_next_iss+0x3c>)
 800f042:	480a      	ldr	r0, [pc, #40]	@ (800f06c <tcp_next_iss+0x40>)
 800f044:	f007 fb10 	bl	8016668 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800f048:	4b09      	ldr	r3, [pc, #36]	@ (800f070 <tcp_next_iss+0x44>)
 800f04a:	681a      	ldr	r2, [r3, #0]
 800f04c:	4b09      	ldr	r3, [pc, #36]	@ (800f074 <tcp_next_iss+0x48>)
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	4413      	add	r3, r2
 800f052:	4a07      	ldr	r2, [pc, #28]	@ (800f070 <tcp_next_iss+0x44>)
 800f054:	6013      	str	r3, [r2, #0]
  return iss;
 800f056:	4b06      	ldr	r3, [pc, #24]	@ (800f070 <tcp_next_iss+0x44>)
 800f058:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800f05a:	4618      	mov	r0, r3
 800f05c:	3708      	adds	r7, #8
 800f05e:	46bd      	mov	sp, r7
 800f060:	bd80      	pop	{r7, pc}
 800f062:	bf00      	nop
 800f064:	08018d54 	.word	0x08018d54
 800f068:	08019444 	.word	0x08019444
 800f06c:	08018d98 	.word	0x08018d98
 800f070:	2000002c 	.word	0x2000002c
 800f074:	20013a08 	.word	0x20013a08

0800f078 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800f078:	b580      	push	{r7, lr}
 800f07a:	b086      	sub	sp, #24
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	4603      	mov	r3, r0
 800f080:	60b9      	str	r1, [r7, #8]
 800f082:	607a      	str	r2, [r7, #4]
 800f084:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d106      	bne.n	800f09a <tcp_eff_send_mss_netif+0x22>
 800f08c:	4b14      	ldr	r3, [pc, #80]	@ (800f0e0 <tcp_eff_send_mss_netif+0x68>)
 800f08e:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800f092:	4914      	ldr	r1, [pc, #80]	@ (800f0e4 <tcp_eff_send_mss_netif+0x6c>)
 800f094:	4814      	ldr	r0, [pc, #80]	@ (800f0e8 <tcp_eff_send_mss_netif+0x70>)
 800f096:	f007 fae7 	bl	8016668 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800f09a:	68bb      	ldr	r3, [r7, #8]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d101      	bne.n	800f0a4 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800f0a0:	89fb      	ldrh	r3, [r7, #14]
 800f0a2:	e019      	b.n	800f0d8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800f0a4:	68bb      	ldr	r3, [r7, #8]
 800f0a6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f0a8:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800f0aa:	8afb      	ldrh	r3, [r7, #22]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d012      	beq.n	800f0d6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800f0b0:	2328      	movs	r3, #40	@ 0x28
 800f0b2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800f0b4:	8afa      	ldrh	r2, [r7, #22]
 800f0b6:	8abb      	ldrh	r3, [r7, #20]
 800f0b8:	429a      	cmp	r2, r3
 800f0ba:	d904      	bls.n	800f0c6 <tcp_eff_send_mss_netif+0x4e>
 800f0bc:	8afa      	ldrh	r2, [r7, #22]
 800f0be:	8abb      	ldrh	r3, [r7, #20]
 800f0c0:	1ad3      	subs	r3, r2, r3
 800f0c2:	b29b      	uxth	r3, r3
 800f0c4:	e000      	b.n	800f0c8 <tcp_eff_send_mss_netif+0x50>
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800f0ca:	8a7a      	ldrh	r2, [r7, #18]
 800f0cc:	89fb      	ldrh	r3, [r7, #14]
 800f0ce:	4293      	cmp	r3, r2
 800f0d0:	bf28      	it	cs
 800f0d2:	4613      	movcs	r3, r2
 800f0d4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800f0d6:	89fb      	ldrh	r3, [r7, #14]
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3718      	adds	r7, #24
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}
 800f0e0:	08018d54 	.word	0x08018d54
 800f0e4:	08019460 	.word	0x08019460
 800f0e8:	08018d98 	.word	0x08018d98

0800f0ec <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b084      	sub	sp, #16
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
 800f0f4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d119      	bne.n	800f134 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800f100:	4b10      	ldr	r3, [pc, #64]	@ (800f144 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800f102:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800f106:	4910      	ldr	r1, [pc, #64]	@ (800f148 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800f108:	4810      	ldr	r0, [pc, #64]	@ (800f14c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800f10a:	f007 faad 	bl	8016668 <iprintf>

  while (pcb != NULL) {
 800f10e:	e011      	b.n	800f134 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	681a      	ldr	r2, [r3, #0]
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	429a      	cmp	r2, r3
 800f11a:	d108      	bne.n	800f12e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	68db      	ldr	r3, [r3, #12]
 800f120:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800f122:	68f8      	ldr	r0, [r7, #12]
 800f124:	f7fe fd24 	bl	800db70 <tcp_abort>
      pcb = next;
 800f128:	68bb      	ldr	r3, [r7, #8]
 800f12a:	60fb      	str	r3, [r7, #12]
 800f12c:	e002      	b.n	800f134 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	68db      	ldr	r3, [r3, #12]
 800f132:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	2b00      	cmp	r3, #0
 800f138:	d1ea      	bne.n	800f110 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800f13a:	bf00      	nop
 800f13c:	bf00      	nop
 800f13e:	3710      	adds	r7, #16
 800f140:	46bd      	mov	sp, r7
 800f142:	bd80      	pop	{r7, pc}
 800f144:	08018d54 	.word	0x08018d54
 800f148:	08019488 	.word	0x08019488
 800f14c:	08018d98 	.word	0x08018d98

0800f150 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b084      	sub	sp, #16
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
 800f158:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d02a      	beq.n	800f1b6 <tcp_netif_ip_addr_changed+0x66>
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d026      	beq.n	800f1b6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800f168:	4b15      	ldr	r3, [pc, #84]	@ (800f1c0 <tcp_netif_ip_addr_changed+0x70>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	4619      	mov	r1, r3
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f7ff ffbc 	bl	800f0ec <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800f174:	4b13      	ldr	r3, [pc, #76]	@ (800f1c4 <tcp_netif_ip_addr_changed+0x74>)
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	4619      	mov	r1, r3
 800f17a:	6878      	ldr	r0, [r7, #4]
 800f17c:	f7ff ffb6 	bl	800f0ec <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800f180:	683b      	ldr	r3, [r7, #0]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d017      	beq.n	800f1b6 <tcp_netif_ip_addr_changed+0x66>
 800f186:	683b      	ldr	r3, [r7, #0]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d013      	beq.n	800f1b6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f18e:	4b0e      	ldr	r3, [pc, #56]	@ (800f1c8 <tcp_netif_ip_addr_changed+0x78>)
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	60fb      	str	r3, [r7, #12]
 800f194:	e00c      	b.n	800f1b0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	681a      	ldr	r2, [r3, #0]
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	429a      	cmp	r2, r3
 800f1a0:	d103      	bne.n	800f1aa <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	681a      	ldr	r2, [r3, #0]
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	68db      	ldr	r3, [r3, #12]
 800f1ae:	60fb      	str	r3, [r7, #12]
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d1ef      	bne.n	800f196 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800f1b6:	bf00      	nop
 800f1b8:	3710      	adds	r7, #16
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	bd80      	pop	{r7, pc}
 800f1be:	bf00      	nop
 800f1c0:	20013a14 	.word	0x20013a14
 800f1c4:	20013a0c 	.word	0x20013a0c
 800f1c8:	20013a10 	.word	0x20013a10

0800f1cc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800f1cc:	b580      	push	{r7, lr}
 800f1ce:	b082      	sub	sp, #8
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d007      	beq.n	800f1ec <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	f7ff fb57 	bl	800e894 <tcp_segs_free>
    pcb->ooseq = NULL;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2200      	movs	r2, #0
 800f1ea:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800f1ec:	bf00      	nop
 800f1ee:	3708      	adds	r7, #8
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	bd80      	pop	{r7, pc}

0800f1f4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800f1f4:	b590      	push	{r4, r7, lr}
 800f1f6:	b08d      	sub	sp, #52	@ 0x34
 800f1f8:	af04      	add	r7, sp, #16
 800f1fa:	6078      	str	r0, [r7, #4]
 800f1fc:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d105      	bne.n	800f210 <tcp_input+0x1c>
 800f204:	4b9b      	ldr	r3, [pc, #620]	@ (800f474 <tcp_input+0x280>)
 800f206:	2283      	movs	r2, #131	@ 0x83
 800f208:	499b      	ldr	r1, [pc, #620]	@ (800f478 <tcp_input+0x284>)
 800f20a:	489c      	ldr	r0, [pc, #624]	@ (800f47c <tcp_input+0x288>)
 800f20c:	f007 fa2c 	bl	8016668 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	685b      	ldr	r3, [r3, #4]
 800f214:	4a9a      	ldr	r2, [pc, #616]	@ (800f480 <tcp_input+0x28c>)
 800f216:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	895b      	ldrh	r3, [r3, #10]
 800f21c:	2b13      	cmp	r3, #19
 800f21e:	f240 83d1 	bls.w	800f9c4 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f222:	4b98      	ldr	r3, [pc, #608]	@ (800f484 <tcp_input+0x290>)
 800f224:	695b      	ldr	r3, [r3, #20]
 800f226:	4a97      	ldr	r2, [pc, #604]	@ (800f484 <tcp_input+0x290>)
 800f228:	6812      	ldr	r2, [r2, #0]
 800f22a:	4611      	mov	r1, r2
 800f22c:	4618      	mov	r0, r3
 800f22e:	f006 f899 	bl	8015364 <ip4_addr_isbroadcast_u32>
 800f232:	4603      	mov	r3, r0
 800f234:	2b00      	cmp	r3, #0
 800f236:	f040 83c7 	bne.w	800f9c8 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800f23a:	4b92      	ldr	r3, [pc, #584]	@ (800f484 <tcp_input+0x290>)
 800f23c:	695b      	ldr	r3, [r3, #20]
 800f23e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f242:	2be0      	cmp	r3, #224	@ 0xe0
 800f244:	f000 83c0 	beq.w	800f9c8 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800f248:	4b8d      	ldr	r3, [pc, #564]	@ (800f480 <tcp_input+0x28c>)
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	899b      	ldrh	r3, [r3, #12]
 800f24e:	b29b      	uxth	r3, r3
 800f250:	4618      	mov	r0, r3
 800f252:	f7fc fb0b 	bl	800b86c <lwip_htons>
 800f256:	4603      	mov	r3, r0
 800f258:	0b1b      	lsrs	r3, r3, #12
 800f25a:	b29b      	uxth	r3, r3
 800f25c:	b2db      	uxtb	r3, r3
 800f25e:	009b      	lsls	r3, r3, #2
 800f260:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800f262:	7cbb      	ldrb	r3, [r7, #18]
 800f264:	2b13      	cmp	r3, #19
 800f266:	f240 83b1 	bls.w	800f9cc <tcp_input+0x7d8>
 800f26a:	7cbb      	ldrb	r3, [r7, #18]
 800f26c:	b29a      	uxth	r2, r3
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	891b      	ldrh	r3, [r3, #8]
 800f272:	429a      	cmp	r2, r3
 800f274:	f200 83aa 	bhi.w	800f9cc <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f278:	7cbb      	ldrb	r3, [r7, #18]
 800f27a:	b29b      	uxth	r3, r3
 800f27c:	3b14      	subs	r3, #20
 800f27e:	b29a      	uxth	r2, r3
 800f280:	4b81      	ldr	r3, [pc, #516]	@ (800f488 <tcp_input+0x294>)
 800f282:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800f284:	4b81      	ldr	r3, [pc, #516]	@ (800f48c <tcp_input+0x298>)
 800f286:	2200      	movs	r2, #0
 800f288:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	895a      	ldrh	r2, [r3, #10]
 800f28e:	7cbb      	ldrb	r3, [r7, #18]
 800f290:	b29b      	uxth	r3, r3
 800f292:	429a      	cmp	r2, r3
 800f294:	d309      	bcc.n	800f2aa <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800f296:	4b7c      	ldr	r3, [pc, #496]	@ (800f488 <tcp_input+0x294>)
 800f298:	881a      	ldrh	r2, [r3, #0]
 800f29a:	4b7d      	ldr	r3, [pc, #500]	@ (800f490 <tcp_input+0x29c>)
 800f29c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f29e:	7cbb      	ldrb	r3, [r7, #18]
 800f2a0:	4619      	mov	r1, r3
 800f2a2:	6878      	ldr	r0, [r7, #4]
 800f2a4:	f7fd fe4a 	bl	800cf3c <pbuf_remove_header>
 800f2a8:	e04e      	b.n	800f348 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d105      	bne.n	800f2be <tcp_input+0xca>
 800f2b2:	4b70      	ldr	r3, [pc, #448]	@ (800f474 <tcp_input+0x280>)
 800f2b4:	22c2      	movs	r2, #194	@ 0xc2
 800f2b6:	4977      	ldr	r1, [pc, #476]	@ (800f494 <tcp_input+0x2a0>)
 800f2b8:	4870      	ldr	r0, [pc, #448]	@ (800f47c <tcp_input+0x288>)
 800f2ba:	f007 f9d5 	bl	8016668 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800f2be:	2114      	movs	r1, #20
 800f2c0:	6878      	ldr	r0, [r7, #4]
 800f2c2:	f7fd fe3b 	bl	800cf3c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	895a      	ldrh	r2, [r3, #10]
 800f2ca:	4b71      	ldr	r3, [pc, #452]	@ (800f490 <tcp_input+0x29c>)
 800f2cc:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f2ce:	4b6e      	ldr	r3, [pc, #440]	@ (800f488 <tcp_input+0x294>)
 800f2d0:	881a      	ldrh	r2, [r3, #0]
 800f2d2:	4b6f      	ldr	r3, [pc, #444]	@ (800f490 <tcp_input+0x29c>)
 800f2d4:	881b      	ldrh	r3, [r3, #0]
 800f2d6:	1ad3      	subs	r3, r2, r3
 800f2d8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800f2da:	4b6d      	ldr	r3, [pc, #436]	@ (800f490 <tcp_input+0x29c>)
 800f2dc:	881b      	ldrh	r3, [r3, #0]
 800f2de:	4619      	mov	r1, r3
 800f2e0:	6878      	ldr	r0, [r7, #4]
 800f2e2:	f7fd fe2b 	bl	800cf3c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	895b      	ldrh	r3, [r3, #10]
 800f2ec:	8a3a      	ldrh	r2, [r7, #16]
 800f2ee:	429a      	cmp	r2, r3
 800f2f0:	f200 836e 	bhi.w	800f9d0 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	685b      	ldr	r3, [r3, #4]
 800f2fa:	4a64      	ldr	r2, [pc, #400]	@ (800f48c <tcp_input+0x298>)
 800f2fc:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	8a3a      	ldrh	r2, [r7, #16]
 800f304:	4611      	mov	r1, r2
 800f306:	4618      	mov	r0, r3
 800f308:	f7fd fe18 	bl	800cf3c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	891a      	ldrh	r2, [r3, #8]
 800f310:	8a3b      	ldrh	r3, [r7, #16]
 800f312:	1ad3      	subs	r3, r2, r3
 800f314:	b29a      	uxth	r2, r3
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	895b      	ldrh	r3, [r3, #10]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d005      	beq.n	800f32e <tcp_input+0x13a>
 800f322:	4b54      	ldr	r3, [pc, #336]	@ (800f474 <tcp_input+0x280>)
 800f324:	22df      	movs	r2, #223	@ 0xdf
 800f326:	495c      	ldr	r1, [pc, #368]	@ (800f498 <tcp_input+0x2a4>)
 800f328:	4854      	ldr	r0, [pc, #336]	@ (800f47c <tcp_input+0x288>)
 800f32a:	f007 f99d 	bl	8016668 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	891a      	ldrh	r2, [r3, #8]
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	891b      	ldrh	r3, [r3, #8]
 800f338:	429a      	cmp	r2, r3
 800f33a:	d005      	beq.n	800f348 <tcp_input+0x154>
 800f33c:	4b4d      	ldr	r3, [pc, #308]	@ (800f474 <tcp_input+0x280>)
 800f33e:	22e0      	movs	r2, #224	@ 0xe0
 800f340:	4956      	ldr	r1, [pc, #344]	@ (800f49c <tcp_input+0x2a8>)
 800f342:	484e      	ldr	r0, [pc, #312]	@ (800f47c <tcp_input+0x288>)
 800f344:	f007 f990 	bl	8016668 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f348:	4b4d      	ldr	r3, [pc, #308]	@ (800f480 <tcp_input+0x28c>)
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	881b      	ldrh	r3, [r3, #0]
 800f34e:	b29b      	uxth	r3, r3
 800f350:	4a4b      	ldr	r2, [pc, #300]	@ (800f480 <tcp_input+0x28c>)
 800f352:	6814      	ldr	r4, [r2, #0]
 800f354:	4618      	mov	r0, r3
 800f356:	f7fc fa89 	bl	800b86c <lwip_htons>
 800f35a:	4603      	mov	r3, r0
 800f35c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f35e:	4b48      	ldr	r3, [pc, #288]	@ (800f480 <tcp_input+0x28c>)
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	885b      	ldrh	r3, [r3, #2]
 800f364:	b29b      	uxth	r3, r3
 800f366:	4a46      	ldr	r2, [pc, #280]	@ (800f480 <tcp_input+0x28c>)
 800f368:	6814      	ldr	r4, [r2, #0]
 800f36a:	4618      	mov	r0, r3
 800f36c:	f7fc fa7e 	bl	800b86c <lwip_htons>
 800f370:	4603      	mov	r3, r0
 800f372:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f374:	4b42      	ldr	r3, [pc, #264]	@ (800f480 <tcp_input+0x28c>)
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	685b      	ldr	r3, [r3, #4]
 800f37a:	4a41      	ldr	r2, [pc, #260]	@ (800f480 <tcp_input+0x28c>)
 800f37c:	6814      	ldr	r4, [r2, #0]
 800f37e:	4618      	mov	r0, r3
 800f380:	f7fc fa8a 	bl	800b898 <lwip_htonl>
 800f384:	4603      	mov	r3, r0
 800f386:	6063      	str	r3, [r4, #4]
 800f388:	6863      	ldr	r3, [r4, #4]
 800f38a:	4a45      	ldr	r2, [pc, #276]	@ (800f4a0 <tcp_input+0x2ac>)
 800f38c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f38e:	4b3c      	ldr	r3, [pc, #240]	@ (800f480 <tcp_input+0x28c>)
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	689b      	ldr	r3, [r3, #8]
 800f394:	4a3a      	ldr	r2, [pc, #232]	@ (800f480 <tcp_input+0x28c>)
 800f396:	6814      	ldr	r4, [r2, #0]
 800f398:	4618      	mov	r0, r3
 800f39a:	f7fc fa7d 	bl	800b898 <lwip_htonl>
 800f39e:	4603      	mov	r3, r0
 800f3a0:	60a3      	str	r3, [r4, #8]
 800f3a2:	68a3      	ldr	r3, [r4, #8]
 800f3a4:	4a3f      	ldr	r2, [pc, #252]	@ (800f4a4 <tcp_input+0x2b0>)
 800f3a6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f3a8:	4b35      	ldr	r3, [pc, #212]	@ (800f480 <tcp_input+0x28c>)
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	89db      	ldrh	r3, [r3, #14]
 800f3ae:	b29b      	uxth	r3, r3
 800f3b0:	4a33      	ldr	r2, [pc, #204]	@ (800f480 <tcp_input+0x28c>)
 800f3b2:	6814      	ldr	r4, [r2, #0]
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	f7fc fa59 	bl	800b86c <lwip_htons>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800f3be:	4b30      	ldr	r3, [pc, #192]	@ (800f480 <tcp_input+0x28c>)
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	899b      	ldrh	r3, [r3, #12]
 800f3c4:	b29b      	uxth	r3, r3
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	f7fc fa50 	bl	800b86c <lwip_htons>
 800f3cc:	4603      	mov	r3, r0
 800f3ce:	b2db      	uxtb	r3, r3
 800f3d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f3d4:	b2da      	uxtb	r2, r3
 800f3d6:	4b34      	ldr	r3, [pc, #208]	@ (800f4a8 <tcp_input+0x2b4>)
 800f3d8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	891a      	ldrh	r2, [r3, #8]
 800f3de:	4b33      	ldr	r3, [pc, #204]	@ (800f4ac <tcp_input+0x2b8>)
 800f3e0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f3e2:	4b31      	ldr	r3, [pc, #196]	@ (800f4a8 <tcp_input+0x2b4>)
 800f3e4:	781b      	ldrb	r3, [r3, #0]
 800f3e6:	f003 0303 	and.w	r3, r3, #3
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d00c      	beq.n	800f408 <tcp_input+0x214>
    tcplen++;
 800f3ee:	4b2f      	ldr	r3, [pc, #188]	@ (800f4ac <tcp_input+0x2b8>)
 800f3f0:	881b      	ldrh	r3, [r3, #0]
 800f3f2:	3301      	adds	r3, #1
 800f3f4:	b29a      	uxth	r2, r3
 800f3f6:	4b2d      	ldr	r3, [pc, #180]	@ (800f4ac <tcp_input+0x2b8>)
 800f3f8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	891a      	ldrh	r2, [r3, #8]
 800f3fe:	4b2b      	ldr	r3, [pc, #172]	@ (800f4ac <tcp_input+0x2b8>)
 800f400:	881b      	ldrh	r3, [r3, #0]
 800f402:	429a      	cmp	r2, r3
 800f404:	f200 82e6 	bhi.w	800f9d4 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800f408:	2300      	movs	r3, #0
 800f40a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f40c:	4b28      	ldr	r3, [pc, #160]	@ (800f4b0 <tcp_input+0x2bc>)
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	61fb      	str	r3, [r7, #28]
 800f412:	e09d      	b.n	800f550 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f414:	69fb      	ldr	r3, [r7, #28]
 800f416:	7d1b      	ldrb	r3, [r3, #20]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d105      	bne.n	800f428 <tcp_input+0x234>
 800f41c:	4b15      	ldr	r3, [pc, #84]	@ (800f474 <tcp_input+0x280>)
 800f41e:	22fb      	movs	r2, #251	@ 0xfb
 800f420:	4924      	ldr	r1, [pc, #144]	@ (800f4b4 <tcp_input+0x2c0>)
 800f422:	4816      	ldr	r0, [pc, #88]	@ (800f47c <tcp_input+0x288>)
 800f424:	f007 f920 	bl	8016668 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f428:	69fb      	ldr	r3, [r7, #28]
 800f42a:	7d1b      	ldrb	r3, [r3, #20]
 800f42c:	2b0a      	cmp	r3, #10
 800f42e:	d105      	bne.n	800f43c <tcp_input+0x248>
 800f430:	4b10      	ldr	r3, [pc, #64]	@ (800f474 <tcp_input+0x280>)
 800f432:	22fc      	movs	r2, #252	@ 0xfc
 800f434:	4920      	ldr	r1, [pc, #128]	@ (800f4b8 <tcp_input+0x2c4>)
 800f436:	4811      	ldr	r0, [pc, #68]	@ (800f47c <tcp_input+0x288>)
 800f438:	f007 f916 	bl	8016668 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f43c:	69fb      	ldr	r3, [r7, #28]
 800f43e:	7d1b      	ldrb	r3, [r3, #20]
 800f440:	2b01      	cmp	r3, #1
 800f442:	d105      	bne.n	800f450 <tcp_input+0x25c>
 800f444:	4b0b      	ldr	r3, [pc, #44]	@ (800f474 <tcp_input+0x280>)
 800f446:	22fd      	movs	r2, #253	@ 0xfd
 800f448:	491c      	ldr	r1, [pc, #112]	@ (800f4bc <tcp_input+0x2c8>)
 800f44a:	480c      	ldr	r0, [pc, #48]	@ (800f47c <tcp_input+0x288>)
 800f44c:	f007 f90c 	bl	8016668 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f450:	69fb      	ldr	r3, [r7, #28]
 800f452:	7a1b      	ldrb	r3, [r3, #8]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d033      	beq.n	800f4c0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f458:	69fb      	ldr	r3, [r7, #28]
 800f45a:	7a1a      	ldrb	r2, [r3, #8]
 800f45c:	4b09      	ldr	r3, [pc, #36]	@ (800f484 <tcp_input+0x290>)
 800f45e:	685b      	ldr	r3, [r3, #4]
 800f460:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f464:	3301      	adds	r3, #1
 800f466:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f468:	429a      	cmp	r2, r3
 800f46a:	d029      	beq.n	800f4c0 <tcp_input+0x2cc>
      prev = pcb;
 800f46c:	69fb      	ldr	r3, [r7, #28]
 800f46e:	61bb      	str	r3, [r7, #24]
      continue;
 800f470:	e06b      	b.n	800f54a <tcp_input+0x356>
 800f472:	bf00      	nop
 800f474:	080194bc 	.word	0x080194bc
 800f478:	080194f0 	.word	0x080194f0
 800f47c:	08019508 	.word	0x08019508
 800f480:	20013a30 	.word	0x20013a30
 800f484:	20010908 	.word	0x20010908
 800f488:	20013a34 	.word	0x20013a34
 800f48c:	20013a38 	.word	0x20013a38
 800f490:	20013a36 	.word	0x20013a36
 800f494:	08019530 	.word	0x08019530
 800f498:	08019540 	.word	0x08019540
 800f49c:	0801954c 	.word	0x0801954c
 800f4a0:	20013a40 	.word	0x20013a40
 800f4a4:	20013a44 	.word	0x20013a44
 800f4a8:	20013a4c 	.word	0x20013a4c
 800f4ac:	20013a4a 	.word	0x20013a4a
 800f4b0:	20013a14 	.word	0x20013a14
 800f4b4:	0801956c 	.word	0x0801956c
 800f4b8:	08019594 	.word	0x08019594
 800f4bc:	080195c0 	.word	0x080195c0
    }

    if (pcb->remote_port == tcphdr->src &&
 800f4c0:	69fb      	ldr	r3, [r7, #28]
 800f4c2:	8b1a      	ldrh	r2, [r3, #24]
 800f4c4:	4b72      	ldr	r3, [pc, #456]	@ (800f690 <tcp_input+0x49c>)
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	881b      	ldrh	r3, [r3, #0]
 800f4ca:	b29b      	uxth	r3, r3
 800f4cc:	429a      	cmp	r2, r3
 800f4ce:	d13a      	bne.n	800f546 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800f4d0:	69fb      	ldr	r3, [r7, #28]
 800f4d2:	8ada      	ldrh	r2, [r3, #22]
 800f4d4:	4b6e      	ldr	r3, [pc, #440]	@ (800f690 <tcp_input+0x49c>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	885b      	ldrh	r3, [r3, #2]
 800f4da:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f4dc:	429a      	cmp	r2, r3
 800f4de:	d132      	bne.n	800f546 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f4e0:	69fb      	ldr	r3, [r7, #28]
 800f4e2:	685a      	ldr	r2, [r3, #4]
 800f4e4:	4b6b      	ldr	r3, [pc, #428]	@ (800f694 <tcp_input+0x4a0>)
 800f4e6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f4e8:	429a      	cmp	r2, r3
 800f4ea:	d12c      	bne.n	800f546 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f4ec:	69fb      	ldr	r3, [r7, #28]
 800f4ee:	681a      	ldr	r2, [r3, #0]
 800f4f0:	4b68      	ldr	r3, [pc, #416]	@ (800f694 <tcp_input+0x4a0>)
 800f4f2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f4f4:	429a      	cmp	r2, r3
 800f4f6:	d126      	bne.n	800f546 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f4f8:	69fb      	ldr	r3, [r7, #28]
 800f4fa:	68db      	ldr	r3, [r3, #12]
 800f4fc:	69fa      	ldr	r2, [r7, #28]
 800f4fe:	429a      	cmp	r2, r3
 800f500:	d106      	bne.n	800f510 <tcp_input+0x31c>
 800f502:	4b65      	ldr	r3, [pc, #404]	@ (800f698 <tcp_input+0x4a4>)
 800f504:	f240 120d 	movw	r2, #269	@ 0x10d
 800f508:	4964      	ldr	r1, [pc, #400]	@ (800f69c <tcp_input+0x4a8>)
 800f50a:	4865      	ldr	r0, [pc, #404]	@ (800f6a0 <tcp_input+0x4ac>)
 800f50c:	f007 f8ac 	bl	8016668 <iprintf>
      if (prev != NULL) {
 800f510:	69bb      	ldr	r3, [r7, #24]
 800f512:	2b00      	cmp	r3, #0
 800f514:	d00a      	beq.n	800f52c <tcp_input+0x338>
        prev->next = pcb->next;
 800f516:	69fb      	ldr	r3, [r7, #28]
 800f518:	68da      	ldr	r2, [r3, #12]
 800f51a:	69bb      	ldr	r3, [r7, #24]
 800f51c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f51e:	4b61      	ldr	r3, [pc, #388]	@ (800f6a4 <tcp_input+0x4b0>)
 800f520:	681a      	ldr	r2, [r3, #0]
 800f522:	69fb      	ldr	r3, [r7, #28]
 800f524:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f526:	4a5f      	ldr	r2, [pc, #380]	@ (800f6a4 <tcp_input+0x4b0>)
 800f528:	69fb      	ldr	r3, [r7, #28]
 800f52a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f52c:	69fb      	ldr	r3, [r7, #28]
 800f52e:	68db      	ldr	r3, [r3, #12]
 800f530:	69fa      	ldr	r2, [r7, #28]
 800f532:	429a      	cmp	r2, r3
 800f534:	d111      	bne.n	800f55a <tcp_input+0x366>
 800f536:	4b58      	ldr	r3, [pc, #352]	@ (800f698 <tcp_input+0x4a4>)
 800f538:	f240 1215 	movw	r2, #277	@ 0x115
 800f53c:	495a      	ldr	r1, [pc, #360]	@ (800f6a8 <tcp_input+0x4b4>)
 800f53e:	4858      	ldr	r0, [pc, #352]	@ (800f6a0 <tcp_input+0x4ac>)
 800f540:	f007 f892 	bl	8016668 <iprintf>
      break;
 800f544:	e009      	b.n	800f55a <tcp_input+0x366>
    }
    prev = pcb;
 800f546:	69fb      	ldr	r3, [r7, #28]
 800f548:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f54a:	69fb      	ldr	r3, [r7, #28]
 800f54c:	68db      	ldr	r3, [r3, #12]
 800f54e:	61fb      	str	r3, [r7, #28]
 800f550:	69fb      	ldr	r3, [r7, #28]
 800f552:	2b00      	cmp	r3, #0
 800f554:	f47f af5e 	bne.w	800f414 <tcp_input+0x220>
 800f558:	e000      	b.n	800f55c <tcp_input+0x368>
      break;
 800f55a:	bf00      	nop
  }

  if (pcb == NULL) {
 800f55c:	69fb      	ldr	r3, [r7, #28]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	f040 80aa 	bne.w	800f6b8 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f564:	4b51      	ldr	r3, [pc, #324]	@ (800f6ac <tcp_input+0x4b8>)
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	61fb      	str	r3, [r7, #28]
 800f56a:	e03f      	b.n	800f5ec <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f56c:	69fb      	ldr	r3, [r7, #28]
 800f56e:	7d1b      	ldrb	r3, [r3, #20]
 800f570:	2b0a      	cmp	r3, #10
 800f572:	d006      	beq.n	800f582 <tcp_input+0x38e>
 800f574:	4b48      	ldr	r3, [pc, #288]	@ (800f698 <tcp_input+0x4a4>)
 800f576:	f240 121f 	movw	r2, #287	@ 0x11f
 800f57a:	494d      	ldr	r1, [pc, #308]	@ (800f6b0 <tcp_input+0x4bc>)
 800f57c:	4848      	ldr	r0, [pc, #288]	@ (800f6a0 <tcp_input+0x4ac>)
 800f57e:	f007 f873 	bl	8016668 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f582:	69fb      	ldr	r3, [r7, #28]
 800f584:	7a1b      	ldrb	r3, [r3, #8]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d009      	beq.n	800f59e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f58a:	69fb      	ldr	r3, [r7, #28]
 800f58c:	7a1a      	ldrb	r2, [r3, #8]
 800f58e:	4b41      	ldr	r3, [pc, #260]	@ (800f694 <tcp_input+0x4a0>)
 800f590:	685b      	ldr	r3, [r3, #4]
 800f592:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f596:	3301      	adds	r3, #1
 800f598:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f59a:	429a      	cmp	r2, r3
 800f59c:	d122      	bne.n	800f5e4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f59e:	69fb      	ldr	r3, [r7, #28]
 800f5a0:	8b1a      	ldrh	r2, [r3, #24]
 800f5a2:	4b3b      	ldr	r3, [pc, #236]	@ (800f690 <tcp_input+0x49c>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	881b      	ldrh	r3, [r3, #0]
 800f5a8:	b29b      	uxth	r3, r3
 800f5aa:	429a      	cmp	r2, r3
 800f5ac:	d11b      	bne.n	800f5e6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800f5ae:	69fb      	ldr	r3, [r7, #28]
 800f5b0:	8ada      	ldrh	r2, [r3, #22]
 800f5b2:	4b37      	ldr	r3, [pc, #220]	@ (800f690 <tcp_input+0x49c>)
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	885b      	ldrh	r3, [r3, #2]
 800f5b8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f5ba:	429a      	cmp	r2, r3
 800f5bc:	d113      	bne.n	800f5e6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f5be:	69fb      	ldr	r3, [r7, #28]
 800f5c0:	685a      	ldr	r2, [r3, #4]
 800f5c2:	4b34      	ldr	r3, [pc, #208]	@ (800f694 <tcp_input+0x4a0>)
 800f5c4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f5c6:	429a      	cmp	r2, r3
 800f5c8:	d10d      	bne.n	800f5e6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f5ca:	69fb      	ldr	r3, [r7, #28]
 800f5cc:	681a      	ldr	r2, [r3, #0]
 800f5ce:	4b31      	ldr	r3, [pc, #196]	@ (800f694 <tcp_input+0x4a0>)
 800f5d0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f5d2:	429a      	cmp	r2, r3
 800f5d4:	d107      	bne.n	800f5e6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f5d6:	69f8      	ldr	r0, [r7, #28]
 800f5d8:	f000 fb56 	bl	800fc88 <tcp_timewait_input>
        }
        pbuf_free(p);
 800f5dc:	6878      	ldr	r0, [r7, #4]
 800f5de:	f7fd fd33 	bl	800d048 <pbuf_free>
        return;
 800f5e2:	e1fd      	b.n	800f9e0 <tcp_input+0x7ec>
        continue;
 800f5e4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f5e6:	69fb      	ldr	r3, [r7, #28]
 800f5e8:	68db      	ldr	r3, [r3, #12]
 800f5ea:	61fb      	str	r3, [r7, #28]
 800f5ec:	69fb      	ldr	r3, [r7, #28]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d1bc      	bne.n	800f56c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f5f6:	4b2f      	ldr	r3, [pc, #188]	@ (800f6b4 <tcp_input+0x4c0>)
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	617b      	str	r3, [r7, #20]
 800f5fc:	e02a      	b.n	800f654 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f5fe:	697b      	ldr	r3, [r7, #20]
 800f600:	7a1b      	ldrb	r3, [r3, #8]
 800f602:	2b00      	cmp	r3, #0
 800f604:	d00c      	beq.n	800f620 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f606:	697b      	ldr	r3, [r7, #20]
 800f608:	7a1a      	ldrb	r2, [r3, #8]
 800f60a:	4b22      	ldr	r3, [pc, #136]	@ (800f694 <tcp_input+0x4a0>)
 800f60c:	685b      	ldr	r3, [r3, #4]
 800f60e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f612:	3301      	adds	r3, #1
 800f614:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f616:	429a      	cmp	r2, r3
 800f618:	d002      	beq.n	800f620 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800f61a:	697b      	ldr	r3, [r7, #20]
 800f61c:	61bb      	str	r3, [r7, #24]
        continue;
 800f61e:	e016      	b.n	800f64e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f620:	697b      	ldr	r3, [r7, #20]
 800f622:	8ada      	ldrh	r2, [r3, #22]
 800f624:	4b1a      	ldr	r3, [pc, #104]	@ (800f690 <tcp_input+0x49c>)
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	885b      	ldrh	r3, [r3, #2]
 800f62a:	b29b      	uxth	r3, r3
 800f62c:	429a      	cmp	r2, r3
 800f62e:	d10c      	bne.n	800f64a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f630:	697b      	ldr	r3, [r7, #20]
 800f632:	681a      	ldr	r2, [r3, #0]
 800f634:	4b17      	ldr	r3, [pc, #92]	@ (800f694 <tcp_input+0x4a0>)
 800f636:	695b      	ldr	r3, [r3, #20]
 800f638:	429a      	cmp	r2, r3
 800f63a:	d00f      	beq.n	800f65c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d00d      	beq.n	800f65e <tcp_input+0x46a>
 800f642:	697b      	ldr	r3, [r7, #20]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d009      	beq.n	800f65e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800f64a:	697b      	ldr	r3, [r7, #20]
 800f64c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	68db      	ldr	r3, [r3, #12]
 800f652:	617b      	str	r3, [r7, #20]
 800f654:	697b      	ldr	r3, [r7, #20]
 800f656:	2b00      	cmp	r3, #0
 800f658:	d1d1      	bne.n	800f5fe <tcp_input+0x40a>
 800f65a:	e000      	b.n	800f65e <tcp_input+0x46a>
            break;
 800f65c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800f65e:	697b      	ldr	r3, [r7, #20]
 800f660:	2b00      	cmp	r3, #0
 800f662:	d029      	beq.n	800f6b8 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f664:	69bb      	ldr	r3, [r7, #24]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d00a      	beq.n	800f680 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f66a:	697b      	ldr	r3, [r7, #20]
 800f66c:	68da      	ldr	r2, [r3, #12]
 800f66e:	69bb      	ldr	r3, [r7, #24]
 800f670:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f672:	4b10      	ldr	r3, [pc, #64]	@ (800f6b4 <tcp_input+0x4c0>)
 800f674:	681a      	ldr	r2, [r3, #0]
 800f676:	697b      	ldr	r3, [r7, #20]
 800f678:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f67a:	4a0e      	ldr	r2, [pc, #56]	@ (800f6b4 <tcp_input+0x4c0>)
 800f67c:	697b      	ldr	r3, [r7, #20]
 800f67e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f680:	6978      	ldr	r0, [r7, #20]
 800f682:	f000 fa03 	bl	800fa8c <tcp_listen_input>
      }
      pbuf_free(p);
 800f686:	6878      	ldr	r0, [r7, #4]
 800f688:	f7fd fcde 	bl	800d048 <pbuf_free>
      return;
 800f68c:	e1a8      	b.n	800f9e0 <tcp_input+0x7ec>
 800f68e:	bf00      	nop
 800f690:	20013a30 	.word	0x20013a30
 800f694:	20010908 	.word	0x20010908
 800f698:	080194bc 	.word	0x080194bc
 800f69c:	080195e8 	.word	0x080195e8
 800f6a0:	08019508 	.word	0x08019508
 800f6a4:	20013a14 	.word	0x20013a14
 800f6a8:	08019614 	.word	0x08019614
 800f6ac:	20013a18 	.word	0x20013a18
 800f6b0:	08019640 	.word	0x08019640
 800f6b4:	20013a10 	.word	0x20013a10
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f6b8:	69fb      	ldr	r3, [r7, #28]
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	f000 8158 	beq.w	800f970 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f6c0:	4b95      	ldr	r3, [pc, #596]	@ (800f918 <tcp_input+0x724>)
 800f6c2:	2200      	movs	r2, #0
 800f6c4:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	891a      	ldrh	r2, [r3, #8]
 800f6ca:	4b93      	ldr	r3, [pc, #588]	@ (800f918 <tcp_input+0x724>)
 800f6cc:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800f6ce:	4a92      	ldr	r2, [pc, #584]	@ (800f918 <tcp_input+0x724>)
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800f6d4:	4b91      	ldr	r3, [pc, #580]	@ (800f91c <tcp_input+0x728>)
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	4a8f      	ldr	r2, [pc, #572]	@ (800f918 <tcp_input+0x724>)
 800f6da:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800f6dc:	4b90      	ldr	r3, [pc, #576]	@ (800f920 <tcp_input+0x72c>)
 800f6de:	2200      	movs	r2, #0
 800f6e0:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800f6e2:	4b90      	ldr	r3, [pc, #576]	@ (800f924 <tcp_input+0x730>)
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800f6e8:	4b8f      	ldr	r3, [pc, #572]	@ (800f928 <tcp_input+0x734>)
 800f6ea:	2200      	movs	r2, #0
 800f6ec:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800f6ee:	4b8f      	ldr	r3, [pc, #572]	@ (800f92c <tcp_input+0x738>)
 800f6f0:	781b      	ldrb	r3, [r3, #0]
 800f6f2:	f003 0308 	and.w	r3, r3, #8
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d006      	beq.n	800f708 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	7b5b      	ldrb	r3, [r3, #13]
 800f6fe:	f043 0301 	orr.w	r3, r3, #1
 800f702:	b2da      	uxtb	r2, r3
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800f708:	69fb      	ldr	r3, [r7, #28]
 800f70a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d017      	beq.n	800f740 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f710:	69f8      	ldr	r0, [r7, #28]
 800f712:	f7ff f843 	bl	800e79c <tcp_process_refused_data>
 800f716:	4603      	mov	r3, r0
 800f718:	f113 0f0d 	cmn.w	r3, #13
 800f71c:	d007      	beq.n	800f72e <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f71e:	69fb      	ldr	r3, [r7, #28]
 800f720:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f722:	2b00      	cmp	r3, #0
 800f724:	d00c      	beq.n	800f740 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f726:	4b82      	ldr	r3, [pc, #520]	@ (800f930 <tcp_input+0x73c>)
 800f728:	881b      	ldrh	r3, [r3, #0]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d008      	beq.n	800f740 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800f72e:	69fb      	ldr	r3, [r7, #28]
 800f730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f732:	2b00      	cmp	r3, #0
 800f734:	f040 80e3 	bne.w	800f8fe <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800f738:	69f8      	ldr	r0, [r7, #28]
 800f73a:	f003 fdff 	bl	801333c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800f73e:	e0de      	b.n	800f8fe <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800f740:	4a7c      	ldr	r2, [pc, #496]	@ (800f934 <tcp_input+0x740>)
 800f742:	69fb      	ldr	r3, [r7, #28]
 800f744:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800f746:	69f8      	ldr	r0, [r7, #28]
 800f748:	f000 fb18 	bl	800fd7c <tcp_process>
 800f74c:	4603      	mov	r3, r0
 800f74e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800f750:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f754:	f113 0f0d 	cmn.w	r3, #13
 800f758:	f000 80d3 	beq.w	800f902 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800f75c:	4b71      	ldr	r3, [pc, #452]	@ (800f924 <tcp_input+0x730>)
 800f75e:	781b      	ldrb	r3, [r3, #0]
 800f760:	f003 0308 	and.w	r3, r3, #8
 800f764:	2b00      	cmp	r3, #0
 800f766:	d015      	beq.n	800f794 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800f768:	69fb      	ldr	r3, [r7, #28]
 800f76a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d008      	beq.n	800f784 <tcp_input+0x590>
 800f772:	69fb      	ldr	r3, [r7, #28]
 800f774:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f778:	69fa      	ldr	r2, [r7, #28]
 800f77a:	6912      	ldr	r2, [r2, #16]
 800f77c:	f06f 010d 	mvn.w	r1, #13
 800f780:	4610      	mov	r0, r2
 800f782:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f784:	69f9      	ldr	r1, [r7, #28]
 800f786:	486c      	ldr	r0, [pc, #432]	@ (800f938 <tcp_input+0x744>)
 800f788:	f7ff fbbc 	bl	800ef04 <tcp_pcb_remove>
        tcp_free(pcb);
 800f78c:	69f8      	ldr	r0, [r7, #28]
 800f78e:	f7fd ff07 	bl	800d5a0 <tcp_free>
 800f792:	e0da      	b.n	800f94a <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800f794:	2300      	movs	r3, #0
 800f796:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800f798:	4b63      	ldr	r3, [pc, #396]	@ (800f928 <tcp_input+0x734>)
 800f79a:	881b      	ldrh	r3, [r3, #0]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d01d      	beq.n	800f7dc <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800f7a0:	4b61      	ldr	r3, [pc, #388]	@ (800f928 <tcp_input+0x734>)
 800f7a2:	881b      	ldrh	r3, [r3, #0]
 800f7a4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800f7a6:	69fb      	ldr	r3, [r7, #28]
 800f7a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d00a      	beq.n	800f7c6 <tcp_input+0x5d2>
 800f7b0:	69fb      	ldr	r3, [r7, #28]
 800f7b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7b6:	69fa      	ldr	r2, [r7, #28]
 800f7b8:	6910      	ldr	r0, [r2, #16]
 800f7ba:	89fa      	ldrh	r2, [r7, #14]
 800f7bc:	69f9      	ldr	r1, [r7, #28]
 800f7be:	4798      	blx	r3
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	74fb      	strb	r3, [r7, #19]
 800f7c4:	e001      	b.n	800f7ca <tcp_input+0x5d6>
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f7ca:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f7ce:	f113 0f0d 	cmn.w	r3, #13
 800f7d2:	f000 8098 	beq.w	800f906 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800f7d6:	4b54      	ldr	r3, [pc, #336]	@ (800f928 <tcp_input+0x734>)
 800f7d8:	2200      	movs	r2, #0
 800f7da:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800f7dc:	69f8      	ldr	r0, [r7, #28]
 800f7de:	f000 f915 	bl	800fa0c <tcp_input_delayed_close>
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	f040 8090 	bne.w	800f90a <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800f7ea:	4b4d      	ldr	r3, [pc, #308]	@ (800f920 <tcp_input+0x72c>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d041      	beq.n	800f876 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800f7f2:	69fb      	ldr	r3, [r7, #28]
 800f7f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d006      	beq.n	800f808 <tcp_input+0x614>
 800f7fa:	4b50      	ldr	r3, [pc, #320]	@ (800f93c <tcp_input+0x748>)
 800f7fc:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f800:	494f      	ldr	r1, [pc, #316]	@ (800f940 <tcp_input+0x74c>)
 800f802:	4850      	ldr	r0, [pc, #320]	@ (800f944 <tcp_input+0x750>)
 800f804:	f006 ff30 	bl	8016668 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800f808:	69fb      	ldr	r3, [r7, #28]
 800f80a:	8b5b      	ldrh	r3, [r3, #26]
 800f80c:	f003 0310 	and.w	r3, r3, #16
 800f810:	2b00      	cmp	r3, #0
 800f812:	d008      	beq.n	800f826 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800f814:	4b42      	ldr	r3, [pc, #264]	@ (800f920 <tcp_input+0x72c>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	4618      	mov	r0, r3
 800f81a:	f7fd fc15 	bl	800d048 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800f81e:	69f8      	ldr	r0, [r7, #28]
 800f820:	f7fe f9a6 	bl	800db70 <tcp_abort>
            goto aborted;
 800f824:	e091      	b.n	800f94a <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800f826:	69fb      	ldr	r3, [r7, #28]
 800f828:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d00c      	beq.n	800f84a <tcp_input+0x656>
 800f830:	69fb      	ldr	r3, [r7, #28]
 800f832:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f836:	69fb      	ldr	r3, [r7, #28]
 800f838:	6918      	ldr	r0, [r3, #16]
 800f83a:	4b39      	ldr	r3, [pc, #228]	@ (800f920 <tcp_input+0x72c>)
 800f83c:	681a      	ldr	r2, [r3, #0]
 800f83e:	2300      	movs	r3, #0
 800f840:	69f9      	ldr	r1, [r7, #28]
 800f842:	47a0      	blx	r4
 800f844:	4603      	mov	r3, r0
 800f846:	74fb      	strb	r3, [r7, #19]
 800f848:	e008      	b.n	800f85c <tcp_input+0x668>
 800f84a:	4b35      	ldr	r3, [pc, #212]	@ (800f920 <tcp_input+0x72c>)
 800f84c:	681a      	ldr	r2, [r3, #0]
 800f84e:	2300      	movs	r3, #0
 800f850:	69f9      	ldr	r1, [r7, #28]
 800f852:	2000      	movs	r0, #0
 800f854:	f7ff f896 	bl	800e984 <tcp_recv_null>
 800f858:	4603      	mov	r3, r0
 800f85a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800f85c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f860:	f113 0f0d 	cmn.w	r3, #13
 800f864:	d053      	beq.n	800f90e <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800f866:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d003      	beq.n	800f876 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800f86e:	4b2c      	ldr	r3, [pc, #176]	@ (800f920 <tcp_input+0x72c>)
 800f870:	681a      	ldr	r2, [r3, #0]
 800f872:	69fb      	ldr	r3, [r7, #28]
 800f874:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800f876:	4b2b      	ldr	r3, [pc, #172]	@ (800f924 <tcp_input+0x730>)
 800f878:	781b      	ldrb	r3, [r3, #0]
 800f87a:	f003 0320 	and.w	r3, r3, #32
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d030      	beq.n	800f8e4 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800f882:	69fb      	ldr	r3, [r7, #28]
 800f884:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f886:	2b00      	cmp	r3, #0
 800f888:	d009      	beq.n	800f89e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800f88a:	69fb      	ldr	r3, [r7, #28]
 800f88c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f88e:	7b5a      	ldrb	r2, [r3, #13]
 800f890:	69fb      	ldr	r3, [r7, #28]
 800f892:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f894:	f042 0220 	orr.w	r2, r2, #32
 800f898:	b2d2      	uxtb	r2, r2
 800f89a:	735a      	strb	r2, [r3, #13]
 800f89c:	e022      	b.n	800f8e4 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f89e:	69fb      	ldr	r3, [r7, #28]
 800f8a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f8a2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800f8a6:	d005      	beq.n	800f8b4 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800f8a8:	69fb      	ldr	r3, [r7, #28]
 800f8aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f8ac:	3301      	adds	r3, #1
 800f8ae:	b29a      	uxth	r2, r3
 800f8b0:	69fb      	ldr	r3, [r7, #28]
 800f8b2:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800f8b4:	69fb      	ldr	r3, [r7, #28]
 800f8b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d00b      	beq.n	800f8d6 <tcp_input+0x6e2>
 800f8be:	69fb      	ldr	r3, [r7, #28]
 800f8c0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f8c4:	69fb      	ldr	r3, [r7, #28]
 800f8c6:	6918      	ldr	r0, [r3, #16]
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	69f9      	ldr	r1, [r7, #28]
 800f8ce:	47a0      	blx	r4
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	74fb      	strb	r3, [r7, #19]
 800f8d4:	e001      	b.n	800f8da <tcp_input+0x6e6>
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f8da:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f8de:	f113 0f0d 	cmn.w	r3, #13
 800f8e2:	d016      	beq.n	800f912 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800f8e4:	4b13      	ldr	r3, [pc, #76]	@ (800f934 <tcp_input+0x740>)
 800f8e6:	2200      	movs	r2, #0
 800f8e8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800f8ea:	69f8      	ldr	r0, [r7, #28]
 800f8ec:	f000 f88e 	bl	800fa0c <tcp_input_delayed_close>
 800f8f0:	4603      	mov	r3, r0
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d128      	bne.n	800f948 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800f8f6:	69f8      	ldr	r0, [r7, #28]
 800f8f8:	f002 ff1a 	bl	8012730 <tcp_output>
 800f8fc:	e025      	b.n	800f94a <tcp_input+0x756>
        goto aborted;
 800f8fe:	bf00      	nop
 800f900:	e023      	b.n	800f94a <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800f902:	bf00      	nop
 800f904:	e021      	b.n	800f94a <tcp_input+0x756>
              goto aborted;
 800f906:	bf00      	nop
 800f908:	e01f      	b.n	800f94a <tcp_input+0x756>
          goto aborted;
 800f90a:	bf00      	nop
 800f90c:	e01d      	b.n	800f94a <tcp_input+0x756>
            goto aborted;
 800f90e:	bf00      	nop
 800f910:	e01b      	b.n	800f94a <tcp_input+0x756>
              goto aborted;
 800f912:	bf00      	nop
 800f914:	e019      	b.n	800f94a <tcp_input+0x756>
 800f916:	bf00      	nop
 800f918:	20013a20 	.word	0x20013a20
 800f91c:	20013a30 	.word	0x20013a30
 800f920:	20013a50 	.word	0x20013a50
 800f924:	20013a4d 	.word	0x20013a4d
 800f928:	20013a48 	.word	0x20013a48
 800f92c:	20013a4c 	.word	0x20013a4c
 800f930:	20013a4a 	.word	0x20013a4a
 800f934:	20013a54 	.word	0x20013a54
 800f938:	20013a14 	.word	0x20013a14
 800f93c:	080194bc 	.word	0x080194bc
 800f940:	08019670 	.word	0x08019670
 800f944:	08019508 	.word	0x08019508
          goto aborted;
 800f948:	bf00      	nop
    tcp_input_pcb = NULL;
 800f94a:	4b27      	ldr	r3, [pc, #156]	@ (800f9e8 <tcp_input+0x7f4>)
 800f94c:	2200      	movs	r2, #0
 800f94e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800f950:	4b26      	ldr	r3, [pc, #152]	@ (800f9ec <tcp_input+0x7f8>)
 800f952:	2200      	movs	r2, #0
 800f954:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800f956:	4b26      	ldr	r3, [pc, #152]	@ (800f9f0 <tcp_input+0x7fc>)
 800f958:	685b      	ldr	r3, [r3, #4]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d03f      	beq.n	800f9de <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800f95e:	4b24      	ldr	r3, [pc, #144]	@ (800f9f0 <tcp_input+0x7fc>)
 800f960:	685b      	ldr	r3, [r3, #4]
 800f962:	4618      	mov	r0, r3
 800f964:	f7fd fb70 	bl	800d048 <pbuf_free>
      inseg.p = NULL;
 800f968:	4b21      	ldr	r3, [pc, #132]	@ (800f9f0 <tcp_input+0x7fc>)
 800f96a:	2200      	movs	r2, #0
 800f96c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800f96e:	e036      	b.n	800f9de <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800f970:	4b20      	ldr	r3, [pc, #128]	@ (800f9f4 <tcp_input+0x800>)
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	899b      	ldrh	r3, [r3, #12]
 800f976:	b29b      	uxth	r3, r3
 800f978:	4618      	mov	r0, r3
 800f97a:	f7fb ff77 	bl	800b86c <lwip_htons>
 800f97e:	4603      	mov	r3, r0
 800f980:	b2db      	uxtb	r3, r3
 800f982:	f003 0304 	and.w	r3, r3, #4
 800f986:	2b00      	cmp	r3, #0
 800f988:	d118      	bne.n	800f9bc <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f98a:	4b1b      	ldr	r3, [pc, #108]	@ (800f9f8 <tcp_input+0x804>)
 800f98c:	6819      	ldr	r1, [r3, #0]
 800f98e:	4b1b      	ldr	r3, [pc, #108]	@ (800f9fc <tcp_input+0x808>)
 800f990:	881b      	ldrh	r3, [r3, #0]
 800f992:	461a      	mov	r2, r3
 800f994:	4b1a      	ldr	r3, [pc, #104]	@ (800fa00 <tcp_input+0x80c>)
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f99a:	4b16      	ldr	r3, [pc, #88]	@ (800f9f4 <tcp_input+0x800>)
 800f99c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f99e:	885b      	ldrh	r3, [r3, #2]
 800f9a0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f9a2:	4a14      	ldr	r2, [pc, #80]	@ (800f9f4 <tcp_input+0x800>)
 800f9a4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f9a6:	8812      	ldrh	r2, [r2, #0]
 800f9a8:	b292      	uxth	r2, r2
 800f9aa:	9202      	str	r2, [sp, #8]
 800f9ac:	9301      	str	r3, [sp, #4]
 800f9ae:	4b15      	ldr	r3, [pc, #84]	@ (800fa04 <tcp_input+0x810>)
 800f9b0:	9300      	str	r3, [sp, #0]
 800f9b2:	4b15      	ldr	r3, [pc, #84]	@ (800fa08 <tcp_input+0x814>)
 800f9b4:	4602      	mov	r2, r0
 800f9b6:	2000      	movs	r0, #0
 800f9b8:	f003 fc6e 	bl	8013298 <tcp_rst>
    pbuf_free(p);
 800f9bc:	6878      	ldr	r0, [r7, #4]
 800f9be:	f7fd fb43 	bl	800d048 <pbuf_free>
  return;
 800f9c2:	e00c      	b.n	800f9de <tcp_input+0x7ea>
    goto dropped;
 800f9c4:	bf00      	nop
 800f9c6:	e006      	b.n	800f9d6 <tcp_input+0x7e2>
    goto dropped;
 800f9c8:	bf00      	nop
 800f9ca:	e004      	b.n	800f9d6 <tcp_input+0x7e2>
    goto dropped;
 800f9cc:	bf00      	nop
 800f9ce:	e002      	b.n	800f9d6 <tcp_input+0x7e2>
      goto dropped;
 800f9d0:	bf00      	nop
 800f9d2:	e000      	b.n	800f9d6 <tcp_input+0x7e2>
      goto dropped;
 800f9d4:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800f9d6:	6878      	ldr	r0, [r7, #4]
 800f9d8:	f7fd fb36 	bl	800d048 <pbuf_free>
 800f9dc:	e000      	b.n	800f9e0 <tcp_input+0x7ec>
  return;
 800f9de:	bf00      	nop
}
 800f9e0:	3724      	adds	r7, #36	@ 0x24
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	bd90      	pop	{r4, r7, pc}
 800f9e6:	bf00      	nop
 800f9e8:	20013a54 	.word	0x20013a54
 800f9ec:	20013a50 	.word	0x20013a50
 800f9f0:	20013a20 	.word	0x20013a20
 800f9f4:	20013a30 	.word	0x20013a30
 800f9f8:	20013a44 	.word	0x20013a44
 800f9fc:	20013a4a 	.word	0x20013a4a
 800fa00:	20013a40 	.word	0x20013a40
 800fa04:	20010918 	.word	0x20010918
 800fa08:	2001091c 	.word	0x2001091c

0800fa0c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800fa0c:	b580      	push	{r7, lr}
 800fa0e:	b082      	sub	sp, #8
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d106      	bne.n	800fa28 <tcp_input_delayed_close+0x1c>
 800fa1a:	4b17      	ldr	r3, [pc, #92]	@ (800fa78 <tcp_input_delayed_close+0x6c>)
 800fa1c:	f240 225a 	movw	r2, #602	@ 0x25a
 800fa20:	4916      	ldr	r1, [pc, #88]	@ (800fa7c <tcp_input_delayed_close+0x70>)
 800fa22:	4817      	ldr	r0, [pc, #92]	@ (800fa80 <tcp_input_delayed_close+0x74>)
 800fa24:	f006 fe20 	bl	8016668 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800fa28:	4b16      	ldr	r3, [pc, #88]	@ (800fa84 <tcp_input_delayed_close+0x78>)
 800fa2a:	781b      	ldrb	r3, [r3, #0]
 800fa2c:	f003 0310 	and.w	r3, r3, #16
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d01c      	beq.n	800fa6e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	8b5b      	ldrh	r3, [r3, #26]
 800fa38:	f003 0310 	and.w	r3, r3, #16
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d10d      	bne.n	800fa5c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d008      	beq.n	800fa5c <tcp_input_delayed_close+0x50>
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa50:	687a      	ldr	r2, [r7, #4]
 800fa52:	6912      	ldr	r2, [r2, #16]
 800fa54:	f06f 010e 	mvn.w	r1, #14
 800fa58:	4610      	mov	r0, r2
 800fa5a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800fa5c:	6879      	ldr	r1, [r7, #4]
 800fa5e:	480a      	ldr	r0, [pc, #40]	@ (800fa88 <tcp_input_delayed_close+0x7c>)
 800fa60:	f7ff fa50 	bl	800ef04 <tcp_pcb_remove>
    tcp_free(pcb);
 800fa64:	6878      	ldr	r0, [r7, #4]
 800fa66:	f7fd fd9b 	bl	800d5a0 <tcp_free>
    return 1;
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	e000      	b.n	800fa70 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800fa6e:	2300      	movs	r3, #0
}
 800fa70:	4618      	mov	r0, r3
 800fa72:	3708      	adds	r7, #8
 800fa74:	46bd      	mov	sp, r7
 800fa76:	bd80      	pop	{r7, pc}
 800fa78:	080194bc 	.word	0x080194bc
 800fa7c:	0801968c 	.word	0x0801968c
 800fa80:	08019508 	.word	0x08019508
 800fa84:	20013a4d 	.word	0x20013a4d
 800fa88:	20013a14 	.word	0x20013a14

0800fa8c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800fa8c:	b590      	push	{r4, r7, lr}
 800fa8e:	b08b      	sub	sp, #44	@ 0x2c
 800fa90:	af04      	add	r7, sp, #16
 800fa92:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800fa94:	4b6f      	ldr	r3, [pc, #444]	@ (800fc54 <tcp_listen_input+0x1c8>)
 800fa96:	781b      	ldrb	r3, [r3, #0]
 800fa98:	f003 0304 	and.w	r3, r3, #4
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	f040 80d2 	bne.w	800fc46 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d106      	bne.n	800fab6 <tcp_listen_input+0x2a>
 800faa8:	4b6b      	ldr	r3, [pc, #428]	@ (800fc58 <tcp_listen_input+0x1cc>)
 800faaa:	f240 2281 	movw	r2, #641	@ 0x281
 800faae:	496b      	ldr	r1, [pc, #428]	@ (800fc5c <tcp_listen_input+0x1d0>)
 800fab0:	486b      	ldr	r0, [pc, #428]	@ (800fc60 <tcp_listen_input+0x1d4>)
 800fab2:	f006 fdd9 	bl	8016668 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800fab6:	4b67      	ldr	r3, [pc, #412]	@ (800fc54 <tcp_listen_input+0x1c8>)
 800fab8:	781b      	ldrb	r3, [r3, #0]
 800faba:	f003 0310 	and.w	r3, r3, #16
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d019      	beq.n	800faf6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fac2:	4b68      	ldr	r3, [pc, #416]	@ (800fc64 <tcp_listen_input+0x1d8>)
 800fac4:	6819      	ldr	r1, [r3, #0]
 800fac6:	4b68      	ldr	r3, [pc, #416]	@ (800fc68 <tcp_listen_input+0x1dc>)
 800fac8:	881b      	ldrh	r3, [r3, #0]
 800faca:	461a      	mov	r2, r3
 800facc:	4b67      	ldr	r3, [pc, #412]	@ (800fc6c <tcp_listen_input+0x1e0>)
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fad2:	4b67      	ldr	r3, [pc, #412]	@ (800fc70 <tcp_listen_input+0x1e4>)
 800fad4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fad6:	885b      	ldrh	r3, [r3, #2]
 800fad8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fada:	4a65      	ldr	r2, [pc, #404]	@ (800fc70 <tcp_listen_input+0x1e4>)
 800fadc:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fade:	8812      	ldrh	r2, [r2, #0]
 800fae0:	b292      	uxth	r2, r2
 800fae2:	9202      	str	r2, [sp, #8]
 800fae4:	9301      	str	r3, [sp, #4]
 800fae6:	4b63      	ldr	r3, [pc, #396]	@ (800fc74 <tcp_listen_input+0x1e8>)
 800fae8:	9300      	str	r3, [sp, #0]
 800faea:	4b63      	ldr	r3, [pc, #396]	@ (800fc78 <tcp_listen_input+0x1ec>)
 800faec:	4602      	mov	r2, r0
 800faee:	6878      	ldr	r0, [r7, #4]
 800faf0:	f003 fbd2 	bl	8013298 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800faf4:	e0a9      	b.n	800fc4a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800faf6:	4b57      	ldr	r3, [pc, #348]	@ (800fc54 <tcp_listen_input+0x1c8>)
 800faf8:	781b      	ldrb	r3, [r3, #0]
 800fafa:	f003 0302 	and.w	r3, r3, #2
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	f000 80a3 	beq.w	800fc4a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	7d5b      	ldrb	r3, [r3, #21]
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f7ff f85f 	bl	800ebcc <tcp_alloc>
 800fb0e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d111      	bne.n	800fb3a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	699b      	ldr	r3, [r3, #24]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d00a      	beq.n	800fb34 <tcp_listen_input+0xa8>
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	699b      	ldr	r3, [r3, #24]
 800fb22:	687a      	ldr	r2, [r7, #4]
 800fb24:	6910      	ldr	r0, [r2, #16]
 800fb26:	f04f 32ff 	mov.w	r2, #4294967295
 800fb2a:	2100      	movs	r1, #0
 800fb2c:	4798      	blx	r3
 800fb2e:	4603      	mov	r3, r0
 800fb30:	73bb      	strb	r3, [r7, #14]
      return;
 800fb32:	e08b      	b.n	800fc4c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fb34:	23f0      	movs	r3, #240	@ 0xf0
 800fb36:	73bb      	strb	r3, [r7, #14]
      return;
 800fb38:	e088      	b.n	800fc4c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800fb3a:	4b50      	ldr	r3, [pc, #320]	@ (800fc7c <tcp_listen_input+0x1f0>)
 800fb3c:	695a      	ldr	r2, [r3, #20]
 800fb3e:	697b      	ldr	r3, [r7, #20]
 800fb40:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800fb42:	4b4e      	ldr	r3, [pc, #312]	@ (800fc7c <tcp_listen_input+0x1f0>)
 800fb44:	691a      	ldr	r2, [r3, #16]
 800fb46:	697b      	ldr	r3, [r7, #20]
 800fb48:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	8ada      	ldrh	r2, [r3, #22]
 800fb4e:	697b      	ldr	r3, [r7, #20]
 800fb50:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800fb52:	4b47      	ldr	r3, [pc, #284]	@ (800fc70 <tcp_listen_input+0x1e4>)
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	881b      	ldrh	r3, [r3, #0]
 800fb58:	b29a      	uxth	r2, r3
 800fb5a:	697b      	ldr	r3, [r7, #20]
 800fb5c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800fb5e:	697b      	ldr	r3, [r7, #20]
 800fb60:	2203      	movs	r2, #3
 800fb62:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800fb64:	4b41      	ldr	r3, [pc, #260]	@ (800fc6c <tcp_listen_input+0x1e0>)
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	1c5a      	adds	r2, r3, #1
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fb72:	697b      	ldr	r3, [r7, #20]
 800fb74:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800fb76:	6978      	ldr	r0, [r7, #20]
 800fb78:	f7ff fa58 	bl	800f02c <tcp_next_iss>
 800fb7c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800fb7e:	697b      	ldr	r3, [r7, #20]
 800fb80:	693a      	ldr	r2, [r7, #16]
 800fb82:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800fb84:	697b      	ldr	r3, [r7, #20]
 800fb86:	693a      	ldr	r2, [r7, #16]
 800fb88:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800fb8a:	697b      	ldr	r3, [r7, #20]
 800fb8c:	693a      	ldr	r2, [r7, #16]
 800fb8e:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800fb90:	697b      	ldr	r3, [r7, #20]
 800fb92:	693a      	ldr	r2, [r7, #16]
 800fb94:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800fb96:	4b35      	ldr	r3, [pc, #212]	@ (800fc6c <tcp_listen_input+0x1e0>)
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	1e5a      	subs	r2, r3, #1
 800fb9c:	697b      	ldr	r3, [r7, #20]
 800fb9e:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	691a      	ldr	r2, [r3, #16]
 800fba4:	697b      	ldr	r3, [r7, #20]
 800fba6:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800fba8:	697b      	ldr	r3, [r7, #20]
 800fbaa:	687a      	ldr	r2, [r7, #4]
 800fbac:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	7a5b      	ldrb	r3, [r3, #9]
 800fbb2:	f003 030c 	and.w	r3, r3, #12
 800fbb6:	b2da      	uxtb	r2, r3
 800fbb8:	697b      	ldr	r3, [r7, #20]
 800fbba:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	7a1a      	ldrb	r2, [r3, #8]
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800fbc4:	4b2e      	ldr	r3, [pc, #184]	@ (800fc80 <tcp_listen_input+0x1f4>)
 800fbc6:	681a      	ldr	r2, [r3, #0]
 800fbc8:	697b      	ldr	r3, [r7, #20]
 800fbca:	60da      	str	r2, [r3, #12]
 800fbcc:	4a2c      	ldr	r2, [pc, #176]	@ (800fc80 <tcp_listen_input+0x1f4>)
 800fbce:	697b      	ldr	r3, [r7, #20]
 800fbd0:	6013      	str	r3, [r2, #0]
 800fbd2:	f003 fd23 	bl	801361c <tcp_timer_needed>
 800fbd6:	4b2b      	ldr	r3, [pc, #172]	@ (800fc84 <tcp_listen_input+0x1f8>)
 800fbd8:	2201      	movs	r2, #1
 800fbda:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800fbdc:	6978      	ldr	r0, [r7, #20]
 800fbde:	f001 fd8b 	bl	80116f8 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800fbe2:	4b23      	ldr	r3, [pc, #140]	@ (800fc70 <tcp_listen_input+0x1e4>)
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	89db      	ldrh	r3, [r3, #14]
 800fbe8:	b29a      	uxth	r2, r3
 800fbea:	697b      	ldr	r3, [r7, #20]
 800fbec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800fbf6:	697b      	ldr	r3, [r7, #20]
 800fbf8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800fbfc:	697b      	ldr	r3, [r7, #20]
 800fbfe:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	3304      	adds	r3, #4
 800fc04:	4618      	mov	r0, r3
 800fc06:	f005 f917 	bl	8014e38 <ip4_route>
 800fc0a:	4601      	mov	r1, r0
 800fc0c:	697b      	ldr	r3, [r7, #20]
 800fc0e:	3304      	adds	r3, #4
 800fc10:	461a      	mov	r2, r3
 800fc12:	4620      	mov	r0, r4
 800fc14:	f7ff fa30 	bl	800f078 <tcp_eff_send_mss_netif>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	461a      	mov	r2, r3
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800fc20:	2112      	movs	r1, #18
 800fc22:	6978      	ldr	r0, [r7, #20]
 800fc24:	f002 fc96 	bl	8012554 <tcp_enqueue_flags>
 800fc28:	4603      	mov	r3, r0
 800fc2a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800fc2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d004      	beq.n	800fc3e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800fc34:	2100      	movs	r1, #0
 800fc36:	6978      	ldr	r0, [r7, #20]
 800fc38:	f7fd fedc 	bl	800d9f4 <tcp_abandon>
      return;
 800fc3c:	e006      	b.n	800fc4c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800fc3e:	6978      	ldr	r0, [r7, #20]
 800fc40:	f002 fd76 	bl	8012730 <tcp_output>
  return;
 800fc44:	e001      	b.n	800fc4a <tcp_listen_input+0x1be>
    return;
 800fc46:	bf00      	nop
 800fc48:	e000      	b.n	800fc4c <tcp_listen_input+0x1c0>
  return;
 800fc4a:	bf00      	nop
}
 800fc4c:	371c      	adds	r7, #28
 800fc4e:	46bd      	mov	sp, r7
 800fc50:	bd90      	pop	{r4, r7, pc}
 800fc52:	bf00      	nop
 800fc54:	20013a4c 	.word	0x20013a4c
 800fc58:	080194bc 	.word	0x080194bc
 800fc5c:	080196b4 	.word	0x080196b4
 800fc60:	08019508 	.word	0x08019508
 800fc64:	20013a44 	.word	0x20013a44
 800fc68:	20013a4a 	.word	0x20013a4a
 800fc6c:	20013a40 	.word	0x20013a40
 800fc70:	20013a30 	.word	0x20013a30
 800fc74:	20010918 	.word	0x20010918
 800fc78:	2001091c 	.word	0x2001091c
 800fc7c:	20010908 	.word	0x20010908
 800fc80:	20013a14 	.word	0x20013a14
 800fc84:	20013a1c 	.word	0x20013a1c

0800fc88 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b086      	sub	sp, #24
 800fc8c:	af04      	add	r7, sp, #16
 800fc8e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800fc90:	4b2f      	ldr	r3, [pc, #188]	@ (800fd50 <tcp_timewait_input+0xc8>)
 800fc92:	781b      	ldrb	r3, [r3, #0]
 800fc94:	f003 0304 	and.w	r3, r3, #4
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d153      	bne.n	800fd44 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d106      	bne.n	800fcb0 <tcp_timewait_input+0x28>
 800fca2:	4b2c      	ldr	r3, [pc, #176]	@ (800fd54 <tcp_timewait_input+0xcc>)
 800fca4:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800fca8:	492b      	ldr	r1, [pc, #172]	@ (800fd58 <tcp_timewait_input+0xd0>)
 800fcaa:	482c      	ldr	r0, [pc, #176]	@ (800fd5c <tcp_timewait_input+0xd4>)
 800fcac:	f006 fcdc 	bl	8016668 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800fcb0:	4b27      	ldr	r3, [pc, #156]	@ (800fd50 <tcp_timewait_input+0xc8>)
 800fcb2:	781b      	ldrb	r3, [r3, #0]
 800fcb4:	f003 0302 	and.w	r3, r3, #2
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d02a      	beq.n	800fd12 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800fcbc:	4b28      	ldr	r3, [pc, #160]	@ (800fd60 <tcp_timewait_input+0xd8>)
 800fcbe:	681a      	ldr	r2, [r3, #0]
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcc4:	1ad3      	subs	r3, r2, r3
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	db2d      	blt.n	800fd26 <tcp_timewait_input+0x9e>
 800fcca:	4b25      	ldr	r3, [pc, #148]	@ (800fd60 <tcp_timewait_input+0xd8>)
 800fccc:	681a      	ldr	r2, [r3, #0]
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcd2:	6879      	ldr	r1, [r7, #4]
 800fcd4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800fcd6:	440b      	add	r3, r1
 800fcd8:	1ad3      	subs	r3, r2, r3
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	dc23      	bgt.n	800fd26 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fcde:	4b21      	ldr	r3, [pc, #132]	@ (800fd64 <tcp_timewait_input+0xdc>)
 800fce0:	6819      	ldr	r1, [r3, #0]
 800fce2:	4b21      	ldr	r3, [pc, #132]	@ (800fd68 <tcp_timewait_input+0xe0>)
 800fce4:	881b      	ldrh	r3, [r3, #0]
 800fce6:	461a      	mov	r2, r3
 800fce8:	4b1d      	ldr	r3, [pc, #116]	@ (800fd60 <tcp_timewait_input+0xd8>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fcee:	4b1f      	ldr	r3, [pc, #124]	@ (800fd6c <tcp_timewait_input+0xe4>)
 800fcf0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fcf2:	885b      	ldrh	r3, [r3, #2]
 800fcf4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fcf6:	4a1d      	ldr	r2, [pc, #116]	@ (800fd6c <tcp_timewait_input+0xe4>)
 800fcf8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fcfa:	8812      	ldrh	r2, [r2, #0]
 800fcfc:	b292      	uxth	r2, r2
 800fcfe:	9202      	str	r2, [sp, #8]
 800fd00:	9301      	str	r3, [sp, #4]
 800fd02:	4b1b      	ldr	r3, [pc, #108]	@ (800fd70 <tcp_timewait_input+0xe8>)
 800fd04:	9300      	str	r3, [sp, #0]
 800fd06:	4b1b      	ldr	r3, [pc, #108]	@ (800fd74 <tcp_timewait_input+0xec>)
 800fd08:	4602      	mov	r2, r0
 800fd0a:	6878      	ldr	r0, [r7, #4]
 800fd0c:	f003 fac4 	bl	8013298 <tcp_rst>
      return;
 800fd10:	e01b      	b.n	800fd4a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800fd12:	4b0f      	ldr	r3, [pc, #60]	@ (800fd50 <tcp_timewait_input+0xc8>)
 800fd14:	781b      	ldrb	r3, [r3, #0]
 800fd16:	f003 0301 	and.w	r3, r3, #1
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d003      	beq.n	800fd26 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800fd1e:	4b16      	ldr	r3, [pc, #88]	@ (800fd78 <tcp_timewait_input+0xf0>)
 800fd20:	681a      	ldr	r2, [r3, #0]
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800fd26:	4b10      	ldr	r3, [pc, #64]	@ (800fd68 <tcp_timewait_input+0xe0>)
 800fd28:	881b      	ldrh	r3, [r3, #0]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d00c      	beq.n	800fd48 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	8b5b      	ldrh	r3, [r3, #26]
 800fd32:	f043 0302 	orr.w	r3, r3, #2
 800fd36:	b29a      	uxth	r2, r3
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800fd3c:	6878      	ldr	r0, [r7, #4]
 800fd3e:	f002 fcf7 	bl	8012730 <tcp_output>
  }
  return;
 800fd42:	e001      	b.n	800fd48 <tcp_timewait_input+0xc0>
    return;
 800fd44:	bf00      	nop
 800fd46:	e000      	b.n	800fd4a <tcp_timewait_input+0xc2>
  return;
 800fd48:	bf00      	nop
}
 800fd4a:	3708      	adds	r7, #8
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	bd80      	pop	{r7, pc}
 800fd50:	20013a4c 	.word	0x20013a4c
 800fd54:	080194bc 	.word	0x080194bc
 800fd58:	080196d4 	.word	0x080196d4
 800fd5c:	08019508 	.word	0x08019508
 800fd60:	20013a40 	.word	0x20013a40
 800fd64:	20013a44 	.word	0x20013a44
 800fd68:	20013a4a 	.word	0x20013a4a
 800fd6c:	20013a30 	.word	0x20013a30
 800fd70:	20010918 	.word	0x20010918
 800fd74:	2001091c 	.word	0x2001091c
 800fd78:	20013a08 	.word	0x20013a08

0800fd7c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800fd7c:	b590      	push	{r4, r7, lr}
 800fd7e:	b08d      	sub	sp, #52	@ 0x34
 800fd80:	af04      	add	r7, sp, #16
 800fd82:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800fd84:	2300      	movs	r3, #0
 800fd86:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800fd88:	2300      	movs	r3, #0
 800fd8a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d106      	bne.n	800fda0 <tcp_process+0x24>
 800fd92:	4b9d      	ldr	r3, [pc, #628]	@ (8010008 <tcp_process+0x28c>)
 800fd94:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800fd98:	499c      	ldr	r1, [pc, #624]	@ (801000c <tcp_process+0x290>)
 800fd9a:	489d      	ldr	r0, [pc, #628]	@ (8010010 <tcp_process+0x294>)
 800fd9c:	f006 fc64 	bl	8016668 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800fda0:	4b9c      	ldr	r3, [pc, #624]	@ (8010014 <tcp_process+0x298>)
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	f003 0304 	and.w	r3, r3, #4
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d04e      	beq.n	800fe4a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	7d1b      	ldrb	r3, [r3, #20]
 800fdb0:	2b02      	cmp	r3, #2
 800fdb2:	d108      	bne.n	800fdc6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fdb8:	4b97      	ldr	r3, [pc, #604]	@ (8010018 <tcp_process+0x29c>)
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	429a      	cmp	r2, r3
 800fdbe:	d123      	bne.n	800fe08 <tcp_process+0x8c>
        acceptable = 1;
 800fdc0:	2301      	movs	r3, #1
 800fdc2:	76fb      	strb	r3, [r7, #27]
 800fdc4:	e020      	b.n	800fe08 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fdca:	4b94      	ldr	r3, [pc, #592]	@ (801001c <tcp_process+0x2a0>)
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	429a      	cmp	r2, r3
 800fdd0:	d102      	bne.n	800fdd8 <tcp_process+0x5c>
        acceptable = 1;
 800fdd2:	2301      	movs	r3, #1
 800fdd4:	76fb      	strb	r3, [r7, #27]
 800fdd6:	e017      	b.n	800fe08 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800fdd8:	4b90      	ldr	r3, [pc, #576]	@ (801001c <tcp_process+0x2a0>)
 800fdda:	681a      	ldr	r2, [r3, #0]
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fde0:	1ad3      	subs	r3, r2, r3
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	db10      	blt.n	800fe08 <tcp_process+0x8c>
 800fde6:	4b8d      	ldr	r3, [pc, #564]	@ (801001c <tcp_process+0x2a0>)
 800fde8:	681a      	ldr	r2, [r3, #0]
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fdee:	6879      	ldr	r1, [r7, #4]
 800fdf0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800fdf2:	440b      	add	r3, r1
 800fdf4:	1ad3      	subs	r3, r2, r3
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	dc06      	bgt.n	800fe08 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	8b5b      	ldrh	r3, [r3, #26]
 800fdfe:	f043 0302 	orr.w	r3, r3, #2
 800fe02:	b29a      	uxth	r2, r3
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800fe08:	7efb      	ldrb	r3, [r7, #27]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d01b      	beq.n	800fe46 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	7d1b      	ldrb	r3, [r3, #20]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d106      	bne.n	800fe24 <tcp_process+0xa8>
 800fe16:	4b7c      	ldr	r3, [pc, #496]	@ (8010008 <tcp_process+0x28c>)
 800fe18:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800fe1c:	4980      	ldr	r1, [pc, #512]	@ (8010020 <tcp_process+0x2a4>)
 800fe1e:	487c      	ldr	r0, [pc, #496]	@ (8010010 <tcp_process+0x294>)
 800fe20:	f006 fc22 	bl	8016668 <iprintf>
      recv_flags |= TF_RESET;
 800fe24:	4b7f      	ldr	r3, [pc, #508]	@ (8010024 <tcp_process+0x2a8>)
 800fe26:	781b      	ldrb	r3, [r3, #0]
 800fe28:	f043 0308 	orr.w	r3, r3, #8
 800fe2c:	b2da      	uxtb	r2, r3
 800fe2e:	4b7d      	ldr	r3, [pc, #500]	@ (8010024 <tcp_process+0x2a8>)
 800fe30:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	8b5b      	ldrh	r3, [r3, #26]
 800fe36:	f023 0301 	bic.w	r3, r3, #1
 800fe3a:	b29a      	uxth	r2, r3
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800fe40:	f06f 030d 	mvn.w	r3, #13
 800fe44:	e37a      	b.n	801053c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800fe46:	2300      	movs	r3, #0
 800fe48:	e378      	b.n	801053c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800fe4a:	4b72      	ldr	r3, [pc, #456]	@ (8010014 <tcp_process+0x298>)
 800fe4c:	781b      	ldrb	r3, [r3, #0]
 800fe4e:	f003 0302 	and.w	r3, r3, #2
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d010      	beq.n	800fe78 <tcp_process+0xfc>
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	7d1b      	ldrb	r3, [r3, #20]
 800fe5a:	2b02      	cmp	r3, #2
 800fe5c:	d00c      	beq.n	800fe78 <tcp_process+0xfc>
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	7d1b      	ldrb	r3, [r3, #20]
 800fe62:	2b03      	cmp	r3, #3
 800fe64:	d008      	beq.n	800fe78 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	8b5b      	ldrh	r3, [r3, #26]
 800fe6a:	f043 0302 	orr.w	r3, r3, #2
 800fe6e:	b29a      	uxth	r2, r3
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800fe74:	2300      	movs	r3, #0
 800fe76:	e361      	b.n	801053c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	8b5b      	ldrh	r3, [r3, #26]
 800fe7c:	f003 0310 	and.w	r3, r3, #16
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d103      	bne.n	800fe8c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800fe84:	4b68      	ldr	r3, [pc, #416]	@ (8010028 <tcp_process+0x2ac>)
 800fe86:	681a      	ldr	r2, [r3, #0]
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	2200      	movs	r2, #0
 800fe90:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	2200      	movs	r2, #0
 800fe98:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800fe9c:	6878      	ldr	r0, [r7, #4]
 800fe9e:	f001 fc2b 	bl	80116f8 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	7d1b      	ldrb	r3, [r3, #20]
 800fea6:	3b02      	subs	r3, #2
 800fea8:	2b07      	cmp	r3, #7
 800feaa:	f200 8337 	bhi.w	801051c <tcp_process+0x7a0>
 800feae:	a201      	add	r2, pc, #4	@ (adr r2, 800feb4 <tcp_process+0x138>)
 800feb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800feb4:	0800fed5 	.word	0x0800fed5
 800feb8:	08010105 	.word	0x08010105
 800febc:	0801027d 	.word	0x0801027d
 800fec0:	080102a7 	.word	0x080102a7
 800fec4:	080103cb 	.word	0x080103cb
 800fec8:	0801027d 	.word	0x0801027d
 800fecc:	08010457 	.word	0x08010457
 800fed0:	080104e7 	.word	0x080104e7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800fed4:	4b4f      	ldr	r3, [pc, #316]	@ (8010014 <tcp_process+0x298>)
 800fed6:	781b      	ldrb	r3, [r3, #0]
 800fed8:	f003 0310 	and.w	r3, r3, #16
 800fedc:	2b00      	cmp	r3, #0
 800fede:	f000 80e4 	beq.w	80100aa <tcp_process+0x32e>
 800fee2:	4b4c      	ldr	r3, [pc, #304]	@ (8010014 <tcp_process+0x298>)
 800fee4:	781b      	ldrb	r3, [r3, #0]
 800fee6:	f003 0302 	and.w	r3, r3, #2
 800feea:	2b00      	cmp	r3, #0
 800feec:	f000 80dd 	beq.w	80100aa <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fef4:	1c5a      	adds	r2, r3, #1
 800fef6:	4b48      	ldr	r3, [pc, #288]	@ (8010018 <tcp_process+0x29c>)
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	429a      	cmp	r2, r3
 800fefc:	f040 80d5 	bne.w	80100aa <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800ff00:	4b46      	ldr	r3, [pc, #280]	@ (801001c <tcp_process+0x2a0>)
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	1c5a      	adds	r2, r3, #1
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800ff12:	4b41      	ldr	r3, [pc, #260]	@ (8010018 <tcp_process+0x29c>)
 800ff14:	681a      	ldr	r2, [r3, #0]
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800ff1a:	4b44      	ldr	r3, [pc, #272]	@ (801002c <tcp_process+0x2b0>)
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	89db      	ldrh	r3, [r3, #14]
 800ff20:	b29a      	uxth	r2, r3
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800ff34:	4b39      	ldr	r3, [pc, #228]	@ (801001c <tcp_process+0x2a0>)
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	1e5a      	subs	r2, r3, #1
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	2204      	movs	r2, #4
 800ff42:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	3304      	adds	r3, #4
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	f004 ff73 	bl	8014e38 <ip4_route>
 800ff52:	4601      	mov	r1, r0
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	3304      	adds	r3, #4
 800ff58:	461a      	mov	r2, r3
 800ff5a:	4620      	mov	r0, r4
 800ff5c:	f7ff f88c 	bl	800f078 <tcp_eff_send_mss_netif>
 800ff60:	4603      	mov	r3, r0
 800ff62:	461a      	mov	r2, r3
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ff6c:	009a      	lsls	r2, r3, #2
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ff72:	005b      	lsls	r3, r3, #1
 800ff74:	f241 111c 	movw	r1, #4380	@ 0x111c
 800ff78:	428b      	cmp	r3, r1
 800ff7a:	bf38      	it	cc
 800ff7c:	460b      	movcc	r3, r1
 800ff7e:	429a      	cmp	r2, r3
 800ff80:	d204      	bcs.n	800ff8c <tcp_process+0x210>
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ff86:	009b      	lsls	r3, r3, #2
 800ff88:	b29b      	uxth	r3, r3
 800ff8a:	e00d      	b.n	800ffa8 <tcp_process+0x22c>
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ff90:	005b      	lsls	r3, r3, #1
 800ff92:	f241 121c 	movw	r2, #4380	@ 0x111c
 800ff96:	4293      	cmp	r3, r2
 800ff98:	d904      	bls.n	800ffa4 <tcp_process+0x228>
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ff9e:	005b      	lsls	r3, r3, #1
 800ffa0:	b29b      	uxth	r3, r3
 800ffa2:	e001      	b.n	800ffa8 <tcp_process+0x22c>
 800ffa4:	f241 131c 	movw	r3, #4380	@ 0x111c
 800ffa8:	687a      	ldr	r2, [r7, #4]
 800ffaa:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d106      	bne.n	800ffc6 <tcp_process+0x24a>
 800ffb8:	4b13      	ldr	r3, [pc, #76]	@ (8010008 <tcp_process+0x28c>)
 800ffba:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800ffbe:	491c      	ldr	r1, [pc, #112]	@ (8010030 <tcp_process+0x2b4>)
 800ffc0:	4813      	ldr	r0, [pc, #76]	@ (8010010 <tcp_process+0x294>)
 800ffc2:	f006 fb51 	bl	8016668 <iprintf>
        --pcb->snd_queuelen;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800ffcc:	3b01      	subs	r3, #1
 800ffce:	b29a      	uxth	r2, r3
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ffda:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800ffdc:	69fb      	ldr	r3, [r7, #28]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d12a      	bne.n	8010038 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ffe6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800ffe8:	69fb      	ldr	r3, [r7, #28]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d106      	bne.n	800fffc <tcp_process+0x280>
 800ffee:	4b06      	ldr	r3, [pc, #24]	@ (8010008 <tcp_process+0x28c>)
 800fff0:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800fff4:	490f      	ldr	r1, [pc, #60]	@ (8010034 <tcp_process+0x2b8>)
 800fff6:	4806      	ldr	r0, [pc, #24]	@ (8010010 <tcp_process+0x294>)
 800fff8:	f006 fb36 	bl	8016668 <iprintf>
          pcb->unsent = rseg->next;
 800fffc:	69fb      	ldr	r3, [r7, #28]
 800fffe:	681a      	ldr	r2, [r3, #0]
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	66da      	str	r2, [r3, #108]	@ 0x6c
 8010004:	e01c      	b.n	8010040 <tcp_process+0x2c4>
 8010006:	bf00      	nop
 8010008:	080194bc 	.word	0x080194bc
 801000c:	080196f4 	.word	0x080196f4
 8010010:	08019508 	.word	0x08019508
 8010014:	20013a4c 	.word	0x20013a4c
 8010018:	20013a44 	.word	0x20013a44
 801001c:	20013a40 	.word	0x20013a40
 8010020:	08019710 	.word	0x08019710
 8010024:	20013a4d 	.word	0x20013a4d
 8010028:	20013a08 	.word	0x20013a08
 801002c:	20013a30 	.word	0x20013a30
 8010030:	08019730 	.word	0x08019730
 8010034:	08019748 	.word	0x08019748
        } else {
          pcb->unacked = rseg->next;
 8010038:	69fb      	ldr	r3, [r7, #28]
 801003a:	681a      	ldr	r2, [r3, #0]
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8010040:	69f8      	ldr	r0, [r7, #28]
 8010042:	f7fe fc3c 	bl	800e8be <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801004a:	2b00      	cmp	r3, #0
 801004c:	d104      	bne.n	8010058 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010054:	861a      	strh	r2, [r3, #48]	@ 0x30
 8010056:	e006      	b.n	8010066 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	2200      	movs	r2, #0
 801005c:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	2200      	movs	r2, #0
 8010062:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801006c:	2b00      	cmp	r3, #0
 801006e:	d00a      	beq.n	8010086 <tcp_process+0x30a>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010076:	687a      	ldr	r2, [r7, #4]
 8010078:	6910      	ldr	r0, [r2, #16]
 801007a:	2200      	movs	r2, #0
 801007c:	6879      	ldr	r1, [r7, #4]
 801007e:	4798      	blx	r3
 8010080:	4603      	mov	r3, r0
 8010082:	76bb      	strb	r3, [r7, #26]
 8010084:	e001      	b.n	801008a <tcp_process+0x30e>
 8010086:	2300      	movs	r3, #0
 8010088:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801008a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801008e:	f113 0f0d 	cmn.w	r3, #13
 8010092:	d102      	bne.n	801009a <tcp_process+0x31e>
          return ERR_ABRT;
 8010094:	f06f 030c 	mvn.w	r3, #12
 8010098:	e250      	b.n	801053c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	8b5b      	ldrh	r3, [r3, #26]
 801009e:	f043 0302 	orr.w	r3, r3, #2
 80100a2:	b29a      	uxth	r2, r3
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80100a8:	e23a      	b.n	8010520 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80100aa:	4b98      	ldr	r3, [pc, #608]	@ (801030c <tcp_process+0x590>)
 80100ac:	781b      	ldrb	r3, [r3, #0]
 80100ae:	f003 0310 	and.w	r3, r3, #16
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	f000 8234 	beq.w	8010520 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80100b8:	4b95      	ldr	r3, [pc, #596]	@ (8010310 <tcp_process+0x594>)
 80100ba:	6819      	ldr	r1, [r3, #0]
 80100bc:	4b95      	ldr	r3, [pc, #596]	@ (8010314 <tcp_process+0x598>)
 80100be:	881b      	ldrh	r3, [r3, #0]
 80100c0:	461a      	mov	r2, r3
 80100c2:	4b95      	ldr	r3, [pc, #596]	@ (8010318 <tcp_process+0x59c>)
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80100c8:	4b94      	ldr	r3, [pc, #592]	@ (801031c <tcp_process+0x5a0>)
 80100ca:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80100cc:	885b      	ldrh	r3, [r3, #2]
 80100ce:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80100d0:	4a92      	ldr	r2, [pc, #584]	@ (801031c <tcp_process+0x5a0>)
 80100d2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80100d4:	8812      	ldrh	r2, [r2, #0]
 80100d6:	b292      	uxth	r2, r2
 80100d8:	9202      	str	r2, [sp, #8]
 80100da:	9301      	str	r3, [sp, #4]
 80100dc:	4b90      	ldr	r3, [pc, #576]	@ (8010320 <tcp_process+0x5a4>)
 80100de:	9300      	str	r3, [sp, #0]
 80100e0:	4b90      	ldr	r3, [pc, #576]	@ (8010324 <tcp_process+0x5a8>)
 80100e2:	4602      	mov	r2, r0
 80100e4:	6878      	ldr	r0, [r7, #4]
 80100e6:	f003 f8d7 	bl	8013298 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80100f0:	2b05      	cmp	r3, #5
 80100f2:	f200 8215 	bhi.w	8010520 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	2200      	movs	r2, #0
 80100fa:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 80100fc:	6878      	ldr	r0, [r7, #4]
 80100fe:	f002 fea3 	bl	8012e48 <tcp_rexmit_rto>
      break;
 8010102:	e20d      	b.n	8010520 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8010104:	4b81      	ldr	r3, [pc, #516]	@ (801030c <tcp_process+0x590>)
 8010106:	781b      	ldrb	r3, [r3, #0]
 8010108:	f003 0310 	and.w	r3, r3, #16
 801010c:	2b00      	cmp	r3, #0
 801010e:	f000 80a1 	beq.w	8010254 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010112:	4b7f      	ldr	r3, [pc, #508]	@ (8010310 <tcp_process+0x594>)
 8010114:	681a      	ldr	r2, [r3, #0]
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801011a:	1ad3      	subs	r3, r2, r3
 801011c:	3b01      	subs	r3, #1
 801011e:	2b00      	cmp	r3, #0
 8010120:	db7e      	blt.n	8010220 <tcp_process+0x4a4>
 8010122:	4b7b      	ldr	r3, [pc, #492]	@ (8010310 <tcp_process+0x594>)
 8010124:	681a      	ldr	r2, [r3, #0]
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801012a:	1ad3      	subs	r3, r2, r3
 801012c:	2b00      	cmp	r3, #0
 801012e:	dc77      	bgt.n	8010220 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	2204      	movs	r2, #4
 8010134:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801013a:	2b00      	cmp	r3, #0
 801013c:	d102      	bne.n	8010144 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801013e:	23fa      	movs	r3, #250	@ 0xfa
 8010140:	76bb      	strb	r3, [r7, #26]
 8010142:	e01d      	b.n	8010180 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010148:	699b      	ldr	r3, [r3, #24]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d106      	bne.n	801015c <tcp_process+0x3e0>
 801014e:	4b76      	ldr	r3, [pc, #472]	@ (8010328 <tcp_process+0x5ac>)
 8010150:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8010154:	4975      	ldr	r1, [pc, #468]	@ (801032c <tcp_process+0x5b0>)
 8010156:	4876      	ldr	r0, [pc, #472]	@ (8010330 <tcp_process+0x5b4>)
 8010158:	f006 fa86 	bl	8016668 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010160:	699b      	ldr	r3, [r3, #24]
 8010162:	2b00      	cmp	r3, #0
 8010164:	d00a      	beq.n	801017c <tcp_process+0x400>
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801016a:	699b      	ldr	r3, [r3, #24]
 801016c:	687a      	ldr	r2, [r7, #4]
 801016e:	6910      	ldr	r0, [r2, #16]
 8010170:	2200      	movs	r2, #0
 8010172:	6879      	ldr	r1, [r7, #4]
 8010174:	4798      	blx	r3
 8010176:	4603      	mov	r3, r0
 8010178:	76bb      	strb	r3, [r7, #26]
 801017a:	e001      	b.n	8010180 <tcp_process+0x404>
 801017c:	23f0      	movs	r3, #240	@ 0xf0
 801017e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8010180:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d00a      	beq.n	801019e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8010188:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801018c:	f113 0f0d 	cmn.w	r3, #13
 8010190:	d002      	beq.n	8010198 <tcp_process+0x41c>
              tcp_abort(pcb);
 8010192:	6878      	ldr	r0, [r7, #4]
 8010194:	f7fd fcec 	bl	800db70 <tcp_abort>
            }
            return ERR_ABRT;
 8010198:	f06f 030c 	mvn.w	r3, #12
 801019c:	e1ce      	b.n	801053c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801019e:	6878      	ldr	r0, [r7, #4]
 80101a0:	f000 fae0 	bl	8010764 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80101a4:	4b63      	ldr	r3, [pc, #396]	@ (8010334 <tcp_process+0x5b8>)
 80101a6:	881b      	ldrh	r3, [r3, #0]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d005      	beq.n	80101b8 <tcp_process+0x43c>
            recv_acked--;
 80101ac:	4b61      	ldr	r3, [pc, #388]	@ (8010334 <tcp_process+0x5b8>)
 80101ae:	881b      	ldrh	r3, [r3, #0]
 80101b0:	3b01      	subs	r3, #1
 80101b2:	b29a      	uxth	r2, r3
 80101b4:	4b5f      	ldr	r3, [pc, #380]	@ (8010334 <tcp_process+0x5b8>)
 80101b6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80101bc:	009a      	lsls	r2, r3, #2
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80101c2:	005b      	lsls	r3, r3, #1
 80101c4:	f241 111c 	movw	r1, #4380	@ 0x111c
 80101c8:	428b      	cmp	r3, r1
 80101ca:	bf38      	it	cc
 80101cc:	460b      	movcc	r3, r1
 80101ce:	429a      	cmp	r2, r3
 80101d0:	d204      	bcs.n	80101dc <tcp_process+0x460>
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80101d6:	009b      	lsls	r3, r3, #2
 80101d8:	b29b      	uxth	r3, r3
 80101da:	e00d      	b.n	80101f8 <tcp_process+0x47c>
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80101e0:	005b      	lsls	r3, r3, #1
 80101e2:	f241 121c 	movw	r2, #4380	@ 0x111c
 80101e6:	4293      	cmp	r3, r2
 80101e8:	d904      	bls.n	80101f4 <tcp_process+0x478>
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80101ee:	005b      	lsls	r3, r3, #1
 80101f0:	b29b      	uxth	r3, r3
 80101f2:	e001      	b.n	80101f8 <tcp_process+0x47c>
 80101f4:	f241 131c 	movw	r3, #4380	@ 0x111c
 80101f8:	687a      	ldr	r2, [r7, #4]
 80101fa:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80101fe:	4b4e      	ldr	r3, [pc, #312]	@ (8010338 <tcp_process+0x5bc>)
 8010200:	781b      	ldrb	r3, [r3, #0]
 8010202:	f003 0320 	and.w	r3, r3, #32
 8010206:	2b00      	cmp	r3, #0
 8010208:	d037      	beq.n	801027a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	8b5b      	ldrh	r3, [r3, #26]
 801020e:	f043 0302 	orr.w	r3, r3, #2
 8010212:	b29a      	uxth	r2, r3
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	2207      	movs	r2, #7
 801021c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801021e:	e02c      	b.n	801027a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010220:	4b3b      	ldr	r3, [pc, #236]	@ (8010310 <tcp_process+0x594>)
 8010222:	6819      	ldr	r1, [r3, #0]
 8010224:	4b3b      	ldr	r3, [pc, #236]	@ (8010314 <tcp_process+0x598>)
 8010226:	881b      	ldrh	r3, [r3, #0]
 8010228:	461a      	mov	r2, r3
 801022a:	4b3b      	ldr	r3, [pc, #236]	@ (8010318 <tcp_process+0x59c>)
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010230:	4b3a      	ldr	r3, [pc, #232]	@ (801031c <tcp_process+0x5a0>)
 8010232:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010234:	885b      	ldrh	r3, [r3, #2]
 8010236:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010238:	4a38      	ldr	r2, [pc, #224]	@ (801031c <tcp_process+0x5a0>)
 801023a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801023c:	8812      	ldrh	r2, [r2, #0]
 801023e:	b292      	uxth	r2, r2
 8010240:	9202      	str	r2, [sp, #8]
 8010242:	9301      	str	r3, [sp, #4]
 8010244:	4b36      	ldr	r3, [pc, #216]	@ (8010320 <tcp_process+0x5a4>)
 8010246:	9300      	str	r3, [sp, #0]
 8010248:	4b36      	ldr	r3, [pc, #216]	@ (8010324 <tcp_process+0x5a8>)
 801024a:	4602      	mov	r2, r0
 801024c:	6878      	ldr	r0, [r7, #4]
 801024e:	f003 f823 	bl	8013298 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8010252:	e167      	b.n	8010524 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8010254:	4b2d      	ldr	r3, [pc, #180]	@ (801030c <tcp_process+0x590>)
 8010256:	781b      	ldrb	r3, [r3, #0]
 8010258:	f003 0302 	and.w	r3, r3, #2
 801025c:	2b00      	cmp	r3, #0
 801025e:	f000 8161 	beq.w	8010524 <tcp_process+0x7a8>
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010266:	1e5a      	subs	r2, r3, #1
 8010268:	4b2b      	ldr	r3, [pc, #172]	@ (8010318 <tcp_process+0x59c>)
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	429a      	cmp	r2, r3
 801026e:	f040 8159 	bne.w	8010524 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8010272:	6878      	ldr	r0, [r7, #4]
 8010274:	f002 fe0a 	bl	8012e8c <tcp_rexmit>
      break;
 8010278:	e154      	b.n	8010524 <tcp_process+0x7a8>
 801027a:	e153      	b.n	8010524 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801027c:	6878      	ldr	r0, [r7, #4]
 801027e:	f000 fa71 	bl	8010764 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8010282:	4b2d      	ldr	r3, [pc, #180]	@ (8010338 <tcp_process+0x5bc>)
 8010284:	781b      	ldrb	r3, [r3, #0]
 8010286:	f003 0320 	and.w	r3, r3, #32
 801028a:	2b00      	cmp	r3, #0
 801028c:	f000 814c 	beq.w	8010528 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	8b5b      	ldrh	r3, [r3, #26]
 8010294:	f043 0302 	orr.w	r3, r3, #2
 8010298:	b29a      	uxth	r2, r3
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	2207      	movs	r2, #7
 80102a2:	751a      	strb	r2, [r3, #20]
      }
      break;
 80102a4:	e140      	b.n	8010528 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80102a6:	6878      	ldr	r0, [r7, #4]
 80102a8:	f000 fa5c 	bl	8010764 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80102ac:	4b22      	ldr	r3, [pc, #136]	@ (8010338 <tcp_process+0x5bc>)
 80102ae:	781b      	ldrb	r3, [r3, #0]
 80102b0:	f003 0320 	and.w	r3, r3, #32
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d071      	beq.n	801039c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80102b8:	4b14      	ldr	r3, [pc, #80]	@ (801030c <tcp_process+0x590>)
 80102ba:	781b      	ldrb	r3, [r3, #0]
 80102bc:	f003 0310 	and.w	r3, r3, #16
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d060      	beq.n	8010386 <tcp_process+0x60a>
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80102c8:	4b11      	ldr	r3, [pc, #68]	@ (8010310 <tcp_process+0x594>)
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	429a      	cmp	r2, r3
 80102ce:	d15a      	bne.n	8010386 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d156      	bne.n	8010386 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	8b5b      	ldrh	r3, [r3, #26]
 80102dc:	f043 0302 	orr.w	r3, r3, #2
 80102e0:	b29a      	uxth	r2, r3
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80102e6:	6878      	ldr	r0, [r7, #4]
 80102e8:	f7fe fdbc 	bl	800ee64 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80102ec:	4b13      	ldr	r3, [pc, #76]	@ (801033c <tcp_process+0x5c0>)
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	687a      	ldr	r2, [r7, #4]
 80102f2:	429a      	cmp	r2, r3
 80102f4:	d105      	bne.n	8010302 <tcp_process+0x586>
 80102f6:	4b11      	ldr	r3, [pc, #68]	@ (801033c <tcp_process+0x5c0>)
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	68db      	ldr	r3, [r3, #12]
 80102fc:	4a0f      	ldr	r2, [pc, #60]	@ (801033c <tcp_process+0x5c0>)
 80102fe:	6013      	str	r3, [r2, #0]
 8010300:	e02e      	b.n	8010360 <tcp_process+0x5e4>
 8010302:	4b0e      	ldr	r3, [pc, #56]	@ (801033c <tcp_process+0x5c0>)
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	617b      	str	r3, [r7, #20]
 8010308:	e027      	b.n	801035a <tcp_process+0x5de>
 801030a:	bf00      	nop
 801030c:	20013a4c 	.word	0x20013a4c
 8010310:	20013a44 	.word	0x20013a44
 8010314:	20013a4a 	.word	0x20013a4a
 8010318:	20013a40 	.word	0x20013a40
 801031c:	20013a30 	.word	0x20013a30
 8010320:	20010918 	.word	0x20010918
 8010324:	2001091c 	.word	0x2001091c
 8010328:	080194bc 	.word	0x080194bc
 801032c:	0801975c 	.word	0x0801975c
 8010330:	08019508 	.word	0x08019508
 8010334:	20013a48 	.word	0x20013a48
 8010338:	20013a4d 	.word	0x20013a4d
 801033c:	20013a14 	.word	0x20013a14
 8010340:	697b      	ldr	r3, [r7, #20]
 8010342:	68db      	ldr	r3, [r3, #12]
 8010344:	687a      	ldr	r2, [r7, #4]
 8010346:	429a      	cmp	r2, r3
 8010348:	d104      	bne.n	8010354 <tcp_process+0x5d8>
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	68da      	ldr	r2, [r3, #12]
 801034e:	697b      	ldr	r3, [r7, #20]
 8010350:	60da      	str	r2, [r3, #12]
 8010352:	e005      	b.n	8010360 <tcp_process+0x5e4>
 8010354:	697b      	ldr	r3, [r7, #20]
 8010356:	68db      	ldr	r3, [r3, #12]
 8010358:	617b      	str	r3, [r7, #20]
 801035a:	697b      	ldr	r3, [r7, #20]
 801035c:	2b00      	cmp	r3, #0
 801035e:	d1ef      	bne.n	8010340 <tcp_process+0x5c4>
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	2200      	movs	r2, #0
 8010364:	60da      	str	r2, [r3, #12]
 8010366:	4b77      	ldr	r3, [pc, #476]	@ (8010544 <tcp_process+0x7c8>)
 8010368:	2201      	movs	r2, #1
 801036a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	220a      	movs	r2, #10
 8010370:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8010372:	4b75      	ldr	r3, [pc, #468]	@ (8010548 <tcp_process+0x7cc>)
 8010374:	681a      	ldr	r2, [r3, #0]
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	60da      	str	r2, [r3, #12]
 801037a:	4a73      	ldr	r2, [pc, #460]	@ (8010548 <tcp_process+0x7cc>)
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	6013      	str	r3, [r2, #0]
 8010380:	f003 f94c 	bl	801361c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8010384:	e0d2      	b.n	801052c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	8b5b      	ldrh	r3, [r3, #26]
 801038a:	f043 0302 	orr.w	r3, r3, #2
 801038e:	b29a      	uxth	r2, r3
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	2208      	movs	r2, #8
 8010398:	751a      	strb	r2, [r3, #20]
      break;
 801039a:	e0c7      	b.n	801052c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801039c:	4b6b      	ldr	r3, [pc, #428]	@ (801054c <tcp_process+0x7d0>)
 801039e:	781b      	ldrb	r3, [r3, #0]
 80103a0:	f003 0310 	and.w	r3, r3, #16
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	f000 80c1 	beq.w	801052c <tcp_process+0x7b0>
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80103ae:	4b68      	ldr	r3, [pc, #416]	@ (8010550 <tcp_process+0x7d4>)
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	429a      	cmp	r2, r3
 80103b4:	f040 80ba 	bne.w	801052c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80103bc:	2b00      	cmp	r3, #0
 80103be:	f040 80b5 	bne.w	801052c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2206      	movs	r2, #6
 80103c6:	751a      	strb	r2, [r3, #20]
      break;
 80103c8:	e0b0      	b.n	801052c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80103ca:	6878      	ldr	r0, [r7, #4]
 80103cc:	f000 f9ca 	bl	8010764 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80103d0:	4b60      	ldr	r3, [pc, #384]	@ (8010554 <tcp_process+0x7d8>)
 80103d2:	781b      	ldrb	r3, [r3, #0]
 80103d4:	f003 0320 	and.w	r3, r3, #32
 80103d8:	2b00      	cmp	r3, #0
 80103da:	f000 80a9 	beq.w	8010530 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	8b5b      	ldrh	r3, [r3, #26]
 80103e2:	f043 0302 	orr.w	r3, r3, #2
 80103e6:	b29a      	uxth	r2, r3
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80103ec:	6878      	ldr	r0, [r7, #4]
 80103ee:	f7fe fd39 	bl	800ee64 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80103f2:	4b59      	ldr	r3, [pc, #356]	@ (8010558 <tcp_process+0x7dc>)
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	687a      	ldr	r2, [r7, #4]
 80103f8:	429a      	cmp	r2, r3
 80103fa:	d105      	bne.n	8010408 <tcp_process+0x68c>
 80103fc:	4b56      	ldr	r3, [pc, #344]	@ (8010558 <tcp_process+0x7dc>)
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	68db      	ldr	r3, [r3, #12]
 8010402:	4a55      	ldr	r2, [pc, #340]	@ (8010558 <tcp_process+0x7dc>)
 8010404:	6013      	str	r3, [r2, #0]
 8010406:	e013      	b.n	8010430 <tcp_process+0x6b4>
 8010408:	4b53      	ldr	r3, [pc, #332]	@ (8010558 <tcp_process+0x7dc>)
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	613b      	str	r3, [r7, #16]
 801040e:	e00c      	b.n	801042a <tcp_process+0x6ae>
 8010410:	693b      	ldr	r3, [r7, #16]
 8010412:	68db      	ldr	r3, [r3, #12]
 8010414:	687a      	ldr	r2, [r7, #4]
 8010416:	429a      	cmp	r2, r3
 8010418:	d104      	bne.n	8010424 <tcp_process+0x6a8>
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	68da      	ldr	r2, [r3, #12]
 801041e:	693b      	ldr	r3, [r7, #16]
 8010420:	60da      	str	r2, [r3, #12]
 8010422:	e005      	b.n	8010430 <tcp_process+0x6b4>
 8010424:	693b      	ldr	r3, [r7, #16]
 8010426:	68db      	ldr	r3, [r3, #12]
 8010428:	613b      	str	r3, [r7, #16]
 801042a:	693b      	ldr	r3, [r7, #16]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d1ef      	bne.n	8010410 <tcp_process+0x694>
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2200      	movs	r2, #0
 8010434:	60da      	str	r2, [r3, #12]
 8010436:	4b43      	ldr	r3, [pc, #268]	@ (8010544 <tcp_process+0x7c8>)
 8010438:	2201      	movs	r2, #1
 801043a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	220a      	movs	r2, #10
 8010440:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010442:	4b41      	ldr	r3, [pc, #260]	@ (8010548 <tcp_process+0x7cc>)
 8010444:	681a      	ldr	r2, [r3, #0]
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	60da      	str	r2, [r3, #12]
 801044a:	4a3f      	ldr	r2, [pc, #252]	@ (8010548 <tcp_process+0x7cc>)
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	6013      	str	r3, [r2, #0]
 8010450:	f003 f8e4 	bl	801361c <tcp_timer_needed>
      }
      break;
 8010454:	e06c      	b.n	8010530 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8010456:	6878      	ldr	r0, [r7, #4]
 8010458:	f000 f984 	bl	8010764 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801045c:	4b3b      	ldr	r3, [pc, #236]	@ (801054c <tcp_process+0x7d0>)
 801045e:	781b      	ldrb	r3, [r3, #0]
 8010460:	f003 0310 	and.w	r3, r3, #16
 8010464:	2b00      	cmp	r3, #0
 8010466:	d065      	beq.n	8010534 <tcp_process+0x7b8>
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801046c:	4b38      	ldr	r3, [pc, #224]	@ (8010550 <tcp_process+0x7d4>)
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	429a      	cmp	r2, r3
 8010472:	d15f      	bne.n	8010534 <tcp_process+0x7b8>
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010478:	2b00      	cmp	r3, #0
 801047a:	d15b      	bne.n	8010534 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801047c:	6878      	ldr	r0, [r7, #4]
 801047e:	f7fe fcf1 	bl	800ee64 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010482:	4b35      	ldr	r3, [pc, #212]	@ (8010558 <tcp_process+0x7dc>)
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	687a      	ldr	r2, [r7, #4]
 8010488:	429a      	cmp	r2, r3
 801048a:	d105      	bne.n	8010498 <tcp_process+0x71c>
 801048c:	4b32      	ldr	r3, [pc, #200]	@ (8010558 <tcp_process+0x7dc>)
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	68db      	ldr	r3, [r3, #12]
 8010492:	4a31      	ldr	r2, [pc, #196]	@ (8010558 <tcp_process+0x7dc>)
 8010494:	6013      	str	r3, [r2, #0]
 8010496:	e013      	b.n	80104c0 <tcp_process+0x744>
 8010498:	4b2f      	ldr	r3, [pc, #188]	@ (8010558 <tcp_process+0x7dc>)
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	60fb      	str	r3, [r7, #12]
 801049e:	e00c      	b.n	80104ba <tcp_process+0x73e>
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	68db      	ldr	r3, [r3, #12]
 80104a4:	687a      	ldr	r2, [r7, #4]
 80104a6:	429a      	cmp	r2, r3
 80104a8:	d104      	bne.n	80104b4 <tcp_process+0x738>
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	68da      	ldr	r2, [r3, #12]
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	60da      	str	r2, [r3, #12]
 80104b2:	e005      	b.n	80104c0 <tcp_process+0x744>
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	68db      	ldr	r3, [r3, #12]
 80104b8:	60fb      	str	r3, [r7, #12]
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d1ef      	bne.n	80104a0 <tcp_process+0x724>
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	2200      	movs	r2, #0
 80104c4:	60da      	str	r2, [r3, #12]
 80104c6:	4b1f      	ldr	r3, [pc, #124]	@ (8010544 <tcp_process+0x7c8>)
 80104c8:	2201      	movs	r2, #1
 80104ca:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	220a      	movs	r2, #10
 80104d0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80104d2:	4b1d      	ldr	r3, [pc, #116]	@ (8010548 <tcp_process+0x7cc>)
 80104d4:	681a      	ldr	r2, [r3, #0]
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	60da      	str	r2, [r3, #12]
 80104da:	4a1b      	ldr	r2, [pc, #108]	@ (8010548 <tcp_process+0x7cc>)
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	6013      	str	r3, [r2, #0]
 80104e0:	f003 f89c 	bl	801361c <tcp_timer_needed>
      }
      break;
 80104e4:	e026      	b.n	8010534 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80104e6:	6878      	ldr	r0, [r7, #4]
 80104e8:	f000 f93c 	bl	8010764 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80104ec:	4b17      	ldr	r3, [pc, #92]	@ (801054c <tcp_process+0x7d0>)
 80104ee:	781b      	ldrb	r3, [r3, #0]
 80104f0:	f003 0310 	and.w	r3, r3, #16
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d01f      	beq.n	8010538 <tcp_process+0x7bc>
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80104fc:	4b14      	ldr	r3, [pc, #80]	@ (8010550 <tcp_process+0x7d4>)
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	429a      	cmp	r2, r3
 8010502:	d119      	bne.n	8010538 <tcp_process+0x7bc>
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010508:	2b00      	cmp	r3, #0
 801050a:	d115      	bne.n	8010538 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801050c:	4b11      	ldr	r3, [pc, #68]	@ (8010554 <tcp_process+0x7d8>)
 801050e:	781b      	ldrb	r3, [r3, #0]
 8010510:	f043 0310 	orr.w	r3, r3, #16
 8010514:	b2da      	uxtb	r2, r3
 8010516:	4b0f      	ldr	r3, [pc, #60]	@ (8010554 <tcp_process+0x7d8>)
 8010518:	701a      	strb	r2, [r3, #0]
      }
      break;
 801051a:	e00d      	b.n	8010538 <tcp_process+0x7bc>
    default:
      break;
 801051c:	bf00      	nop
 801051e:	e00c      	b.n	801053a <tcp_process+0x7be>
      break;
 8010520:	bf00      	nop
 8010522:	e00a      	b.n	801053a <tcp_process+0x7be>
      break;
 8010524:	bf00      	nop
 8010526:	e008      	b.n	801053a <tcp_process+0x7be>
      break;
 8010528:	bf00      	nop
 801052a:	e006      	b.n	801053a <tcp_process+0x7be>
      break;
 801052c:	bf00      	nop
 801052e:	e004      	b.n	801053a <tcp_process+0x7be>
      break;
 8010530:	bf00      	nop
 8010532:	e002      	b.n	801053a <tcp_process+0x7be>
      break;
 8010534:	bf00      	nop
 8010536:	e000      	b.n	801053a <tcp_process+0x7be>
      break;
 8010538:	bf00      	nop
  }
  return ERR_OK;
 801053a:	2300      	movs	r3, #0
}
 801053c:	4618      	mov	r0, r3
 801053e:	3724      	adds	r7, #36	@ 0x24
 8010540:	46bd      	mov	sp, r7
 8010542:	bd90      	pop	{r4, r7, pc}
 8010544:	20013a1c 	.word	0x20013a1c
 8010548:	20013a18 	.word	0x20013a18
 801054c:	20013a4c 	.word	0x20013a4c
 8010550:	20013a44 	.word	0x20013a44
 8010554:	20013a4d 	.word	0x20013a4d
 8010558:	20013a14 	.word	0x20013a14

0801055c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801055c:	b590      	push	{r4, r7, lr}
 801055e:	b085      	sub	sp, #20
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
 8010564:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d106      	bne.n	801057a <tcp_oos_insert_segment+0x1e>
 801056c:	4b3b      	ldr	r3, [pc, #236]	@ (801065c <tcp_oos_insert_segment+0x100>)
 801056e:	f240 421f 	movw	r2, #1055	@ 0x41f
 8010572:	493b      	ldr	r1, [pc, #236]	@ (8010660 <tcp_oos_insert_segment+0x104>)
 8010574:	483b      	ldr	r0, [pc, #236]	@ (8010664 <tcp_oos_insert_segment+0x108>)
 8010576:	f006 f877 	bl	8016668 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	68db      	ldr	r3, [r3, #12]
 801057e:	899b      	ldrh	r3, [r3, #12]
 8010580:	b29b      	uxth	r3, r3
 8010582:	4618      	mov	r0, r3
 8010584:	f7fb f972 	bl	800b86c <lwip_htons>
 8010588:	4603      	mov	r3, r0
 801058a:	b2db      	uxtb	r3, r3
 801058c:	f003 0301 	and.w	r3, r3, #1
 8010590:	2b00      	cmp	r3, #0
 8010592:	d028      	beq.n	80105e6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8010594:	6838      	ldr	r0, [r7, #0]
 8010596:	f7fe f97d 	bl	800e894 <tcp_segs_free>
    next = NULL;
 801059a:	2300      	movs	r3, #0
 801059c:	603b      	str	r3, [r7, #0]
 801059e:	e056      	b.n	801064e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80105a0:	683b      	ldr	r3, [r7, #0]
 80105a2:	68db      	ldr	r3, [r3, #12]
 80105a4:	899b      	ldrh	r3, [r3, #12]
 80105a6:	b29b      	uxth	r3, r3
 80105a8:	4618      	mov	r0, r3
 80105aa:	f7fb f95f 	bl	800b86c <lwip_htons>
 80105ae:	4603      	mov	r3, r0
 80105b0:	b2db      	uxtb	r3, r3
 80105b2:	f003 0301 	and.w	r3, r3, #1
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d00d      	beq.n	80105d6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	68db      	ldr	r3, [r3, #12]
 80105be:	899b      	ldrh	r3, [r3, #12]
 80105c0:	b29c      	uxth	r4, r3
 80105c2:	2001      	movs	r0, #1
 80105c4:	f7fb f952 	bl	800b86c <lwip_htons>
 80105c8:	4603      	mov	r3, r0
 80105ca:	461a      	mov	r2, r3
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	68db      	ldr	r3, [r3, #12]
 80105d0:	4322      	orrs	r2, r4
 80105d2:	b292      	uxth	r2, r2
 80105d4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80105d6:	683b      	ldr	r3, [r7, #0]
 80105d8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80105e0:	68f8      	ldr	r0, [r7, #12]
 80105e2:	f7fe f96c 	bl	800e8be <tcp_seg_free>
    while (next &&
 80105e6:	683b      	ldr	r3, [r7, #0]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d00e      	beq.n	801060a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	891b      	ldrh	r3, [r3, #8]
 80105f0:	461a      	mov	r2, r3
 80105f2:	4b1d      	ldr	r3, [pc, #116]	@ (8010668 <tcp_oos_insert_segment+0x10c>)
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	441a      	add	r2, r3
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	68db      	ldr	r3, [r3, #12]
 80105fc:	685b      	ldr	r3, [r3, #4]
 80105fe:	6839      	ldr	r1, [r7, #0]
 8010600:	8909      	ldrh	r1, [r1, #8]
 8010602:	440b      	add	r3, r1
 8010604:	1ad3      	subs	r3, r2, r3
    while (next &&
 8010606:	2b00      	cmp	r3, #0
 8010608:	daca      	bge.n	80105a0 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801060a:	683b      	ldr	r3, [r7, #0]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d01e      	beq.n	801064e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	891b      	ldrh	r3, [r3, #8]
 8010614:	461a      	mov	r2, r3
 8010616:	4b14      	ldr	r3, [pc, #80]	@ (8010668 <tcp_oos_insert_segment+0x10c>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	441a      	add	r2, r3
 801061c:	683b      	ldr	r3, [r7, #0]
 801061e:	68db      	ldr	r3, [r3, #12]
 8010620:	685b      	ldr	r3, [r3, #4]
 8010622:	1ad3      	subs	r3, r2, r3
    if (next &&
 8010624:	2b00      	cmp	r3, #0
 8010626:	dd12      	ble.n	801064e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8010628:	683b      	ldr	r3, [r7, #0]
 801062a:	68db      	ldr	r3, [r3, #12]
 801062c:	685b      	ldr	r3, [r3, #4]
 801062e:	b29a      	uxth	r2, r3
 8010630:	4b0d      	ldr	r3, [pc, #52]	@ (8010668 <tcp_oos_insert_segment+0x10c>)
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	b29b      	uxth	r3, r3
 8010636:	1ad3      	subs	r3, r2, r3
 8010638:	b29a      	uxth	r2, r3
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	685a      	ldr	r2, [r3, #4]
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	891b      	ldrh	r3, [r3, #8]
 8010646:	4619      	mov	r1, r3
 8010648:	4610      	mov	r0, r2
 801064a:	f7fc fb77 	bl	800cd3c <pbuf_realloc>
    }
  }
  cseg->next = next;
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	683a      	ldr	r2, [r7, #0]
 8010652:	601a      	str	r2, [r3, #0]
}
 8010654:	bf00      	nop
 8010656:	3714      	adds	r7, #20
 8010658:	46bd      	mov	sp, r7
 801065a:	bd90      	pop	{r4, r7, pc}
 801065c:	080194bc 	.word	0x080194bc
 8010660:	0801977c 	.word	0x0801977c
 8010664:	08019508 	.word	0x08019508
 8010668:	20013a40 	.word	0x20013a40

0801066c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801066c:	b5b0      	push	{r4, r5, r7, lr}
 801066e:	b086      	sub	sp, #24
 8010670:	af00      	add	r7, sp, #0
 8010672:	60f8      	str	r0, [r7, #12]
 8010674:	60b9      	str	r1, [r7, #8]
 8010676:	607a      	str	r2, [r7, #4]
 8010678:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801067a:	e03e      	b.n	80106fa <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801067c:	68bb      	ldr	r3, [r7, #8]
 801067e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8010680:	68bb      	ldr	r3, [r7, #8]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8010686:	697b      	ldr	r3, [r7, #20]
 8010688:	685b      	ldr	r3, [r3, #4]
 801068a:	4618      	mov	r0, r3
 801068c:	f7fc fd6a 	bl	800d164 <pbuf_clen>
 8010690:	4603      	mov	r3, r0
 8010692:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801069a:	8a7a      	ldrh	r2, [r7, #18]
 801069c:	429a      	cmp	r2, r3
 801069e:	d906      	bls.n	80106ae <tcp_free_acked_segments+0x42>
 80106a0:	4b2a      	ldr	r3, [pc, #168]	@ (801074c <tcp_free_acked_segments+0xe0>)
 80106a2:	f240 4257 	movw	r2, #1111	@ 0x457
 80106a6:	492a      	ldr	r1, [pc, #168]	@ (8010750 <tcp_free_acked_segments+0xe4>)
 80106a8:	482a      	ldr	r0, [pc, #168]	@ (8010754 <tcp_free_acked_segments+0xe8>)
 80106aa:	f005 ffdd 	bl	8016668 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 80106b4:	8a7b      	ldrh	r3, [r7, #18]
 80106b6:	1ad3      	subs	r3, r2, r3
 80106b8:	b29a      	uxth	r2, r3
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80106c0:	697b      	ldr	r3, [r7, #20]
 80106c2:	891a      	ldrh	r2, [r3, #8]
 80106c4:	4b24      	ldr	r3, [pc, #144]	@ (8010758 <tcp_free_acked_segments+0xec>)
 80106c6:	881b      	ldrh	r3, [r3, #0]
 80106c8:	4413      	add	r3, r2
 80106ca:	b29a      	uxth	r2, r3
 80106cc:	4b22      	ldr	r3, [pc, #136]	@ (8010758 <tcp_free_acked_segments+0xec>)
 80106ce:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80106d0:	6978      	ldr	r0, [r7, #20]
 80106d2:	f7fe f8f4 	bl	800e8be <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d00c      	beq.n	80106fa <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80106e0:	68bb      	ldr	r3, [r7, #8]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d109      	bne.n	80106fa <tcp_free_acked_segments+0x8e>
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d106      	bne.n	80106fa <tcp_free_acked_segments+0x8e>
 80106ec:	4b17      	ldr	r3, [pc, #92]	@ (801074c <tcp_free_acked_segments+0xe0>)
 80106ee:	f240 4261 	movw	r2, #1121	@ 0x461
 80106f2:	491a      	ldr	r1, [pc, #104]	@ (801075c <tcp_free_acked_segments+0xf0>)
 80106f4:	4817      	ldr	r0, [pc, #92]	@ (8010754 <tcp_free_acked_segments+0xe8>)
 80106f6:	f005 ffb7 	bl	8016668 <iprintf>
  while (seg_list != NULL &&
 80106fa:	68bb      	ldr	r3, [r7, #8]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d020      	beq.n	8010742 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8010700:	68bb      	ldr	r3, [r7, #8]
 8010702:	68db      	ldr	r3, [r3, #12]
 8010704:	685b      	ldr	r3, [r3, #4]
 8010706:	4618      	mov	r0, r3
 8010708:	f7fb f8c6 	bl	800b898 <lwip_htonl>
 801070c:	4604      	mov	r4, r0
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	891b      	ldrh	r3, [r3, #8]
 8010712:	461d      	mov	r5, r3
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	68db      	ldr	r3, [r3, #12]
 8010718:	899b      	ldrh	r3, [r3, #12]
 801071a:	b29b      	uxth	r3, r3
 801071c:	4618      	mov	r0, r3
 801071e:	f7fb f8a5 	bl	800b86c <lwip_htons>
 8010722:	4603      	mov	r3, r0
 8010724:	b2db      	uxtb	r3, r3
 8010726:	f003 0303 	and.w	r3, r3, #3
 801072a:	2b00      	cmp	r3, #0
 801072c:	d001      	beq.n	8010732 <tcp_free_acked_segments+0xc6>
 801072e:	2301      	movs	r3, #1
 8010730:	e000      	b.n	8010734 <tcp_free_acked_segments+0xc8>
 8010732:	2300      	movs	r3, #0
 8010734:	442b      	add	r3, r5
 8010736:	18e2      	adds	r2, r4, r3
 8010738:	4b09      	ldr	r3, [pc, #36]	@ (8010760 <tcp_free_acked_segments+0xf4>)
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801073e:	2b00      	cmp	r3, #0
 8010740:	dd9c      	ble.n	801067c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8010742:	68bb      	ldr	r3, [r7, #8]
}
 8010744:	4618      	mov	r0, r3
 8010746:	3718      	adds	r7, #24
 8010748:	46bd      	mov	sp, r7
 801074a:	bdb0      	pop	{r4, r5, r7, pc}
 801074c:	080194bc 	.word	0x080194bc
 8010750:	080197a4 	.word	0x080197a4
 8010754:	08019508 	.word	0x08019508
 8010758:	20013a48 	.word	0x20013a48
 801075c:	080197cc 	.word	0x080197cc
 8010760:	20013a44 	.word	0x20013a44

08010764 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8010764:	b5b0      	push	{r4, r5, r7, lr}
 8010766:	b094      	sub	sp, #80	@ 0x50
 8010768:	af00      	add	r7, sp, #0
 801076a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801076c:	2300      	movs	r3, #0
 801076e:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d106      	bne.n	8010784 <tcp_receive+0x20>
 8010776:	4b91      	ldr	r3, [pc, #580]	@ (80109bc <tcp_receive+0x258>)
 8010778:	f240 427b 	movw	r2, #1147	@ 0x47b
 801077c:	4990      	ldr	r1, [pc, #576]	@ (80109c0 <tcp_receive+0x25c>)
 801077e:	4891      	ldr	r0, [pc, #580]	@ (80109c4 <tcp_receive+0x260>)
 8010780:	f005 ff72 	bl	8016668 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	7d1b      	ldrb	r3, [r3, #20]
 8010788:	2b03      	cmp	r3, #3
 801078a:	d806      	bhi.n	801079a <tcp_receive+0x36>
 801078c:	4b8b      	ldr	r3, [pc, #556]	@ (80109bc <tcp_receive+0x258>)
 801078e:	f240 427c 	movw	r2, #1148	@ 0x47c
 8010792:	498d      	ldr	r1, [pc, #564]	@ (80109c8 <tcp_receive+0x264>)
 8010794:	488b      	ldr	r0, [pc, #556]	@ (80109c4 <tcp_receive+0x260>)
 8010796:	f005 ff67 	bl	8016668 <iprintf>

  if (flags & TCP_ACK) {
 801079a:	4b8c      	ldr	r3, [pc, #560]	@ (80109cc <tcp_receive+0x268>)
 801079c:	781b      	ldrb	r3, [r3, #0]
 801079e:	f003 0310 	and.w	r3, r3, #16
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	f000 8264 	beq.w	8010c70 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80107ae:	461a      	mov	r2, r3
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80107b4:	4413      	add	r3, r2
 80107b6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80107bc:	4b84      	ldr	r3, [pc, #528]	@ (80109d0 <tcp_receive+0x26c>)
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	1ad3      	subs	r3, r2, r3
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	db1b      	blt.n	80107fe <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80107ca:	4b81      	ldr	r3, [pc, #516]	@ (80109d0 <tcp_receive+0x26c>)
 80107cc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80107ce:	429a      	cmp	r2, r3
 80107d0:	d106      	bne.n	80107e0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80107d6:	4b7f      	ldr	r3, [pc, #508]	@ (80109d4 <tcp_receive+0x270>)
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	1ad3      	subs	r3, r2, r3
 80107dc:	2b00      	cmp	r3, #0
 80107de:	db0e      	blt.n	80107fe <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80107e4:	4b7b      	ldr	r3, [pc, #492]	@ (80109d4 <tcp_receive+0x270>)
 80107e6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80107e8:	429a      	cmp	r2, r3
 80107ea:	d125      	bne.n	8010838 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80107ec:	4b7a      	ldr	r3, [pc, #488]	@ (80109d8 <tcp_receive+0x274>)
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	89db      	ldrh	r3, [r3, #14]
 80107f2:	b29a      	uxth	r2, r3
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80107fa:	429a      	cmp	r2, r3
 80107fc:	d91c      	bls.n	8010838 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80107fe:	4b76      	ldr	r3, [pc, #472]	@ (80109d8 <tcp_receive+0x274>)
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	89db      	ldrh	r3, [r3, #14]
 8010804:	b29a      	uxth	r2, r3
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010818:	429a      	cmp	r2, r3
 801081a:	d205      	bcs.n	8010828 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8010828:	4b69      	ldr	r3, [pc, #420]	@ (80109d0 <tcp_receive+0x26c>)
 801082a:	681a      	ldr	r2, [r3, #0]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8010830:	4b68      	ldr	r3, [pc, #416]	@ (80109d4 <tcp_receive+0x270>)
 8010832:	681a      	ldr	r2, [r3, #0]
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8010838:	4b66      	ldr	r3, [pc, #408]	@ (80109d4 <tcp_receive+0x270>)
 801083a:	681a      	ldr	r2, [r3, #0]
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010840:	1ad3      	subs	r3, r2, r3
 8010842:	2b00      	cmp	r3, #0
 8010844:	dc58      	bgt.n	80108f8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8010846:	4b65      	ldr	r3, [pc, #404]	@ (80109dc <tcp_receive+0x278>)
 8010848:	881b      	ldrh	r3, [r3, #0]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d14b      	bne.n	80108e6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010852:	687a      	ldr	r2, [r7, #4]
 8010854:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8010858:	4413      	add	r3, r2
 801085a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801085c:	429a      	cmp	r2, r3
 801085e:	d142      	bne.n	80108e6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8010866:	2b00      	cmp	r3, #0
 8010868:	db3d      	blt.n	80108e6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801086e:	4b59      	ldr	r3, [pc, #356]	@ (80109d4 <tcp_receive+0x270>)
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	429a      	cmp	r2, r3
 8010874:	d137      	bne.n	80108e6 <tcp_receive+0x182>
              found_dupack = 1;
 8010876:	2301      	movs	r3, #1
 8010878:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010880:	2bff      	cmp	r3, #255	@ 0xff
 8010882:	d007      	beq.n	8010894 <tcp_receive+0x130>
                ++pcb->dupacks;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801088a:	3301      	adds	r3, #1
 801088c:	b2da      	uxtb	r2, r3
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801089a:	2b03      	cmp	r3, #3
 801089c:	d91b      	bls.n	80108d6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80108a8:	4413      	add	r3, r2
 80108aa:	b29a      	uxth	r2, r3
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80108b2:	429a      	cmp	r2, r3
 80108b4:	d30a      	bcc.n	80108cc <tcp_receive+0x168>
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80108c0:	4413      	add	r3, r2
 80108c2:	b29a      	uxth	r2, r3
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80108ca:	e004      	b.n	80108d6 <tcp_receive+0x172>
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80108d2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80108dc:	2b02      	cmp	r3, #2
 80108de:	d902      	bls.n	80108e6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80108e0:	6878      	ldr	r0, [r7, #4]
 80108e2:	f002 fb3f 	bl	8012f64 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80108e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	f040 8161 	bne.w	8010bb0 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	2200      	movs	r2, #0
 80108f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80108f6:	e15b      	b.n	8010bb0 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80108f8:	4b36      	ldr	r3, [pc, #216]	@ (80109d4 <tcp_receive+0x270>)
 80108fa:	681a      	ldr	r2, [r3, #0]
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010900:	1ad3      	subs	r3, r2, r3
 8010902:	3b01      	subs	r3, #1
 8010904:	2b00      	cmp	r3, #0
 8010906:	f2c0 814e 	blt.w	8010ba6 <tcp_receive+0x442>
 801090a:	4b32      	ldr	r3, [pc, #200]	@ (80109d4 <tcp_receive+0x270>)
 801090c:	681a      	ldr	r2, [r3, #0]
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010912:	1ad3      	subs	r3, r2, r3
 8010914:	2b00      	cmp	r3, #0
 8010916:	f300 8146 	bgt.w	8010ba6 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	8b5b      	ldrh	r3, [r3, #26]
 801091e:	f003 0304 	and.w	r3, r3, #4
 8010922:	2b00      	cmp	r3, #0
 8010924:	d010      	beq.n	8010948 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	8b5b      	ldrh	r3, [r3, #26]
 801092a:	f023 0304 	bic.w	r3, r3, #4
 801092e:	b29a      	uxth	r2, r3
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	2200      	movs	r2, #0
 8010944:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	2200      	movs	r2, #0
 801094c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010956:	10db      	asrs	r3, r3, #3
 8010958:	b21b      	sxth	r3, r3
 801095a:	b29a      	uxth	r2, r3
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010962:	b29b      	uxth	r3, r3
 8010964:	4413      	add	r3, r2
 8010966:	b29b      	uxth	r3, r3
 8010968:	b21a      	sxth	r2, r3
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8010970:	4b18      	ldr	r3, [pc, #96]	@ (80109d4 <tcp_receive+0x270>)
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	b29a      	uxth	r2, r3
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801097a:	b29b      	uxth	r3, r3
 801097c:	1ad3      	subs	r3, r2, r3
 801097e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	2200      	movs	r2, #0
 8010984:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8010988:	4b12      	ldr	r3, [pc, #72]	@ (80109d4 <tcp_receive+0x270>)
 801098a:	681a      	ldr	r2, [r3, #0]
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	7d1b      	ldrb	r3, [r3, #20]
 8010994:	2b03      	cmp	r3, #3
 8010996:	f240 8097 	bls.w	8010ac8 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80109a6:	429a      	cmp	r2, r3
 80109a8:	d245      	bcs.n	8010a36 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	8b5b      	ldrh	r3, [r3, #26]
 80109ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d014      	beq.n	80109e0 <tcp_receive+0x27c>
 80109b6:	2301      	movs	r3, #1
 80109b8:	e013      	b.n	80109e2 <tcp_receive+0x27e>
 80109ba:	bf00      	nop
 80109bc:	080194bc 	.word	0x080194bc
 80109c0:	080197ec 	.word	0x080197ec
 80109c4:	08019508 	.word	0x08019508
 80109c8:	08019808 	.word	0x08019808
 80109cc:	20013a4c 	.word	0x20013a4c
 80109d0:	20013a40 	.word	0x20013a40
 80109d4:	20013a44 	.word	0x20013a44
 80109d8:	20013a30 	.word	0x20013a30
 80109dc:	20013a4a 	.word	0x20013a4a
 80109e0:	2302      	movs	r3, #2
 80109e2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80109e6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80109ea:	b29a      	uxth	r2, r3
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80109f0:	fb12 f303 	smulbb	r3, r2, r3
 80109f4:	b29b      	uxth	r3, r3
 80109f6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80109f8:	4293      	cmp	r3, r2
 80109fa:	bf28      	it	cs
 80109fc:	4613      	movcs	r3, r2
 80109fe:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010a06:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010a08:	4413      	add	r3, r2
 8010a0a:	b29a      	uxth	r2, r3
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010a12:	429a      	cmp	r2, r3
 8010a14:	d309      	bcc.n	8010a2a <tcp_receive+0x2c6>
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010a1c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010a1e:	4413      	add	r3, r2
 8010a20:	b29a      	uxth	r2, r3
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010a28:	e04e      	b.n	8010ac8 <tcp_receive+0x364>
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010a30:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010a34:	e048      	b.n	8010ac8 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010a3c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010a3e:	4413      	add	r3, r2
 8010a40:	b29a      	uxth	r2, r3
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010a48:	429a      	cmp	r2, r3
 8010a4a:	d309      	bcc.n	8010a60 <tcp_receive+0x2fc>
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010a52:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010a54:	4413      	add	r3, r2
 8010a56:	b29a      	uxth	r2, r3
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8010a5e:	e004      	b.n	8010a6a <tcp_receive+0x306>
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010a66:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010a76:	429a      	cmp	r2, r3
 8010a78:	d326      	bcc.n	8010ac8 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010a86:	1ad3      	subs	r3, r2, r3
 8010a88:	b29a      	uxth	r2, r3
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010a9a:	4413      	add	r3, r2
 8010a9c:	b29a      	uxth	r2, r3
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010aa4:	429a      	cmp	r2, r3
 8010aa6:	d30a      	bcc.n	8010abe <tcp_receive+0x35a>
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010ab2:	4413      	add	r3, r2
 8010ab4:	b29a      	uxth	r2, r3
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010abc:	e004      	b.n	8010ac8 <tcp_receive+0x364>
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010ac4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ad0:	4a98      	ldr	r2, [pc, #608]	@ (8010d34 <tcp_receive+0x5d0>)
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f7ff fdca 	bl	801066c <tcp_free_acked_segments>
 8010ad8:	4602      	mov	r2, r0
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010ae6:	4a94      	ldr	r2, [pc, #592]	@ (8010d38 <tcp_receive+0x5d4>)
 8010ae8:	6878      	ldr	r0, [r7, #4]
 8010aea:	f7ff fdbf 	bl	801066c <tcp_free_acked_segments>
 8010aee:	4602      	mov	r2, r0
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d104      	bne.n	8010b06 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010b02:	861a      	strh	r2, [r3, #48]	@ 0x30
 8010b04:	e002      	b.n	8010b0c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	2200      	movs	r2, #0
 8010b0a:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	2200      	movs	r2, #0
 8010b10:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d103      	bne.n	8010b22 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8010b28:	4b84      	ldr	r3, [pc, #528]	@ (8010d3c <tcp_receive+0x5d8>)
 8010b2a:	881b      	ldrh	r3, [r3, #0]
 8010b2c:	4413      	add	r3, r2
 8010b2e:	b29a      	uxth	r2, r3
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	8b5b      	ldrh	r3, [r3, #26]
 8010b3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d035      	beq.n	8010bae <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d118      	bne.n	8010b7c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d00c      	beq.n	8010b6c <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b5a:	68db      	ldr	r3, [r3, #12]
 8010b5c:	685b      	ldr	r3, [r3, #4]
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f7fa fe9a 	bl	800b898 <lwip_htonl>
 8010b64:	4603      	mov	r3, r0
 8010b66:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	dc20      	bgt.n	8010bae <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	8b5b      	ldrh	r3, [r3, #26]
 8010b70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010b74:	b29a      	uxth	r2, r3
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010b7a:	e018      	b.n	8010bae <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010b84:	68db      	ldr	r3, [r3, #12]
 8010b86:	685b      	ldr	r3, [r3, #4]
 8010b88:	4618      	mov	r0, r3
 8010b8a:	f7fa fe85 	bl	800b898 <lwip_htonl>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	1ae3      	subs	r3, r4, r3
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	dc0b      	bgt.n	8010bae <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	8b5b      	ldrh	r3, [r3, #26]
 8010b9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010b9e:	b29a      	uxth	r2, r3
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010ba4:	e003      	b.n	8010bae <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010ba6:	6878      	ldr	r0, [r7, #4]
 8010ba8:	f002 fbc8 	bl	801333c <tcp_send_empty_ack>
 8010bac:	e000      	b.n	8010bb0 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010bae:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d05b      	beq.n	8010c70 <tcp_receive+0x50c>
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010bbc:	4b60      	ldr	r3, [pc, #384]	@ (8010d40 <tcp_receive+0x5dc>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	1ad3      	subs	r3, r2, r3
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	da54      	bge.n	8010c70 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8010bc6:	4b5f      	ldr	r3, [pc, #380]	@ (8010d44 <tcp_receive+0x5e0>)
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	b29a      	uxth	r2, r3
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bd0:	b29b      	uxth	r3, r3
 8010bd2:	1ad3      	subs	r3, r2, r3
 8010bd4:	b29b      	uxth	r3, r3
 8010bd6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8010bda:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010be4:	10db      	asrs	r3, r3, #3
 8010be6:	b21b      	sxth	r3, r3
 8010be8:	b29b      	uxth	r3, r3
 8010bea:	1ad3      	subs	r3, r2, r3
 8010bec:	b29b      	uxth	r3, r3
 8010bee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010bf8:	b29a      	uxth	r2, r3
 8010bfa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010bfe:	4413      	add	r3, r2
 8010c00:	b29b      	uxth	r3, r3
 8010c02:	b21a      	sxth	r2, r3
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8010c08:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	da05      	bge.n	8010c1c <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8010c10:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010c14:	425b      	negs	r3, r3
 8010c16:	b29b      	uxth	r3, r3
 8010c18:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8010c1c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010c26:	109b      	asrs	r3, r3, #2
 8010c28:	b21b      	sxth	r3, r3
 8010c2a:	b29b      	uxth	r3, r3
 8010c2c:	1ad3      	subs	r3, r2, r3
 8010c2e:	b29b      	uxth	r3, r3
 8010c30:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010c3a:	b29a      	uxth	r2, r3
 8010c3c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010c40:	4413      	add	r3, r2
 8010c42:	b29b      	uxth	r3, r3
 8010c44:	b21a      	sxth	r2, r3
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010c50:	10db      	asrs	r3, r3, #3
 8010c52:	b21b      	sxth	r3, r3
 8010c54:	b29a      	uxth	r2, r3
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010c5c:	b29b      	uxth	r3, r3
 8010c5e:	4413      	add	r3, r2
 8010c60:	b29b      	uxth	r3, r3
 8010c62:	b21a      	sxth	r2, r3
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	2200      	movs	r2, #0
 8010c6e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010c70:	4b35      	ldr	r3, [pc, #212]	@ (8010d48 <tcp_receive+0x5e4>)
 8010c72:	881b      	ldrh	r3, [r3, #0]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	f000 84df 	beq.w	8011638 <tcp_receive+0xed4>
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	7d1b      	ldrb	r3, [r3, #20]
 8010c7e:	2b06      	cmp	r3, #6
 8010c80:	f200 84da 	bhi.w	8011638 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010c88:	4b30      	ldr	r3, [pc, #192]	@ (8010d4c <tcp_receive+0x5e8>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	1ad3      	subs	r3, r2, r3
 8010c8e:	3b01      	subs	r3, #1
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	f2c0 808f 	blt.w	8010db4 <tcp_receive+0x650>
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8010d48 <tcp_receive+0x5e4>)
 8010c9c:	881b      	ldrh	r3, [r3, #0]
 8010c9e:	4619      	mov	r1, r3
 8010ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8010d4c <tcp_receive+0x5e8>)
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	440b      	add	r3, r1
 8010ca6:	1ad3      	subs	r3, r2, r3
 8010ca8:	3301      	adds	r3, #1
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	f300 8082 	bgt.w	8010db4 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010cb0:	4b27      	ldr	r3, [pc, #156]	@ (8010d50 <tcp_receive+0x5ec>)
 8010cb2:	685b      	ldr	r3, [r3, #4]
 8010cb4:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010cba:	4b24      	ldr	r3, [pc, #144]	@ (8010d4c <tcp_receive+0x5e8>)
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	1ad3      	subs	r3, r2, r3
 8010cc0:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8010cc2:	4b23      	ldr	r3, [pc, #140]	@ (8010d50 <tcp_receive+0x5ec>)
 8010cc4:	685b      	ldr	r3, [r3, #4]
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d106      	bne.n	8010cd8 <tcp_receive+0x574>
 8010cca:	4b22      	ldr	r3, [pc, #136]	@ (8010d54 <tcp_receive+0x5f0>)
 8010ccc:	f240 5294 	movw	r2, #1428	@ 0x594
 8010cd0:	4921      	ldr	r1, [pc, #132]	@ (8010d58 <tcp_receive+0x5f4>)
 8010cd2:	4822      	ldr	r0, [pc, #136]	@ (8010d5c <tcp_receive+0x5f8>)
 8010cd4:	f005 fcc8 	bl	8016668 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8010cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cda:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010cde:	4293      	cmp	r3, r2
 8010ce0:	d906      	bls.n	8010cf0 <tcp_receive+0x58c>
 8010ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8010d54 <tcp_receive+0x5f0>)
 8010ce4:	f240 5295 	movw	r2, #1429	@ 0x595
 8010ce8:	491d      	ldr	r1, [pc, #116]	@ (8010d60 <tcp_receive+0x5fc>)
 8010cea:	481c      	ldr	r0, [pc, #112]	@ (8010d5c <tcp_receive+0x5f8>)
 8010cec:	f005 fcbc 	bl	8016668 <iprintf>
      off = (u16_t)off32;
 8010cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cf2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8010cf6:	4b16      	ldr	r3, [pc, #88]	@ (8010d50 <tcp_receive+0x5ec>)
 8010cf8:	685b      	ldr	r3, [r3, #4]
 8010cfa:	891b      	ldrh	r3, [r3, #8]
 8010cfc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010d00:	429a      	cmp	r2, r3
 8010d02:	d906      	bls.n	8010d12 <tcp_receive+0x5ae>
 8010d04:	4b13      	ldr	r3, [pc, #76]	@ (8010d54 <tcp_receive+0x5f0>)
 8010d06:	f240 5297 	movw	r2, #1431	@ 0x597
 8010d0a:	4916      	ldr	r1, [pc, #88]	@ (8010d64 <tcp_receive+0x600>)
 8010d0c:	4813      	ldr	r0, [pc, #76]	@ (8010d5c <tcp_receive+0x5f8>)
 8010d0e:	f005 fcab 	bl	8016668 <iprintf>
      inseg.len -= off;
 8010d12:	4b0f      	ldr	r3, [pc, #60]	@ (8010d50 <tcp_receive+0x5ec>)
 8010d14:	891a      	ldrh	r2, [r3, #8]
 8010d16:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010d1a:	1ad3      	subs	r3, r2, r3
 8010d1c:	b29a      	uxth	r2, r3
 8010d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8010d50 <tcp_receive+0x5ec>)
 8010d20:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8010d22:	4b0b      	ldr	r3, [pc, #44]	@ (8010d50 <tcp_receive+0x5ec>)
 8010d24:	685b      	ldr	r3, [r3, #4]
 8010d26:	891a      	ldrh	r2, [r3, #8]
 8010d28:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010d2c:	1ad3      	subs	r3, r2, r3
 8010d2e:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8010d30:	e02a      	b.n	8010d88 <tcp_receive+0x624>
 8010d32:	bf00      	nop
 8010d34:	08019824 	.word	0x08019824
 8010d38:	0801982c 	.word	0x0801982c
 8010d3c:	20013a48 	.word	0x20013a48
 8010d40:	20013a44 	.word	0x20013a44
 8010d44:	20013a08 	.word	0x20013a08
 8010d48:	20013a4a 	.word	0x20013a4a
 8010d4c:	20013a40 	.word	0x20013a40
 8010d50:	20013a20 	.word	0x20013a20
 8010d54:	080194bc 	.word	0x080194bc
 8010d58:	08019834 	.word	0x08019834
 8010d5c:	08019508 	.word	0x08019508
 8010d60:	08019844 	.word	0x08019844
 8010d64:	08019854 	.word	0x08019854
        off -= p->len;
 8010d68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d6a:	895b      	ldrh	r3, [r3, #10]
 8010d6c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010d70:	1ad3      	subs	r3, r2, r3
 8010d72:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8010d76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d78:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010d7a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8010d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d7e:	2200      	movs	r2, #0
 8010d80:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8010d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8010d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d8a:	895b      	ldrh	r3, [r3, #10]
 8010d8c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010d90:	429a      	cmp	r2, r3
 8010d92:	d8e9      	bhi.n	8010d68 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8010d94:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010d98:	4619      	mov	r1, r3
 8010d9a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010d9c:	f7fc f8ce 	bl	800cf3c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010da4:	4a90      	ldr	r2, [pc, #576]	@ (8010fe8 <tcp_receive+0x884>)
 8010da6:	6013      	str	r3, [r2, #0]
 8010da8:	4b90      	ldr	r3, [pc, #576]	@ (8010fec <tcp_receive+0x888>)
 8010daa:	68db      	ldr	r3, [r3, #12]
 8010dac:	4a8e      	ldr	r2, [pc, #568]	@ (8010fe8 <tcp_receive+0x884>)
 8010dae:	6812      	ldr	r2, [r2, #0]
 8010db0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010db2:	e00d      	b.n	8010dd0 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8010db4:	4b8c      	ldr	r3, [pc, #560]	@ (8010fe8 <tcp_receive+0x884>)
 8010db6:	681a      	ldr	r2, [r3, #0]
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010dbc:	1ad3      	subs	r3, r2, r3
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	da06      	bge.n	8010dd0 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	8b5b      	ldrh	r3, [r3, #26]
 8010dc6:	f043 0302 	orr.w	r3, r3, #2
 8010dca:	b29a      	uxth	r2, r3
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010dd0:	4b85      	ldr	r3, [pc, #532]	@ (8010fe8 <tcp_receive+0x884>)
 8010dd2:	681a      	ldr	r2, [r3, #0]
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010dd8:	1ad3      	subs	r3, r2, r3
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	f2c0 8427 	blt.w	801162e <tcp_receive+0xeca>
 8010de0:	4b81      	ldr	r3, [pc, #516]	@ (8010fe8 <tcp_receive+0x884>)
 8010de2:	681a      	ldr	r2, [r3, #0]
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010de8:	6879      	ldr	r1, [r7, #4]
 8010dea:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010dec:	440b      	add	r3, r1
 8010dee:	1ad3      	subs	r3, r2, r3
 8010df0:	3301      	adds	r3, #1
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	f300 841b 	bgt.w	801162e <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010dfc:	4b7a      	ldr	r3, [pc, #488]	@ (8010fe8 <tcp_receive+0x884>)
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	429a      	cmp	r2, r3
 8010e02:	f040 8298 	bne.w	8011336 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8010e06:	4b79      	ldr	r3, [pc, #484]	@ (8010fec <tcp_receive+0x888>)
 8010e08:	891c      	ldrh	r4, [r3, #8]
 8010e0a:	4b78      	ldr	r3, [pc, #480]	@ (8010fec <tcp_receive+0x888>)
 8010e0c:	68db      	ldr	r3, [r3, #12]
 8010e0e:	899b      	ldrh	r3, [r3, #12]
 8010e10:	b29b      	uxth	r3, r3
 8010e12:	4618      	mov	r0, r3
 8010e14:	f7fa fd2a 	bl	800b86c <lwip_htons>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	b2db      	uxtb	r3, r3
 8010e1c:	f003 0303 	and.w	r3, r3, #3
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d001      	beq.n	8010e28 <tcp_receive+0x6c4>
 8010e24:	2301      	movs	r3, #1
 8010e26:	e000      	b.n	8010e2a <tcp_receive+0x6c6>
 8010e28:	2300      	movs	r3, #0
 8010e2a:	4423      	add	r3, r4
 8010e2c:	b29a      	uxth	r2, r3
 8010e2e:	4b70      	ldr	r3, [pc, #448]	@ (8010ff0 <tcp_receive+0x88c>)
 8010e30:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010e36:	4b6e      	ldr	r3, [pc, #440]	@ (8010ff0 <tcp_receive+0x88c>)
 8010e38:	881b      	ldrh	r3, [r3, #0]
 8010e3a:	429a      	cmp	r2, r3
 8010e3c:	d274      	bcs.n	8010f28 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010e3e:	4b6b      	ldr	r3, [pc, #428]	@ (8010fec <tcp_receive+0x888>)
 8010e40:	68db      	ldr	r3, [r3, #12]
 8010e42:	899b      	ldrh	r3, [r3, #12]
 8010e44:	b29b      	uxth	r3, r3
 8010e46:	4618      	mov	r0, r3
 8010e48:	f7fa fd10 	bl	800b86c <lwip_htons>
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	b2db      	uxtb	r3, r3
 8010e50:	f003 0301 	and.w	r3, r3, #1
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d01e      	beq.n	8010e96 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8010e58:	4b64      	ldr	r3, [pc, #400]	@ (8010fec <tcp_receive+0x888>)
 8010e5a:	68db      	ldr	r3, [r3, #12]
 8010e5c:	899b      	ldrh	r3, [r3, #12]
 8010e5e:	b29b      	uxth	r3, r3
 8010e60:	b21b      	sxth	r3, r3
 8010e62:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010e66:	b21c      	sxth	r4, r3
 8010e68:	4b60      	ldr	r3, [pc, #384]	@ (8010fec <tcp_receive+0x888>)
 8010e6a:	68db      	ldr	r3, [r3, #12]
 8010e6c:	899b      	ldrh	r3, [r3, #12]
 8010e6e:	b29b      	uxth	r3, r3
 8010e70:	4618      	mov	r0, r3
 8010e72:	f7fa fcfb 	bl	800b86c <lwip_htons>
 8010e76:	4603      	mov	r3, r0
 8010e78:	b2db      	uxtb	r3, r3
 8010e7a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8010e7e:	b29b      	uxth	r3, r3
 8010e80:	4618      	mov	r0, r3
 8010e82:	f7fa fcf3 	bl	800b86c <lwip_htons>
 8010e86:	4603      	mov	r3, r0
 8010e88:	b21b      	sxth	r3, r3
 8010e8a:	4323      	orrs	r3, r4
 8010e8c:	b21a      	sxth	r2, r3
 8010e8e:	4b57      	ldr	r3, [pc, #348]	@ (8010fec <tcp_receive+0x888>)
 8010e90:	68db      	ldr	r3, [r3, #12]
 8010e92:	b292      	uxth	r2, r2
 8010e94:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010e9a:	4b54      	ldr	r3, [pc, #336]	@ (8010fec <tcp_receive+0x888>)
 8010e9c:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010e9e:	4b53      	ldr	r3, [pc, #332]	@ (8010fec <tcp_receive+0x888>)
 8010ea0:	68db      	ldr	r3, [r3, #12]
 8010ea2:	899b      	ldrh	r3, [r3, #12]
 8010ea4:	b29b      	uxth	r3, r3
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	f7fa fce0 	bl	800b86c <lwip_htons>
 8010eac:	4603      	mov	r3, r0
 8010eae:	b2db      	uxtb	r3, r3
 8010eb0:	f003 0302 	and.w	r3, r3, #2
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d005      	beq.n	8010ec4 <tcp_receive+0x760>
            inseg.len -= 1;
 8010eb8:	4b4c      	ldr	r3, [pc, #304]	@ (8010fec <tcp_receive+0x888>)
 8010eba:	891b      	ldrh	r3, [r3, #8]
 8010ebc:	3b01      	subs	r3, #1
 8010ebe:	b29a      	uxth	r2, r3
 8010ec0:	4b4a      	ldr	r3, [pc, #296]	@ (8010fec <tcp_receive+0x888>)
 8010ec2:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8010ec4:	4b49      	ldr	r3, [pc, #292]	@ (8010fec <tcp_receive+0x888>)
 8010ec6:	685b      	ldr	r3, [r3, #4]
 8010ec8:	4a48      	ldr	r2, [pc, #288]	@ (8010fec <tcp_receive+0x888>)
 8010eca:	8912      	ldrh	r2, [r2, #8]
 8010ecc:	4611      	mov	r1, r2
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f7fb ff34 	bl	800cd3c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8010ed4:	4b45      	ldr	r3, [pc, #276]	@ (8010fec <tcp_receive+0x888>)
 8010ed6:	891c      	ldrh	r4, [r3, #8]
 8010ed8:	4b44      	ldr	r3, [pc, #272]	@ (8010fec <tcp_receive+0x888>)
 8010eda:	68db      	ldr	r3, [r3, #12]
 8010edc:	899b      	ldrh	r3, [r3, #12]
 8010ede:	b29b      	uxth	r3, r3
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	f7fa fcc3 	bl	800b86c <lwip_htons>
 8010ee6:	4603      	mov	r3, r0
 8010ee8:	b2db      	uxtb	r3, r3
 8010eea:	f003 0303 	and.w	r3, r3, #3
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d001      	beq.n	8010ef6 <tcp_receive+0x792>
 8010ef2:	2301      	movs	r3, #1
 8010ef4:	e000      	b.n	8010ef8 <tcp_receive+0x794>
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	4423      	add	r3, r4
 8010efa:	b29a      	uxth	r2, r3
 8010efc:	4b3c      	ldr	r3, [pc, #240]	@ (8010ff0 <tcp_receive+0x88c>)
 8010efe:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010f00:	4b3b      	ldr	r3, [pc, #236]	@ (8010ff0 <tcp_receive+0x88c>)
 8010f02:	881b      	ldrh	r3, [r3, #0]
 8010f04:	461a      	mov	r2, r3
 8010f06:	4b38      	ldr	r3, [pc, #224]	@ (8010fe8 <tcp_receive+0x884>)
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	441a      	add	r2, r3
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f10:	6879      	ldr	r1, [r7, #4]
 8010f12:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010f14:	440b      	add	r3, r1
 8010f16:	429a      	cmp	r2, r3
 8010f18:	d006      	beq.n	8010f28 <tcp_receive+0x7c4>
 8010f1a:	4b36      	ldr	r3, [pc, #216]	@ (8010ff4 <tcp_receive+0x890>)
 8010f1c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8010f20:	4935      	ldr	r1, [pc, #212]	@ (8010ff8 <tcp_receive+0x894>)
 8010f22:	4836      	ldr	r0, [pc, #216]	@ (8010ffc <tcp_receive+0x898>)
 8010f24:	f005 fba0 	bl	8016668 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	f000 80e6 	beq.w	80110fe <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010f32:	4b2e      	ldr	r3, [pc, #184]	@ (8010fec <tcp_receive+0x888>)
 8010f34:	68db      	ldr	r3, [r3, #12]
 8010f36:	899b      	ldrh	r3, [r3, #12]
 8010f38:	b29b      	uxth	r3, r3
 8010f3a:	4618      	mov	r0, r3
 8010f3c:	f7fa fc96 	bl	800b86c <lwip_htons>
 8010f40:	4603      	mov	r3, r0
 8010f42:	b2db      	uxtb	r3, r3
 8010f44:	f003 0301 	and.w	r3, r3, #1
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d010      	beq.n	8010f6e <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8010f4c:	e00a      	b.n	8010f64 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f52:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f58:	681a      	ldr	r2, [r3, #0]
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8010f5e:	68f8      	ldr	r0, [r7, #12]
 8010f60:	f7fd fcad 	bl	800e8be <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d1f0      	bne.n	8010f4e <tcp_receive+0x7ea>
 8010f6c:	e0c7      	b.n	80110fe <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8010f74:	e051      	b.n	801101a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f78:	68db      	ldr	r3, [r3, #12]
 8010f7a:	899b      	ldrh	r3, [r3, #12]
 8010f7c:	b29b      	uxth	r3, r3
 8010f7e:	4618      	mov	r0, r3
 8010f80:	f7fa fc74 	bl	800b86c <lwip_htons>
 8010f84:	4603      	mov	r3, r0
 8010f86:	b2db      	uxtb	r3, r3
 8010f88:	f003 0301 	and.w	r3, r3, #1
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d03c      	beq.n	801100a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010f90:	4b16      	ldr	r3, [pc, #88]	@ (8010fec <tcp_receive+0x888>)
 8010f92:	68db      	ldr	r3, [r3, #12]
 8010f94:	899b      	ldrh	r3, [r3, #12]
 8010f96:	b29b      	uxth	r3, r3
 8010f98:	4618      	mov	r0, r3
 8010f9a:	f7fa fc67 	bl	800b86c <lwip_htons>
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	b2db      	uxtb	r3, r3
 8010fa2:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d12f      	bne.n	801100a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010faa:	4b10      	ldr	r3, [pc, #64]	@ (8010fec <tcp_receive+0x888>)
 8010fac:	68db      	ldr	r3, [r3, #12]
 8010fae:	899b      	ldrh	r3, [r3, #12]
 8010fb0:	b29c      	uxth	r4, r3
 8010fb2:	2001      	movs	r0, #1
 8010fb4:	f7fa fc5a 	bl	800b86c <lwip_htons>
 8010fb8:	4603      	mov	r3, r0
 8010fba:	461a      	mov	r2, r3
 8010fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8010fec <tcp_receive+0x888>)
 8010fbe:	68db      	ldr	r3, [r3, #12]
 8010fc0:	4322      	orrs	r2, r4
 8010fc2:	b292      	uxth	r2, r2
 8010fc4:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8010fc6:	4b09      	ldr	r3, [pc, #36]	@ (8010fec <tcp_receive+0x888>)
 8010fc8:	891c      	ldrh	r4, [r3, #8]
 8010fca:	4b08      	ldr	r3, [pc, #32]	@ (8010fec <tcp_receive+0x888>)
 8010fcc:	68db      	ldr	r3, [r3, #12]
 8010fce:	899b      	ldrh	r3, [r3, #12]
 8010fd0:	b29b      	uxth	r3, r3
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	f7fa fc4a 	bl	800b86c <lwip_htons>
 8010fd8:	4603      	mov	r3, r0
 8010fda:	b2db      	uxtb	r3, r3
 8010fdc:	f003 0303 	and.w	r3, r3, #3
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d00d      	beq.n	8011000 <tcp_receive+0x89c>
 8010fe4:	2301      	movs	r3, #1
 8010fe6:	e00c      	b.n	8011002 <tcp_receive+0x89e>
 8010fe8:	20013a40 	.word	0x20013a40
 8010fec:	20013a20 	.word	0x20013a20
 8010ff0:	20013a4a 	.word	0x20013a4a
 8010ff4:	080194bc 	.word	0x080194bc
 8010ff8:	08019864 	.word	0x08019864
 8010ffc:	08019508 	.word	0x08019508
 8011000:	2300      	movs	r3, #0
 8011002:	4423      	add	r3, r4
 8011004:	b29a      	uxth	r2, r3
 8011006:	4b98      	ldr	r3, [pc, #608]	@ (8011268 <tcp_receive+0xb04>)
 8011008:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801100a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801100c:	613b      	str	r3, [r7, #16]
              next = next->next;
 801100e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8011014:	6938      	ldr	r0, [r7, #16]
 8011016:	f7fd fc52 	bl	800e8be <tcp_seg_free>
            while (next &&
 801101a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801101c:	2b00      	cmp	r3, #0
 801101e:	d00e      	beq.n	801103e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8011020:	4b91      	ldr	r3, [pc, #580]	@ (8011268 <tcp_receive+0xb04>)
 8011022:	881b      	ldrh	r3, [r3, #0]
 8011024:	461a      	mov	r2, r3
 8011026:	4b91      	ldr	r3, [pc, #580]	@ (801126c <tcp_receive+0xb08>)
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	441a      	add	r2, r3
 801102c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801102e:	68db      	ldr	r3, [r3, #12]
 8011030:	685b      	ldr	r3, [r3, #4]
 8011032:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011034:	8909      	ldrh	r1, [r1, #8]
 8011036:	440b      	add	r3, r1
 8011038:	1ad3      	subs	r3, r2, r3
            while (next &&
 801103a:	2b00      	cmp	r3, #0
 801103c:	da9b      	bge.n	8010f76 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801103e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011040:	2b00      	cmp	r3, #0
 8011042:	d059      	beq.n	80110f8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8011044:	4b88      	ldr	r3, [pc, #544]	@ (8011268 <tcp_receive+0xb04>)
 8011046:	881b      	ldrh	r3, [r3, #0]
 8011048:	461a      	mov	r2, r3
 801104a:	4b88      	ldr	r3, [pc, #544]	@ (801126c <tcp_receive+0xb08>)
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	441a      	add	r2, r3
 8011050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011052:	68db      	ldr	r3, [r3, #12]
 8011054:	685b      	ldr	r3, [r3, #4]
 8011056:	1ad3      	subs	r3, r2, r3
            if (next &&
 8011058:	2b00      	cmp	r3, #0
 801105a:	dd4d      	ble.n	80110f8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801105c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801105e:	68db      	ldr	r3, [r3, #12]
 8011060:	685b      	ldr	r3, [r3, #4]
 8011062:	b29a      	uxth	r2, r3
 8011064:	4b81      	ldr	r3, [pc, #516]	@ (801126c <tcp_receive+0xb08>)
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	b29b      	uxth	r3, r3
 801106a:	1ad3      	subs	r3, r2, r3
 801106c:	b29a      	uxth	r2, r3
 801106e:	4b80      	ldr	r3, [pc, #512]	@ (8011270 <tcp_receive+0xb0c>)
 8011070:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011072:	4b7f      	ldr	r3, [pc, #508]	@ (8011270 <tcp_receive+0xb0c>)
 8011074:	68db      	ldr	r3, [r3, #12]
 8011076:	899b      	ldrh	r3, [r3, #12]
 8011078:	b29b      	uxth	r3, r3
 801107a:	4618      	mov	r0, r3
 801107c:	f7fa fbf6 	bl	800b86c <lwip_htons>
 8011080:	4603      	mov	r3, r0
 8011082:	b2db      	uxtb	r3, r3
 8011084:	f003 0302 	and.w	r3, r3, #2
 8011088:	2b00      	cmp	r3, #0
 801108a:	d005      	beq.n	8011098 <tcp_receive+0x934>
                inseg.len -= 1;
 801108c:	4b78      	ldr	r3, [pc, #480]	@ (8011270 <tcp_receive+0xb0c>)
 801108e:	891b      	ldrh	r3, [r3, #8]
 8011090:	3b01      	subs	r3, #1
 8011092:	b29a      	uxth	r2, r3
 8011094:	4b76      	ldr	r3, [pc, #472]	@ (8011270 <tcp_receive+0xb0c>)
 8011096:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8011098:	4b75      	ldr	r3, [pc, #468]	@ (8011270 <tcp_receive+0xb0c>)
 801109a:	685b      	ldr	r3, [r3, #4]
 801109c:	4a74      	ldr	r2, [pc, #464]	@ (8011270 <tcp_receive+0xb0c>)
 801109e:	8912      	ldrh	r2, [r2, #8]
 80110a0:	4611      	mov	r1, r2
 80110a2:	4618      	mov	r0, r3
 80110a4:	f7fb fe4a 	bl	800cd3c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80110a8:	4b71      	ldr	r3, [pc, #452]	@ (8011270 <tcp_receive+0xb0c>)
 80110aa:	891c      	ldrh	r4, [r3, #8]
 80110ac:	4b70      	ldr	r3, [pc, #448]	@ (8011270 <tcp_receive+0xb0c>)
 80110ae:	68db      	ldr	r3, [r3, #12]
 80110b0:	899b      	ldrh	r3, [r3, #12]
 80110b2:	b29b      	uxth	r3, r3
 80110b4:	4618      	mov	r0, r3
 80110b6:	f7fa fbd9 	bl	800b86c <lwip_htons>
 80110ba:	4603      	mov	r3, r0
 80110bc:	b2db      	uxtb	r3, r3
 80110be:	f003 0303 	and.w	r3, r3, #3
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d001      	beq.n	80110ca <tcp_receive+0x966>
 80110c6:	2301      	movs	r3, #1
 80110c8:	e000      	b.n	80110cc <tcp_receive+0x968>
 80110ca:	2300      	movs	r3, #0
 80110cc:	4423      	add	r3, r4
 80110ce:	b29a      	uxth	r2, r3
 80110d0:	4b65      	ldr	r3, [pc, #404]	@ (8011268 <tcp_receive+0xb04>)
 80110d2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80110d4:	4b64      	ldr	r3, [pc, #400]	@ (8011268 <tcp_receive+0xb04>)
 80110d6:	881b      	ldrh	r3, [r3, #0]
 80110d8:	461a      	mov	r2, r3
 80110da:	4b64      	ldr	r3, [pc, #400]	@ (801126c <tcp_receive+0xb08>)
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	441a      	add	r2, r3
 80110e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110e2:	68db      	ldr	r3, [r3, #12]
 80110e4:	685b      	ldr	r3, [r3, #4]
 80110e6:	429a      	cmp	r2, r3
 80110e8:	d006      	beq.n	80110f8 <tcp_receive+0x994>
 80110ea:	4b62      	ldr	r3, [pc, #392]	@ (8011274 <tcp_receive+0xb10>)
 80110ec:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 80110f0:	4961      	ldr	r1, [pc, #388]	@ (8011278 <tcp_receive+0xb14>)
 80110f2:	4862      	ldr	r0, [pc, #392]	@ (801127c <tcp_receive+0xb18>)
 80110f4:	f005 fab8 	bl	8016668 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80110fc:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80110fe:	4b5a      	ldr	r3, [pc, #360]	@ (8011268 <tcp_receive+0xb04>)
 8011100:	881b      	ldrh	r3, [r3, #0]
 8011102:	461a      	mov	r2, r3
 8011104:	4b59      	ldr	r3, [pc, #356]	@ (801126c <tcp_receive+0xb08>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	441a      	add	r2, r3
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8011112:	4b55      	ldr	r3, [pc, #340]	@ (8011268 <tcp_receive+0xb04>)
 8011114:	881b      	ldrh	r3, [r3, #0]
 8011116:	429a      	cmp	r2, r3
 8011118:	d206      	bcs.n	8011128 <tcp_receive+0x9c4>
 801111a:	4b56      	ldr	r3, [pc, #344]	@ (8011274 <tcp_receive+0xb10>)
 801111c:	f240 6207 	movw	r2, #1543	@ 0x607
 8011120:	4957      	ldr	r1, [pc, #348]	@ (8011280 <tcp_receive+0xb1c>)
 8011122:	4856      	ldr	r0, [pc, #344]	@ (801127c <tcp_receive+0xb18>)
 8011124:	f005 faa0 	bl	8016668 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801112c:	4b4e      	ldr	r3, [pc, #312]	@ (8011268 <tcp_receive+0xb04>)
 801112e:	881b      	ldrh	r3, [r3, #0]
 8011130:	1ad3      	subs	r3, r2, r3
 8011132:	b29a      	uxth	r2, r3
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8011138:	6878      	ldr	r0, [r7, #4]
 801113a:	f7fc fe99 	bl	800de70 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801113e:	4b4c      	ldr	r3, [pc, #304]	@ (8011270 <tcp_receive+0xb0c>)
 8011140:	685b      	ldr	r3, [r3, #4]
 8011142:	891b      	ldrh	r3, [r3, #8]
 8011144:	2b00      	cmp	r3, #0
 8011146:	d006      	beq.n	8011156 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8011148:	4b49      	ldr	r3, [pc, #292]	@ (8011270 <tcp_receive+0xb0c>)
 801114a:	685b      	ldr	r3, [r3, #4]
 801114c:	4a4d      	ldr	r2, [pc, #308]	@ (8011284 <tcp_receive+0xb20>)
 801114e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8011150:	4b47      	ldr	r3, [pc, #284]	@ (8011270 <tcp_receive+0xb0c>)
 8011152:	2200      	movs	r2, #0
 8011154:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011156:	4b46      	ldr	r3, [pc, #280]	@ (8011270 <tcp_receive+0xb0c>)
 8011158:	68db      	ldr	r3, [r3, #12]
 801115a:	899b      	ldrh	r3, [r3, #12]
 801115c:	b29b      	uxth	r3, r3
 801115e:	4618      	mov	r0, r3
 8011160:	f7fa fb84 	bl	800b86c <lwip_htons>
 8011164:	4603      	mov	r3, r0
 8011166:	b2db      	uxtb	r3, r3
 8011168:	f003 0301 	and.w	r3, r3, #1
 801116c:	2b00      	cmp	r3, #0
 801116e:	f000 80b8 	beq.w	80112e2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8011172:	4b45      	ldr	r3, [pc, #276]	@ (8011288 <tcp_receive+0xb24>)
 8011174:	781b      	ldrb	r3, [r3, #0]
 8011176:	f043 0320 	orr.w	r3, r3, #32
 801117a:	b2da      	uxtb	r2, r3
 801117c:	4b42      	ldr	r3, [pc, #264]	@ (8011288 <tcp_receive+0xb24>)
 801117e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8011180:	e0af      	b.n	80112e2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011186:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801118c:	68db      	ldr	r3, [r3, #12]
 801118e:	685b      	ldr	r3, [r3, #4]
 8011190:	4a36      	ldr	r2, [pc, #216]	@ (801126c <tcp_receive+0xb08>)
 8011192:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8011194:	68bb      	ldr	r3, [r7, #8]
 8011196:	891b      	ldrh	r3, [r3, #8]
 8011198:	461c      	mov	r4, r3
 801119a:	68bb      	ldr	r3, [r7, #8]
 801119c:	68db      	ldr	r3, [r3, #12]
 801119e:	899b      	ldrh	r3, [r3, #12]
 80111a0:	b29b      	uxth	r3, r3
 80111a2:	4618      	mov	r0, r3
 80111a4:	f7fa fb62 	bl	800b86c <lwip_htons>
 80111a8:	4603      	mov	r3, r0
 80111aa:	b2db      	uxtb	r3, r3
 80111ac:	f003 0303 	and.w	r3, r3, #3
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d001      	beq.n	80111b8 <tcp_receive+0xa54>
 80111b4:	2301      	movs	r3, #1
 80111b6:	e000      	b.n	80111ba <tcp_receive+0xa56>
 80111b8:	2300      	movs	r3, #0
 80111ba:	191a      	adds	r2, r3, r4
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111c0:	441a      	add	r2, r3
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80111ca:	461c      	mov	r4, r3
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	891b      	ldrh	r3, [r3, #8]
 80111d0:	461d      	mov	r5, r3
 80111d2:	68bb      	ldr	r3, [r7, #8]
 80111d4:	68db      	ldr	r3, [r3, #12]
 80111d6:	899b      	ldrh	r3, [r3, #12]
 80111d8:	b29b      	uxth	r3, r3
 80111da:	4618      	mov	r0, r3
 80111dc:	f7fa fb46 	bl	800b86c <lwip_htons>
 80111e0:	4603      	mov	r3, r0
 80111e2:	b2db      	uxtb	r3, r3
 80111e4:	f003 0303 	and.w	r3, r3, #3
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d001      	beq.n	80111f0 <tcp_receive+0xa8c>
 80111ec:	2301      	movs	r3, #1
 80111ee:	e000      	b.n	80111f2 <tcp_receive+0xa8e>
 80111f0:	2300      	movs	r3, #0
 80111f2:	442b      	add	r3, r5
 80111f4:	429c      	cmp	r4, r3
 80111f6:	d206      	bcs.n	8011206 <tcp_receive+0xaa2>
 80111f8:	4b1e      	ldr	r3, [pc, #120]	@ (8011274 <tcp_receive+0xb10>)
 80111fa:	f240 622b 	movw	r2, #1579	@ 0x62b
 80111fe:	4923      	ldr	r1, [pc, #140]	@ (801128c <tcp_receive+0xb28>)
 8011200:	481e      	ldr	r0, [pc, #120]	@ (801127c <tcp_receive+0xb18>)
 8011202:	f005 fa31 	bl	8016668 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8011206:	68bb      	ldr	r3, [r7, #8]
 8011208:	891b      	ldrh	r3, [r3, #8]
 801120a:	461c      	mov	r4, r3
 801120c:	68bb      	ldr	r3, [r7, #8]
 801120e:	68db      	ldr	r3, [r3, #12]
 8011210:	899b      	ldrh	r3, [r3, #12]
 8011212:	b29b      	uxth	r3, r3
 8011214:	4618      	mov	r0, r3
 8011216:	f7fa fb29 	bl	800b86c <lwip_htons>
 801121a:	4603      	mov	r3, r0
 801121c:	b2db      	uxtb	r3, r3
 801121e:	f003 0303 	and.w	r3, r3, #3
 8011222:	2b00      	cmp	r3, #0
 8011224:	d001      	beq.n	801122a <tcp_receive+0xac6>
 8011226:	2301      	movs	r3, #1
 8011228:	e000      	b.n	801122c <tcp_receive+0xac8>
 801122a:	2300      	movs	r3, #0
 801122c:	1919      	adds	r1, r3, r4
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8011232:	b28b      	uxth	r3, r1
 8011234:	1ad3      	subs	r3, r2, r3
 8011236:	b29a      	uxth	r2, r3
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801123c:	6878      	ldr	r0, [r7, #4]
 801123e:	f7fc fe17 	bl	800de70 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8011242:	68bb      	ldr	r3, [r7, #8]
 8011244:	685b      	ldr	r3, [r3, #4]
 8011246:	891b      	ldrh	r3, [r3, #8]
 8011248:	2b00      	cmp	r3, #0
 801124a:	d028      	beq.n	801129e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801124c:	4b0d      	ldr	r3, [pc, #52]	@ (8011284 <tcp_receive+0xb20>)
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d01d      	beq.n	8011290 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8011254:	4b0b      	ldr	r3, [pc, #44]	@ (8011284 <tcp_receive+0xb20>)
 8011256:	681a      	ldr	r2, [r3, #0]
 8011258:	68bb      	ldr	r3, [r7, #8]
 801125a:	685b      	ldr	r3, [r3, #4]
 801125c:	4619      	mov	r1, r3
 801125e:	4610      	mov	r0, r2
 8011260:	f7fb ffc0 	bl	800d1e4 <pbuf_cat>
 8011264:	e018      	b.n	8011298 <tcp_receive+0xb34>
 8011266:	bf00      	nop
 8011268:	20013a4a 	.word	0x20013a4a
 801126c:	20013a40 	.word	0x20013a40
 8011270:	20013a20 	.word	0x20013a20
 8011274:	080194bc 	.word	0x080194bc
 8011278:	0801989c 	.word	0x0801989c
 801127c:	08019508 	.word	0x08019508
 8011280:	080198d8 	.word	0x080198d8
 8011284:	20013a50 	.word	0x20013a50
 8011288:	20013a4d 	.word	0x20013a4d
 801128c:	080198f8 	.word	0x080198f8
            } else {
              recv_data = cseg->p;
 8011290:	68bb      	ldr	r3, [r7, #8]
 8011292:	685b      	ldr	r3, [r3, #4]
 8011294:	4a70      	ldr	r2, [pc, #448]	@ (8011458 <tcp_receive+0xcf4>)
 8011296:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8011298:	68bb      	ldr	r3, [r7, #8]
 801129a:	2200      	movs	r2, #0
 801129c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	68db      	ldr	r3, [r3, #12]
 80112a2:	899b      	ldrh	r3, [r3, #12]
 80112a4:	b29b      	uxth	r3, r3
 80112a6:	4618      	mov	r0, r3
 80112a8:	f7fa fae0 	bl	800b86c <lwip_htons>
 80112ac:	4603      	mov	r3, r0
 80112ae:	b2db      	uxtb	r3, r3
 80112b0:	f003 0301 	and.w	r3, r3, #1
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d00d      	beq.n	80112d4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80112b8:	4b68      	ldr	r3, [pc, #416]	@ (801145c <tcp_receive+0xcf8>)
 80112ba:	781b      	ldrb	r3, [r3, #0]
 80112bc:	f043 0320 	orr.w	r3, r3, #32
 80112c0:	b2da      	uxtb	r2, r3
 80112c2:	4b66      	ldr	r3, [pc, #408]	@ (801145c <tcp_receive+0xcf8>)
 80112c4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	7d1b      	ldrb	r3, [r3, #20]
 80112ca:	2b04      	cmp	r3, #4
 80112cc:	d102      	bne.n	80112d4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	2207      	movs	r2, #7
 80112d2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80112d4:	68bb      	ldr	r3, [r7, #8]
 80112d6:	681a      	ldr	r2, [r3, #0]
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 80112dc:	68b8      	ldr	r0, [r7, #8]
 80112de:	f7fd faee 	bl	800e8be <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d008      	beq.n	80112fc <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80112ee:	68db      	ldr	r3, [r3, #12]
 80112f0:	685a      	ldr	r2, [r3, #4]
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 80112f6:	429a      	cmp	r2, r3
 80112f8:	f43f af43 	beq.w	8011182 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	8b5b      	ldrh	r3, [r3, #26]
 8011300:	f003 0301 	and.w	r3, r3, #1
 8011304:	2b00      	cmp	r3, #0
 8011306:	d00e      	beq.n	8011326 <tcp_receive+0xbc2>
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	8b5b      	ldrh	r3, [r3, #26]
 801130c:	f023 0301 	bic.w	r3, r3, #1
 8011310:	b29a      	uxth	r2, r3
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	835a      	strh	r2, [r3, #26]
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	8b5b      	ldrh	r3, [r3, #26]
 801131a:	f043 0302 	orr.w	r3, r3, #2
 801131e:	b29a      	uxth	r2, r3
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011324:	e187      	b.n	8011636 <tcp_receive+0xed2>
        tcp_ack(pcb);
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	8b5b      	ldrh	r3, [r3, #26]
 801132a:	f043 0301 	orr.w	r3, r3, #1
 801132e:	b29a      	uxth	r2, r3
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011334:	e17f      	b.n	8011636 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801133a:	2b00      	cmp	r3, #0
 801133c:	d106      	bne.n	801134c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801133e:	4848      	ldr	r0, [pc, #288]	@ (8011460 <tcp_receive+0xcfc>)
 8011340:	f7fd faf4 	bl	800e92c <tcp_seg_copy>
 8011344:	4602      	mov	r2, r0
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	675a      	str	r2, [r3, #116]	@ 0x74
 801134a:	e16c      	b.n	8011626 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801134c:	2300      	movs	r3, #0
 801134e:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011354:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011356:	e156      	b.n	8011606 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8011358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801135a:	68db      	ldr	r3, [r3, #12]
 801135c:	685a      	ldr	r2, [r3, #4]
 801135e:	4b41      	ldr	r3, [pc, #260]	@ (8011464 <tcp_receive+0xd00>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	429a      	cmp	r2, r3
 8011364:	d11d      	bne.n	80113a2 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8011366:	4b3e      	ldr	r3, [pc, #248]	@ (8011460 <tcp_receive+0xcfc>)
 8011368:	891a      	ldrh	r2, [r3, #8]
 801136a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801136c:	891b      	ldrh	r3, [r3, #8]
 801136e:	429a      	cmp	r2, r3
 8011370:	f240 814e 	bls.w	8011610 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011374:	483a      	ldr	r0, [pc, #232]	@ (8011460 <tcp_receive+0xcfc>)
 8011376:	f7fd fad9 	bl	800e92c <tcp_seg_copy>
 801137a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801137c:	697b      	ldr	r3, [r7, #20]
 801137e:	2b00      	cmp	r3, #0
 8011380:	f000 8148 	beq.w	8011614 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8011384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011386:	2b00      	cmp	r3, #0
 8011388:	d003      	beq.n	8011392 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801138a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801138c:	697a      	ldr	r2, [r7, #20]
 801138e:	601a      	str	r2, [r3, #0]
 8011390:	e002      	b.n	8011398 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	697a      	ldr	r2, [r7, #20]
 8011396:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8011398:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801139a:	6978      	ldr	r0, [r7, #20]
 801139c:	f7ff f8de 	bl	801055c <tcp_oos_insert_segment>
                }
                break;
 80113a0:	e138      	b.n	8011614 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80113a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d117      	bne.n	80113d8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80113a8:	4b2e      	ldr	r3, [pc, #184]	@ (8011464 <tcp_receive+0xd00>)
 80113aa:	681a      	ldr	r2, [r3, #0]
 80113ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113ae:	68db      	ldr	r3, [r3, #12]
 80113b0:	685b      	ldr	r3, [r3, #4]
 80113b2:	1ad3      	subs	r3, r2, r3
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	da57      	bge.n	8011468 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80113b8:	4829      	ldr	r0, [pc, #164]	@ (8011460 <tcp_receive+0xcfc>)
 80113ba:	f7fd fab7 	bl	800e92c <tcp_seg_copy>
 80113be:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80113c0:	69bb      	ldr	r3, [r7, #24]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	f000 8128 	beq.w	8011618 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	69ba      	ldr	r2, [r7, #24]
 80113cc:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 80113ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80113d0:	69b8      	ldr	r0, [r7, #24]
 80113d2:	f7ff f8c3 	bl	801055c <tcp_oos_insert_segment>
                  }
                  break;
 80113d6:	e11f      	b.n	8011618 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80113d8:	4b22      	ldr	r3, [pc, #136]	@ (8011464 <tcp_receive+0xd00>)
 80113da:	681a      	ldr	r2, [r3, #0]
 80113dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113de:	68db      	ldr	r3, [r3, #12]
 80113e0:	685b      	ldr	r3, [r3, #4]
 80113e2:	1ad3      	subs	r3, r2, r3
 80113e4:	3b01      	subs	r3, #1
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	db3e      	blt.n	8011468 <tcp_receive+0xd04>
 80113ea:	4b1e      	ldr	r3, [pc, #120]	@ (8011464 <tcp_receive+0xd00>)
 80113ec:	681a      	ldr	r2, [r3, #0]
 80113ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113f0:	68db      	ldr	r3, [r3, #12]
 80113f2:	685b      	ldr	r3, [r3, #4]
 80113f4:	1ad3      	subs	r3, r2, r3
 80113f6:	3301      	adds	r3, #1
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	dc35      	bgt.n	8011468 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80113fc:	4818      	ldr	r0, [pc, #96]	@ (8011460 <tcp_receive+0xcfc>)
 80113fe:	f7fd fa95 	bl	800e92c <tcp_seg_copy>
 8011402:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8011404:	69fb      	ldr	r3, [r7, #28]
 8011406:	2b00      	cmp	r3, #0
 8011408:	f000 8108 	beq.w	801161c <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801140c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801140e:	68db      	ldr	r3, [r3, #12]
 8011410:	685b      	ldr	r3, [r3, #4]
 8011412:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011414:	8912      	ldrh	r2, [r2, #8]
 8011416:	441a      	add	r2, r3
 8011418:	4b12      	ldr	r3, [pc, #72]	@ (8011464 <tcp_receive+0xd00>)
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	1ad3      	subs	r3, r2, r3
 801141e:	2b00      	cmp	r3, #0
 8011420:	dd12      	ble.n	8011448 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8011422:	4b10      	ldr	r3, [pc, #64]	@ (8011464 <tcp_receive+0xd00>)
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	b29a      	uxth	r2, r3
 8011428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801142a:	68db      	ldr	r3, [r3, #12]
 801142c:	685b      	ldr	r3, [r3, #4]
 801142e:	b29b      	uxth	r3, r3
 8011430:	1ad3      	subs	r3, r2, r3
 8011432:	b29a      	uxth	r2, r3
 8011434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011436:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8011438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801143a:	685a      	ldr	r2, [r3, #4]
 801143c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801143e:	891b      	ldrh	r3, [r3, #8]
 8011440:	4619      	mov	r1, r3
 8011442:	4610      	mov	r0, r2
 8011444:	f7fb fc7a 	bl	800cd3c <pbuf_realloc>
                    }
                    prev->next = cseg;
 8011448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801144a:	69fa      	ldr	r2, [r7, #28]
 801144c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801144e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011450:	69f8      	ldr	r0, [r7, #28]
 8011452:	f7ff f883 	bl	801055c <tcp_oos_insert_segment>
                  }
                  break;
 8011456:	e0e1      	b.n	801161c <tcp_receive+0xeb8>
 8011458:	20013a50 	.word	0x20013a50
 801145c:	20013a4d 	.word	0x20013a4d
 8011460:	20013a20 	.word	0x20013a20
 8011464:	20013a40 	.word	0x20013a40
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8011468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801146a:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801146c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801146e:	681b      	ldr	r3, [r3, #0]
 8011470:	2b00      	cmp	r3, #0
 8011472:	f040 80c5 	bne.w	8011600 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8011476:	4b7f      	ldr	r3, [pc, #508]	@ (8011674 <tcp_receive+0xf10>)
 8011478:	681a      	ldr	r2, [r3, #0]
 801147a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801147c:	68db      	ldr	r3, [r3, #12]
 801147e:	685b      	ldr	r3, [r3, #4]
 8011480:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8011482:	2b00      	cmp	r3, #0
 8011484:	f340 80bc 	ble.w	8011600 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8011488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801148a:	68db      	ldr	r3, [r3, #12]
 801148c:	899b      	ldrh	r3, [r3, #12]
 801148e:	b29b      	uxth	r3, r3
 8011490:	4618      	mov	r0, r3
 8011492:	f7fa f9eb 	bl	800b86c <lwip_htons>
 8011496:	4603      	mov	r3, r0
 8011498:	b2db      	uxtb	r3, r3
 801149a:	f003 0301 	and.w	r3, r3, #1
 801149e:	2b00      	cmp	r3, #0
 80114a0:	f040 80be 	bne.w	8011620 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80114a4:	4874      	ldr	r0, [pc, #464]	@ (8011678 <tcp_receive+0xf14>)
 80114a6:	f7fd fa41 	bl	800e92c <tcp_seg_copy>
 80114aa:	4602      	mov	r2, r0
 80114ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114ae:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80114b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	f000 80b5 	beq.w	8011624 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80114ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114bc:	68db      	ldr	r3, [r3, #12]
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80114c2:	8912      	ldrh	r2, [r2, #8]
 80114c4:	441a      	add	r2, r3
 80114c6:	4b6b      	ldr	r3, [pc, #428]	@ (8011674 <tcp_receive+0xf10>)
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	1ad3      	subs	r3, r2, r3
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	dd12      	ble.n	80114f6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80114d0:	4b68      	ldr	r3, [pc, #416]	@ (8011674 <tcp_receive+0xf10>)
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	b29a      	uxth	r2, r3
 80114d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114d8:	68db      	ldr	r3, [r3, #12]
 80114da:	685b      	ldr	r3, [r3, #4]
 80114dc:	b29b      	uxth	r3, r3
 80114de:	1ad3      	subs	r3, r2, r3
 80114e0:	b29a      	uxth	r2, r3
 80114e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114e4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80114e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114e8:	685a      	ldr	r2, [r3, #4]
 80114ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114ec:	891b      	ldrh	r3, [r3, #8]
 80114ee:	4619      	mov	r1, r3
 80114f0:	4610      	mov	r0, r2
 80114f2:	f7fb fc23 	bl	800cd3c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80114f6:	4b61      	ldr	r3, [pc, #388]	@ (801167c <tcp_receive+0xf18>)
 80114f8:	881b      	ldrh	r3, [r3, #0]
 80114fa:	461a      	mov	r2, r3
 80114fc:	4b5d      	ldr	r3, [pc, #372]	@ (8011674 <tcp_receive+0xf10>)
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	441a      	add	r2, r3
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011506:	6879      	ldr	r1, [r7, #4]
 8011508:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801150a:	440b      	add	r3, r1
 801150c:	1ad3      	subs	r3, r2, r3
 801150e:	2b00      	cmp	r3, #0
 8011510:	f340 8088 	ble.w	8011624 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8011514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	68db      	ldr	r3, [r3, #12]
 801151a:	899b      	ldrh	r3, [r3, #12]
 801151c:	b29b      	uxth	r3, r3
 801151e:	4618      	mov	r0, r3
 8011520:	f7fa f9a4 	bl	800b86c <lwip_htons>
 8011524:	4603      	mov	r3, r0
 8011526:	b2db      	uxtb	r3, r3
 8011528:	f003 0301 	and.w	r3, r3, #1
 801152c:	2b00      	cmp	r3, #0
 801152e:	d021      	beq.n	8011574 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8011530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	68db      	ldr	r3, [r3, #12]
 8011536:	899b      	ldrh	r3, [r3, #12]
 8011538:	b29b      	uxth	r3, r3
 801153a:	b21b      	sxth	r3, r3
 801153c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011540:	b21c      	sxth	r4, r3
 8011542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	68db      	ldr	r3, [r3, #12]
 8011548:	899b      	ldrh	r3, [r3, #12]
 801154a:	b29b      	uxth	r3, r3
 801154c:	4618      	mov	r0, r3
 801154e:	f7fa f98d 	bl	800b86c <lwip_htons>
 8011552:	4603      	mov	r3, r0
 8011554:	b2db      	uxtb	r3, r3
 8011556:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801155a:	b29b      	uxth	r3, r3
 801155c:	4618      	mov	r0, r3
 801155e:	f7fa f985 	bl	800b86c <lwip_htons>
 8011562:	4603      	mov	r3, r0
 8011564:	b21b      	sxth	r3, r3
 8011566:	4323      	orrs	r3, r4
 8011568:	b21a      	sxth	r2, r3
 801156a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	68db      	ldr	r3, [r3, #12]
 8011570:	b292      	uxth	r2, r2
 8011572:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011578:	b29a      	uxth	r2, r3
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801157e:	4413      	add	r3, r2
 8011580:	b299      	uxth	r1, r3
 8011582:	4b3c      	ldr	r3, [pc, #240]	@ (8011674 <tcp_receive+0xf10>)
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	b29a      	uxth	r2, r3
 8011588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	1a8a      	subs	r2, r1, r2
 801158e:	b292      	uxth	r2, r2
 8011590:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8011592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	685a      	ldr	r2, [r3, #4]
 8011598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	891b      	ldrh	r3, [r3, #8]
 801159e:	4619      	mov	r1, r3
 80115a0:	4610      	mov	r0, r2
 80115a2:	f7fb fbcb 	bl	800cd3c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80115a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	891c      	ldrh	r4, [r3, #8]
 80115ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	68db      	ldr	r3, [r3, #12]
 80115b2:	899b      	ldrh	r3, [r3, #12]
 80115b4:	b29b      	uxth	r3, r3
 80115b6:	4618      	mov	r0, r3
 80115b8:	f7fa f958 	bl	800b86c <lwip_htons>
 80115bc:	4603      	mov	r3, r0
 80115be:	b2db      	uxtb	r3, r3
 80115c0:	f003 0303 	and.w	r3, r3, #3
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d001      	beq.n	80115cc <tcp_receive+0xe68>
 80115c8:	2301      	movs	r3, #1
 80115ca:	e000      	b.n	80115ce <tcp_receive+0xe6a>
 80115cc:	2300      	movs	r3, #0
 80115ce:	4423      	add	r3, r4
 80115d0:	b29a      	uxth	r2, r3
 80115d2:	4b2a      	ldr	r3, [pc, #168]	@ (801167c <tcp_receive+0xf18>)
 80115d4:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80115d6:	4b29      	ldr	r3, [pc, #164]	@ (801167c <tcp_receive+0xf18>)
 80115d8:	881b      	ldrh	r3, [r3, #0]
 80115da:	461a      	mov	r2, r3
 80115dc:	4b25      	ldr	r3, [pc, #148]	@ (8011674 <tcp_receive+0xf10>)
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	441a      	add	r2, r3
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115e6:	6879      	ldr	r1, [r7, #4]
 80115e8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80115ea:	440b      	add	r3, r1
 80115ec:	429a      	cmp	r2, r3
 80115ee:	d019      	beq.n	8011624 <tcp_receive+0xec0>
 80115f0:	4b23      	ldr	r3, [pc, #140]	@ (8011680 <tcp_receive+0xf1c>)
 80115f2:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 80115f6:	4923      	ldr	r1, [pc, #140]	@ (8011684 <tcp_receive+0xf20>)
 80115f8:	4823      	ldr	r0, [pc, #140]	@ (8011688 <tcp_receive+0xf24>)
 80115fa:	f005 f835 	bl	8016668 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80115fe:	e011      	b.n	8011624 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011608:	2b00      	cmp	r3, #0
 801160a:	f47f aea5 	bne.w	8011358 <tcp_receive+0xbf4>
 801160e:	e00a      	b.n	8011626 <tcp_receive+0xec2>
                break;
 8011610:	bf00      	nop
 8011612:	e008      	b.n	8011626 <tcp_receive+0xec2>
                break;
 8011614:	bf00      	nop
 8011616:	e006      	b.n	8011626 <tcp_receive+0xec2>
                  break;
 8011618:	bf00      	nop
 801161a:	e004      	b.n	8011626 <tcp_receive+0xec2>
                  break;
 801161c:	bf00      	nop
 801161e:	e002      	b.n	8011626 <tcp_receive+0xec2>
                  break;
 8011620:	bf00      	nop
 8011622:	e000      	b.n	8011626 <tcp_receive+0xec2>
                break;
 8011624:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8011626:	6878      	ldr	r0, [r7, #4]
 8011628:	f001 fe88 	bl	801333c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801162c:	e003      	b.n	8011636 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801162e:	6878      	ldr	r0, [r7, #4]
 8011630:	f001 fe84 	bl	801333c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011634:	e01a      	b.n	801166c <tcp_receive+0xf08>
 8011636:	e019      	b.n	801166c <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8011638:	4b0e      	ldr	r3, [pc, #56]	@ (8011674 <tcp_receive+0xf10>)
 801163a:	681a      	ldr	r2, [r3, #0]
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011640:	1ad3      	subs	r3, r2, r3
 8011642:	2b00      	cmp	r3, #0
 8011644:	db0a      	blt.n	801165c <tcp_receive+0xef8>
 8011646:	4b0b      	ldr	r3, [pc, #44]	@ (8011674 <tcp_receive+0xf10>)
 8011648:	681a      	ldr	r2, [r3, #0]
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801164e:	6879      	ldr	r1, [r7, #4]
 8011650:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011652:	440b      	add	r3, r1
 8011654:	1ad3      	subs	r3, r2, r3
 8011656:	3301      	adds	r3, #1
 8011658:	2b00      	cmp	r3, #0
 801165a:	dd07      	ble.n	801166c <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	8b5b      	ldrh	r3, [r3, #26]
 8011660:	f043 0302 	orr.w	r3, r3, #2
 8011664:	b29a      	uxth	r2, r3
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801166a:	e7ff      	b.n	801166c <tcp_receive+0xf08>
 801166c:	bf00      	nop
 801166e:	3750      	adds	r7, #80	@ 0x50
 8011670:	46bd      	mov	sp, r7
 8011672:	bdb0      	pop	{r4, r5, r7, pc}
 8011674:	20013a40 	.word	0x20013a40
 8011678:	20013a20 	.word	0x20013a20
 801167c:	20013a4a 	.word	0x20013a4a
 8011680:	080194bc 	.word	0x080194bc
 8011684:	08019864 	.word	0x08019864
 8011688:	08019508 	.word	0x08019508

0801168c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801168c:	b480      	push	{r7}
 801168e:	b083      	sub	sp, #12
 8011690:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8011692:	4b15      	ldr	r3, [pc, #84]	@ (80116e8 <tcp_get_next_optbyte+0x5c>)
 8011694:	881b      	ldrh	r3, [r3, #0]
 8011696:	1c5a      	adds	r2, r3, #1
 8011698:	b291      	uxth	r1, r2
 801169a:	4a13      	ldr	r2, [pc, #76]	@ (80116e8 <tcp_get_next_optbyte+0x5c>)
 801169c:	8011      	strh	r1, [r2, #0]
 801169e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80116a0:	4b12      	ldr	r3, [pc, #72]	@ (80116ec <tcp_get_next_optbyte+0x60>)
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d004      	beq.n	80116b2 <tcp_get_next_optbyte+0x26>
 80116a8:	4b11      	ldr	r3, [pc, #68]	@ (80116f0 <tcp_get_next_optbyte+0x64>)
 80116aa:	881b      	ldrh	r3, [r3, #0]
 80116ac:	88fa      	ldrh	r2, [r7, #6]
 80116ae:	429a      	cmp	r2, r3
 80116b0:	d208      	bcs.n	80116c4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80116b2:	4b10      	ldr	r3, [pc, #64]	@ (80116f4 <tcp_get_next_optbyte+0x68>)
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	3314      	adds	r3, #20
 80116b8:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80116ba:	88fb      	ldrh	r3, [r7, #6]
 80116bc:	683a      	ldr	r2, [r7, #0]
 80116be:	4413      	add	r3, r2
 80116c0:	781b      	ldrb	r3, [r3, #0]
 80116c2:	e00b      	b.n	80116dc <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80116c4:	88fb      	ldrh	r3, [r7, #6]
 80116c6:	b2da      	uxtb	r2, r3
 80116c8:	4b09      	ldr	r3, [pc, #36]	@ (80116f0 <tcp_get_next_optbyte+0x64>)
 80116ca:	881b      	ldrh	r3, [r3, #0]
 80116cc:	b2db      	uxtb	r3, r3
 80116ce:	1ad3      	subs	r3, r2, r3
 80116d0:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80116d2:	4b06      	ldr	r3, [pc, #24]	@ (80116ec <tcp_get_next_optbyte+0x60>)
 80116d4:	681a      	ldr	r2, [r3, #0]
 80116d6:	797b      	ldrb	r3, [r7, #5]
 80116d8:	4413      	add	r3, r2
 80116da:	781b      	ldrb	r3, [r3, #0]
  }
}
 80116dc:	4618      	mov	r0, r3
 80116de:	370c      	adds	r7, #12
 80116e0:	46bd      	mov	sp, r7
 80116e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e6:	4770      	bx	lr
 80116e8:	20013a3c 	.word	0x20013a3c
 80116ec:	20013a38 	.word	0x20013a38
 80116f0:	20013a36 	.word	0x20013a36
 80116f4:	20013a30 	.word	0x20013a30

080116f8 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b084      	sub	sp, #16
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	2b00      	cmp	r3, #0
 8011704:	d106      	bne.n	8011714 <tcp_parseopt+0x1c>
 8011706:	4b32      	ldr	r3, [pc, #200]	@ (80117d0 <tcp_parseopt+0xd8>)
 8011708:	f240 727d 	movw	r2, #1917	@ 0x77d
 801170c:	4931      	ldr	r1, [pc, #196]	@ (80117d4 <tcp_parseopt+0xdc>)
 801170e:	4832      	ldr	r0, [pc, #200]	@ (80117d8 <tcp_parseopt+0xe0>)
 8011710:	f004 ffaa 	bl	8016668 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8011714:	4b31      	ldr	r3, [pc, #196]	@ (80117dc <tcp_parseopt+0xe4>)
 8011716:	881b      	ldrh	r3, [r3, #0]
 8011718:	2b00      	cmp	r3, #0
 801171a:	d056      	beq.n	80117ca <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801171c:	4b30      	ldr	r3, [pc, #192]	@ (80117e0 <tcp_parseopt+0xe8>)
 801171e:	2200      	movs	r2, #0
 8011720:	801a      	strh	r2, [r3, #0]
 8011722:	e046      	b.n	80117b2 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8011724:	f7ff ffb2 	bl	801168c <tcp_get_next_optbyte>
 8011728:	4603      	mov	r3, r0
 801172a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801172c:	7bfb      	ldrb	r3, [r7, #15]
 801172e:	2b02      	cmp	r3, #2
 8011730:	d006      	beq.n	8011740 <tcp_parseopt+0x48>
 8011732:	2b02      	cmp	r3, #2
 8011734:	dc2a      	bgt.n	801178c <tcp_parseopt+0x94>
 8011736:	2b00      	cmp	r3, #0
 8011738:	d042      	beq.n	80117c0 <tcp_parseopt+0xc8>
 801173a:	2b01      	cmp	r3, #1
 801173c:	d038      	beq.n	80117b0 <tcp_parseopt+0xb8>
 801173e:	e025      	b.n	801178c <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8011740:	f7ff ffa4 	bl	801168c <tcp_get_next_optbyte>
 8011744:	4603      	mov	r3, r0
 8011746:	2b04      	cmp	r3, #4
 8011748:	d13c      	bne.n	80117c4 <tcp_parseopt+0xcc>
 801174a:	4b25      	ldr	r3, [pc, #148]	@ (80117e0 <tcp_parseopt+0xe8>)
 801174c:	881b      	ldrh	r3, [r3, #0]
 801174e:	3301      	adds	r3, #1
 8011750:	4a22      	ldr	r2, [pc, #136]	@ (80117dc <tcp_parseopt+0xe4>)
 8011752:	8812      	ldrh	r2, [r2, #0]
 8011754:	4293      	cmp	r3, r2
 8011756:	da35      	bge.n	80117c4 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8011758:	f7ff ff98 	bl	801168c <tcp_get_next_optbyte>
 801175c:	4603      	mov	r3, r0
 801175e:	021b      	lsls	r3, r3, #8
 8011760:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8011762:	f7ff ff93 	bl	801168c <tcp_get_next_optbyte>
 8011766:	4603      	mov	r3, r0
 8011768:	461a      	mov	r2, r3
 801176a:	89bb      	ldrh	r3, [r7, #12]
 801176c:	4313      	orrs	r3, r2
 801176e:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8011770:	89bb      	ldrh	r3, [r7, #12]
 8011772:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8011776:	d804      	bhi.n	8011782 <tcp_parseopt+0x8a>
 8011778:	89bb      	ldrh	r3, [r7, #12]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d001      	beq.n	8011782 <tcp_parseopt+0x8a>
 801177e:	89ba      	ldrh	r2, [r7, #12]
 8011780:	e001      	b.n	8011786 <tcp_parseopt+0x8e>
 8011782:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801178a:	e012      	b.n	80117b2 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801178c:	f7ff ff7e 	bl	801168c <tcp_get_next_optbyte>
 8011790:	4603      	mov	r3, r0
 8011792:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8011794:	7afb      	ldrb	r3, [r7, #11]
 8011796:	2b01      	cmp	r3, #1
 8011798:	d916      	bls.n	80117c8 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801179a:	7afb      	ldrb	r3, [r7, #11]
 801179c:	b29a      	uxth	r2, r3
 801179e:	4b10      	ldr	r3, [pc, #64]	@ (80117e0 <tcp_parseopt+0xe8>)
 80117a0:	881b      	ldrh	r3, [r3, #0]
 80117a2:	4413      	add	r3, r2
 80117a4:	b29b      	uxth	r3, r3
 80117a6:	3b02      	subs	r3, #2
 80117a8:	b29a      	uxth	r2, r3
 80117aa:	4b0d      	ldr	r3, [pc, #52]	@ (80117e0 <tcp_parseopt+0xe8>)
 80117ac:	801a      	strh	r2, [r3, #0]
 80117ae:	e000      	b.n	80117b2 <tcp_parseopt+0xba>
          break;
 80117b0:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80117b2:	4b0b      	ldr	r3, [pc, #44]	@ (80117e0 <tcp_parseopt+0xe8>)
 80117b4:	881a      	ldrh	r2, [r3, #0]
 80117b6:	4b09      	ldr	r3, [pc, #36]	@ (80117dc <tcp_parseopt+0xe4>)
 80117b8:	881b      	ldrh	r3, [r3, #0]
 80117ba:	429a      	cmp	r2, r3
 80117bc:	d3b2      	bcc.n	8011724 <tcp_parseopt+0x2c>
 80117be:	e004      	b.n	80117ca <tcp_parseopt+0xd2>
          return;
 80117c0:	bf00      	nop
 80117c2:	e002      	b.n	80117ca <tcp_parseopt+0xd2>
            return;
 80117c4:	bf00      	nop
 80117c6:	e000      	b.n	80117ca <tcp_parseopt+0xd2>
            return;
 80117c8:	bf00      	nop
      }
    }
  }
}
 80117ca:	3710      	adds	r7, #16
 80117cc:	46bd      	mov	sp, r7
 80117ce:	bd80      	pop	{r7, pc}
 80117d0:	080194bc 	.word	0x080194bc
 80117d4:	08019920 	.word	0x08019920
 80117d8:	08019508 	.word	0x08019508
 80117dc:	20013a34 	.word	0x20013a34
 80117e0:	20013a3c 	.word	0x20013a3c

080117e4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80117e4:	b480      	push	{r7}
 80117e6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80117e8:	4b05      	ldr	r3, [pc, #20]	@ (8011800 <tcp_trigger_input_pcb_close+0x1c>)
 80117ea:	781b      	ldrb	r3, [r3, #0]
 80117ec:	f043 0310 	orr.w	r3, r3, #16
 80117f0:	b2da      	uxtb	r2, r3
 80117f2:	4b03      	ldr	r3, [pc, #12]	@ (8011800 <tcp_trigger_input_pcb_close+0x1c>)
 80117f4:	701a      	strb	r2, [r3, #0]
}
 80117f6:	bf00      	nop
 80117f8:	46bd      	mov	sp, r7
 80117fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117fe:	4770      	bx	lr
 8011800:	20013a4d 	.word	0x20013a4d

08011804 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8011804:	b580      	push	{r7, lr}
 8011806:	b084      	sub	sp, #16
 8011808:	af00      	add	r7, sp, #0
 801180a:	60f8      	str	r0, [r7, #12]
 801180c:	60b9      	str	r1, [r7, #8]
 801180e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d00a      	beq.n	801182c <tcp_route+0x28>
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	7a1b      	ldrb	r3, [r3, #8]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d006      	beq.n	801182c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	7a1b      	ldrb	r3, [r3, #8]
 8011822:	4618      	mov	r0, r3
 8011824:	f7fb f882 	bl	800c92c <netif_get_by_index>
 8011828:	4603      	mov	r3, r0
 801182a:	e003      	b.n	8011834 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801182c:	6878      	ldr	r0, [r7, #4]
 801182e:	f003 fb03 	bl	8014e38 <ip4_route>
 8011832:	4603      	mov	r3, r0
  }
}
 8011834:	4618      	mov	r0, r3
 8011836:	3710      	adds	r7, #16
 8011838:	46bd      	mov	sp, r7
 801183a:	bd80      	pop	{r7, pc}

0801183c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801183c:	b590      	push	{r4, r7, lr}
 801183e:	b087      	sub	sp, #28
 8011840:	af00      	add	r7, sp, #0
 8011842:	60f8      	str	r0, [r7, #12]
 8011844:	60b9      	str	r1, [r7, #8]
 8011846:	603b      	str	r3, [r7, #0]
 8011848:	4613      	mov	r3, r2
 801184a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801184c:	68fb      	ldr	r3, [r7, #12]
 801184e:	2b00      	cmp	r3, #0
 8011850:	d105      	bne.n	801185e <tcp_create_segment+0x22>
 8011852:	4b43      	ldr	r3, [pc, #268]	@ (8011960 <tcp_create_segment+0x124>)
 8011854:	22a3      	movs	r2, #163	@ 0xa3
 8011856:	4943      	ldr	r1, [pc, #268]	@ (8011964 <tcp_create_segment+0x128>)
 8011858:	4843      	ldr	r0, [pc, #268]	@ (8011968 <tcp_create_segment+0x12c>)
 801185a:	f004 ff05 	bl	8016668 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801185e:	68bb      	ldr	r3, [r7, #8]
 8011860:	2b00      	cmp	r3, #0
 8011862:	d105      	bne.n	8011870 <tcp_create_segment+0x34>
 8011864:	4b3e      	ldr	r3, [pc, #248]	@ (8011960 <tcp_create_segment+0x124>)
 8011866:	22a4      	movs	r2, #164	@ 0xa4
 8011868:	4940      	ldr	r1, [pc, #256]	@ (801196c <tcp_create_segment+0x130>)
 801186a:	483f      	ldr	r0, [pc, #252]	@ (8011968 <tcp_create_segment+0x12c>)
 801186c:	f004 fefc 	bl	8016668 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011870:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011874:	009b      	lsls	r3, r3, #2
 8011876:	b2db      	uxtb	r3, r3
 8011878:	f003 0304 	and.w	r3, r3, #4
 801187c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801187e:	2003      	movs	r0, #3
 8011880:	f7fa fcc8 	bl	800c214 <memp_malloc>
 8011884:	6138      	str	r0, [r7, #16]
 8011886:	693b      	ldr	r3, [r7, #16]
 8011888:	2b00      	cmp	r3, #0
 801188a:	d104      	bne.n	8011896 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801188c:	68b8      	ldr	r0, [r7, #8]
 801188e:	f7fb fbdb 	bl	800d048 <pbuf_free>
    return NULL;
 8011892:	2300      	movs	r3, #0
 8011894:	e060      	b.n	8011958 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8011896:	693b      	ldr	r3, [r7, #16]
 8011898:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801189c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801189e:	693b      	ldr	r3, [r7, #16]
 80118a0:	2200      	movs	r2, #0
 80118a2:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80118a4:	693b      	ldr	r3, [r7, #16]
 80118a6:	68ba      	ldr	r2, [r7, #8]
 80118a8:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80118aa:	68bb      	ldr	r3, [r7, #8]
 80118ac:	891a      	ldrh	r2, [r3, #8]
 80118ae:	7dfb      	ldrb	r3, [r7, #23]
 80118b0:	b29b      	uxth	r3, r3
 80118b2:	429a      	cmp	r2, r3
 80118b4:	d205      	bcs.n	80118c2 <tcp_create_segment+0x86>
 80118b6:	4b2a      	ldr	r3, [pc, #168]	@ (8011960 <tcp_create_segment+0x124>)
 80118b8:	22b0      	movs	r2, #176	@ 0xb0
 80118ba:	492d      	ldr	r1, [pc, #180]	@ (8011970 <tcp_create_segment+0x134>)
 80118bc:	482a      	ldr	r0, [pc, #168]	@ (8011968 <tcp_create_segment+0x12c>)
 80118be:	f004 fed3 	bl	8016668 <iprintf>
  seg->len = p->tot_len - optlen;
 80118c2:	68bb      	ldr	r3, [r7, #8]
 80118c4:	891a      	ldrh	r2, [r3, #8]
 80118c6:	7dfb      	ldrb	r3, [r7, #23]
 80118c8:	b29b      	uxth	r3, r3
 80118ca:	1ad3      	subs	r3, r2, r3
 80118cc:	b29a      	uxth	r2, r3
 80118ce:	693b      	ldr	r3, [r7, #16]
 80118d0:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80118d2:	2114      	movs	r1, #20
 80118d4:	68b8      	ldr	r0, [r7, #8]
 80118d6:	f7fb fb21 	bl	800cf1c <pbuf_add_header>
 80118da:	4603      	mov	r3, r0
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d004      	beq.n	80118ea <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80118e0:	6938      	ldr	r0, [r7, #16]
 80118e2:	f7fc ffec 	bl	800e8be <tcp_seg_free>
    return NULL;
 80118e6:	2300      	movs	r3, #0
 80118e8:	e036      	b.n	8011958 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	685b      	ldr	r3, [r3, #4]
 80118ee:	685a      	ldr	r2, [r3, #4]
 80118f0:	693b      	ldr	r3, [r7, #16]
 80118f2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	8ada      	ldrh	r2, [r3, #22]
 80118f8:	693b      	ldr	r3, [r7, #16]
 80118fa:	68dc      	ldr	r4, [r3, #12]
 80118fc:	4610      	mov	r0, r2
 80118fe:	f7f9 ffb5 	bl	800b86c <lwip_htons>
 8011902:	4603      	mov	r3, r0
 8011904:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	8b1a      	ldrh	r2, [r3, #24]
 801190a:	693b      	ldr	r3, [r7, #16]
 801190c:	68dc      	ldr	r4, [r3, #12]
 801190e:	4610      	mov	r0, r2
 8011910:	f7f9 ffac 	bl	800b86c <lwip_htons>
 8011914:	4603      	mov	r3, r0
 8011916:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8011918:	693b      	ldr	r3, [r7, #16]
 801191a:	68dc      	ldr	r4, [r3, #12]
 801191c:	6838      	ldr	r0, [r7, #0]
 801191e:	f7f9 ffbb 	bl	800b898 <lwip_htonl>
 8011922:	4603      	mov	r3, r0
 8011924:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8011926:	7dfb      	ldrb	r3, [r7, #23]
 8011928:	089b      	lsrs	r3, r3, #2
 801192a:	b2db      	uxtb	r3, r3
 801192c:	3305      	adds	r3, #5
 801192e:	b29b      	uxth	r3, r3
 8011930:	031b      	lsls	r3, r3, #12
 8011932:	b29a      	uxth	r2, r3
 8011934:	79fb      	ldrb	r3, [r7, #7]
 8011936:	b29b      	uxth	r3, r3
 8011938:	4313      	orrs	r3, r2
 801193a:	b29a      	uxth	r2, r3
 801193c:	693b      	ldr	r3, [r7, #16]
 801193e:	68dc      	ldr	r4, [r3, #12]
 8011940:	4610      	mov	r0, r2
 8011942:	f7f9 ff93 	bl	800b86c <lwip_htons>
 8011946:	4603      	mov	r3, r0
 8011948:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801194a:	693b      	ldr	r3, [r7, #16]
 801194c:	68db      	ldr	r3, [r3, #12]
 801194e:	2200      	movs	r2, #0
 8011950:	749a      	strb	r2, [r3, #18]
 8011952:	2200      	movs	r2, #0
 8011954:	74da      	strb	r2, [r3, #19]
  return seg;
 8011956:	693b      	ldr	r3, [r7, #16]
}
 8011958:	4618      	mov	r0, r3
 801195a:	371c      	adds	r7, #28
 801195c:	46bd      	mov	sp, r7
 801195e:	bd90      	pop	{r4, r7, pc}
 8011960:	0801993c 	.word	0x0801993c
 8011964:	08019970 	.word	0x08019970
 8011968:	08019990 	.word	0x08019990
 801196c:	080199b8 	.word	0x080199b8
 8011970:	080199dc 	.word	0x080199dc

08011974 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8011974:	b580      	push	{r7, lr}
 8011976:	b086      	sub	sp, #24
 8011978:	af00      	add	r7, sp, #0
 801197a:	607b      	str	r3, [r7, #4]
 801197c:	4603      	mov	r3, r0
 801197e:	73fb      	strb	r3, [r7, #15]
 8011980:	460b      	mov	r3, r1
 8011982:	81bb      	strh	r3, [r7, #12]
 8011984:	4613      	mov	r3, r2
 8011986:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8011988:	89bb      	ldrh	r3, [r7, #12]
 801198a:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d105      	bne.n	801199e <tcp_pbuf_prealloc+0x2a>
 8011992:	4b30      	ldr	r3, [pc, #192]	@ (8011a54 <tcp_pbuf_prealloc+0xe0>)
 8011994:	22e8      	movs	r2, #232	@ 0xe8
 8011996:	4930      	ldr	r1, [pc, #192]	@ (8011a58 <tcp_pbuf_prealloc+0xe4>)
 8011998:	4830      	ldr	r0, [pc, #192]	@ (8011a5c <tcp_pbuf_prealloc+0xe8>)
 801199a:	f004 fe65 	bl	8016668 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801199e:	6a3b      	ldr	r3, [r7, #32]
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d105      	bne.n	80119b0 <tcp_pbuf_prealloc+0x3c>
 80119a4:	4b2b      	ldr	r3, [pc, #172]	@ (8011a54 <tcp_pbuf_prealloc+0xe0>)
 80119a6:	22e9      	movs	r2, #233	@ 0xe9
 80119a8:	492d      	ldr	r1, [pc, #180]	@ (8011a60 <tcp_pbuf_prealloc+0xec>)
 80119aa:	482c      	ldr	r0, [pc, #176]	@ (8011a5c <tcp_pbuf_prealloc+0xe8>)
 80119ac:	f004 fe5c 	bl	8016668 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80119b0:	89ba      	ldrh	r2, [r7, #12]
 80119b2:	897b      	ldrh	r3, [r7, #10]
 80119b4:	429a      	cmp	r2, r3
 80119b6:	d221      	bcs.n	80119fc <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80119b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80119bc:	f003 0302 	and.w	r3, r3, #2
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d111      	bne.n	80119e8 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80119c4:	6a3b      	ldr	r3, [r7, #32]
 80119c6:	8b5b      	ldrh	r3, [r3, #26]
 80119c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d115      	bne.n	80119fc <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80119d0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d007      	beq.n	80119e8 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80119d8:	6a3b      	ldr	r3, [r7, #32]
 80119da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d103      	bne.n	80119e8 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80119e0:	6a3b      	ldr	r3, [r7, #32]
 80119e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d009      	beq.n	80119fc <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80119e8:	89bb      	ldrh	r3, [r7, #12]
 80119ea:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 80119ee:	f023 0203 	bic.w	r2, r3, #3
 80119f2:	897b      	ldrh	r3, [r7, #10]
 80119f4:	4293      	cmp	r3, r2
 80119f6:	bf28      	it	cs
 80119f8:	4613      	movcs	r3, r2
 80119fa:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80119fc:	8af9      	ldrh	r1, [r7, #22]
 80119fe:	7bfb      	ldrb	r3, [r7, #15]
 8011a00:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011a04:	4618      	mov	r0, r3
 8011a06:	f7fb f83b 	bl	800ca80 <pbuf_alloc>
 8011a0a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011a0c:	693b      	ldr	r3, [r7, #16]
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d101      	bne.n	8011a16 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8011a12:	2300      	movs	r3, #0
 8011a14:	e019      	b.n	8011a4a <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8011a16:	693b      	ldr	r3, [r7, #16]
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d006      	beq.n	8011a2c <tcp_pbuf_prealloc+0xb8>
 8011a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8011a54 <tcp_pbuf_prealloc+0xe0>)
 8011a20:	f240 120b 	movw	r2, #267	@ 0x10b
 8011a24:	490f      	ldr	r1, [pc, #60]	@ (8011a64 <tcp_pbuf_prealloc+0xf0>)
 8011a26:	480d      	ldr	r0, [pc, #52]	@ (8011a5c <tcp_pbuf_prealloc+0xe8>)
 8011a28:	f004 fe1e 	bl	8016668 <iprintf>
  *oversize = p->len - length;
 8011a2c:	693b      	ldr	r3, [r7, #16]
 8011a2e:	895a      	ldrh	r2, [r3, #10]
 8011a30:	89bb      	ldrh	r3, [r7, #12]
 8011a32:	1ad3      	subs	r3, r2, r3
 8011a34:	b29a      	uxth	r2, r3
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8011a3a:	693b      	ldr	r3, [r7, #16]
 8011a3c:	89ba      	ldrh	r2, [r7, #12]
 8011a3e:	811a      	strh	r2, [r3, #8]
 8011a40:	693b      	ldr	r3, [r7, #16]
 8011a42:	891a      	ldrh	r2, [r3, #8]
 8011a44:	693b      	ldr	r3, [r7, #16]
 8011a46:	815a      	strh	r2, [r3, #10]
  return p;
 8011a48:	693b      	ldr	r3, [r7, #16]
}
 8011a4a:	4618      	mov	r0, r3
 8011a4c:	3718      	adds	r7, #24
 8011a4e:	46bd      	mov	sp, r7
 8011a50:	bd80      	pop	{r7, pc}
 8011a52:	bf00      	nop
 8011a54:	0801993c 	.word	0x0801993c
 8011a58:	080199f4 	.word	0x080199f4
 8011a5c:	08019990 	.word	0x08019990
 8011a60:	08019a18 	.word	0x08019a18
 8011a64:	08019a38 	.word	0x08019a38

08011a68 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
 8011a70:	460b      	mov	r3, r1
 8011a72:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d106      	bne.n	8011a88 <tcp_write_checks+0x20>
 8011a7a:	4b33      	ldr	r3, [pc, #204]	@ (8011b48 <tcp_write_checks+0xe0>)
 8011a7c:	f240 1233 	movw	r2, #307	@ 0x133
 8011a80:	4932      	ldr	r1, [pc, #200]	@ (8011b4c <tcp_write_checks+0xe4>)
 8011a82:	4833      	ldr	r0, [pc, #204]	@ (8011b50 <tcp_write_checks+0xe8>)
 8011a84:	f004 fdf0 	bl	8016668 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	7d1b      	ldrb	r3, [r3, #20]
 8011a8c:	2b04      	cmp	r3, #4
 8011a8e:	d00e      	beq.n	8011aae <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8011a94:	2b07      	cmp	r3, #7
 8011a96:	d00a      	beq.n	8011aae <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8011a9c:	2b02      	cmp	r3, #2
 8011a9e:	d006      	beq.n	8011aae <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8011aa4:	2b03      	cmp	r3, #3
 8011aa6:	d002      	beq.n	8011aae <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8011aa8:	f06f 030a 	mvn.w	r3, #10
 8011aac:	e048      	b.n	8011b40 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8011aae:	887b      	ldrh	r3, [r7, #2]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d101      	bne.n	8011ab8 <tcp_write_checks+0x50>
    return ERR_OK;
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	e043      	b.n	8011b40 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011abe:	887a      	ldrh	r2, [r7, #2]
 8011ac0:	429a      	cmp	r2, r3
 8011ac2:	d909      	bls.n	8011ad8 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	8b5b      	ldrh	r3, [r3, #26]
 8011ac8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011acc:	b29a      	uxth	r2, r3
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8011ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8011ad6:	e033      	b.n	8011b40 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011ade:	2b08      	cmp	r3, #8
 8011ae0:	d909      	bls.n	8011af6 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	8b5b      	ldrh	r3, [r3, #26]
 8011ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011aea:	b29a      	uxth	r2, r3
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8011af0:	f04f 33ff 	mov.w	r3, #4294967295
 8011af4:	e024      	b.n	8011b40 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d00f      	beq.n	8011b20 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d11a      	bne.n	8011b3e <tcp_write_checks+0xd6>
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d116      	bne.n	8011b3e <tcp_write_checks+0xd6>
 8011b10:	4b0d      	ldr	r3, [pc, #52]	@ (8011b48 <tcp_write_checks+0xe0>)
 8011b12:	f240 1255 	movw	r2, #341	@ 0x155
 8011b16:	490f      	ldr	r1, [pc, #60]	@ (8011b54 <tcp_write_checks+0xec>)
 8011b18:	480d      	ldr	r0, [pc, #52]	@ (8011b50 <tcp_write_checks+0xe8>)
 8011b1a:	f004 fda5 	bl	8016668 <iprintf>
 8011b1e:	e00e      	b.n	8011b3e <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d103      	bne.n	8011b30 <tcp_write_checks+0xc8>
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d006      	beq.n	8011b3e <tcp_write_checks+0xd6>
 8011b30:	4b05      	ldr	r3, [pc, #20]	@ (8011b48 <tcp_write_checks+0xe0>)
 8011b32:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8011b36:	4908      	ldr	r1, [pc, #32]	@ (8011b58 <tcp_write_checks+0xf0>)
 8011b38:	4805      	ldr	r0, [pc, #20]	@ (8011b50 <tcp_write_checks+0xe8>)
 8011b3a:	f004 fd95 	bl	8016668 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8011b3e:	2300      	movs	r3, #0
}
 8011b40:	4618      	mov	r0, r3
 8011b42:	3708      	adds	r7, #8
 8011b44:	46bd      	mov	sp, r7
 8011b46:	bd80      	pop	{r7, pc}
 8011b48:	0801993c 	.word	0x0801993c
 8011b4c:	08019a4c 	.word	0x08019a4c
 8011b50:	08019990 	.word	0x08019990
 8011b54:	08019a6c 	.word	0x08019a6c
 8011b58:	08019aa8 	.word	0x08019aa8

08011b5c <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8011b5c:	b590      	push	{r4, r7, lr}
 8011b5e:	b09b      	sub	sp, #108	@ 0x6c
 8011b60:	af04      	add	r7, sp, #16
 8011b62:	60f8      	str	r0, [r7, #12]
 8011b64:	60b9      	str	r1, [r7, #8]
 8011b66:	4611      	mov	r1, r2
 8011b68:	461a      	mov	r2, r3
 8011b6a:	460b      	mov	r3, r1
 8011b6c:	80fb      	strh	r3, [r7, #6]
 8011b6e:	4613      	mov	r3, r2
 8011b70:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8011b72:	2300      	movs	r3, #0
 8011b74:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8011b76:	2300      	movs	r3, #0
 8011b78:	653b      	str	r3, [r7, #80]	@ 0x50
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011b7e:	2300      	movs	r3, #0
 8011b80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011b82:	2300      	movs	r3, #0
 8011b84:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8011b86:	2300      	movs	r3, #0
 8011b88:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8011b8c:	2300      	movs	r3, #0
 8011b8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8011b92:	2300      	movs	r3, #0
 8011b94:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8011b96:	2300      	movs	r3, #0
 8011b98:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d109      	bne.n	8011bb8 <tcp_write+0x5c>
 8011ba4:	4ba4      	ldr	r3, [pc, #656]	@ (8011e38 <tcp_write+0x2dc>)
 8011ba6:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 8011baa:	49a4      	ldr	r1, [pc, #656]	@ (8011e3c <tcp_write+0x2e0>)
 8011bac:	48a4      	ldr	r0, [pc, #656]	@ (8011e40 <tcp_write+0x2e4>)
 8011bae:	f004 fd5b 	bl	8016668 <iprintf>
 8011bb2:	f06f 030f 	mvn.w	r3, #15
 8011bb6:	e32a      	b.n	801220e <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011bbe:	085b      	lsrs	r3, r3, #1
 8011bc0:	b29a      	uxth	r2, r3
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011bc6:	4293      	cmp	r3, r2
 8011bc8:	bf28      	it	cs
 8011bca:	4613      	movcs	r3, r2
 8011bcc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8011bce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d102      	bne.n	8011bda <tcp_write+0x7e>
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011bd8:	e000      	b.n	8011bdc <tcp_write+0x80>
 8011bda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011bdc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8011bde:	68bb      	ldr	r3, [r7, #8]
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d109      	bne.n	8011bf8 <tcp_write+0x9c>
 8011be4:	4b94      	ldr	r3, [pc, #592]	@ (8011e38 <tcp_write+0x2dc>)
 8011be6:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8011bea:	4996      	ldr	r1, [pc, #600]	@ (8011e44 <tcp_write+0x2e8>)
 8011bec:	4894      	ldr	r0, [pc, #592]	@ (8011e40 <tcp_write+0x2e4>)
 8011bee:	f004 fd3b 	bl	8016668 <iprintf>
 8011bf2:	f06f 030f 	mvn.w	r3, #15
 8011bf6:	e30a      	b.n	801220e <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8011bf8:	88fb      	ldrh	r3, [r7, #6]
 8011bfa:	4619      	mov	r1, r3
 8011bfc:	68f8      	ldr	r0, [r7, #12]
 8011bfe:	f7ff ff33 	bl	8011a68 <tcp_write_checks>
 8011c02:	4603      	mov	r3, r0
 8011c04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8011c08:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d002      	beq.n	8011c16 <tcp_write+0xba>
    return err;
 8011c10:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8011c14:	e2fb      	b.n	801220e <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011c1c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011c20:	2300      	movs	r3, #0
 8011c22:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	f000 80f6 	beq.w	8011e1c <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c34:	653b      	str	r3, [r7, #80]	@ 0x50
 8011c36:	e002      	b.n	8011c3e <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8011c38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d1f8      	bne.n	8011c38 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8011c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c48:	7a9b      	ldrb	r3, [r3, #10]
 8011c4a:	009b      	lsls	r3, r3, #2
 8011c4c:	b29b      	uxth	r3, r3
 8011c4e:	f003 0304 	and.w	r3, r3, #4
 8011c52:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8011c54:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011c56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c58:	891b      	ldrh	r3, [r3, #8]
 8011c5a:	4619      	mov	r1, r3
 8011c5c:	8c3b      	ldrh	r3, [r7, #32]
 8011c5e:	440b      	add	r3, r1
 8011c60:	429a      	cmp	r2, r3
 8011c62:	da06      	bge.n	8011c72 <tcp_write+0x116>
 8011c64:	4b74      	ldr	r3, [pc, #464]	@ (8011e38 <tcp_write+0x2dc>)
 8011c66:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8011c6a:	4977      	ldr	r1, [pc, #476]	@ (8011e48 <tcp_write+0x2ec>)
 8011c6c:	4874      	ldr	r0, [pc, #464]	@ (8011e40 <tcp_write+0x2e4>)
 8011c6e:	f004 fcfb 	bl	8016668 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8011c72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c74:	891a      	ldrh	r2, [r3, #8]
 8011c76:	8c3b      	ldrh	r3, [r7, #32]
 8011c78:	4413      	add	r3, r2
 8011c7a:	b29b      	uxth	r3, r3
 8011c7c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011c7e:	1ad3      	subs	r3, r2, r3
 8011c80:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011c88:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8011c8a:	8a7b      	ldrh	r3, [r7, #18]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d026      	beq.n	8011cde <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8011c90:	8a7b      	ldrh	r3, [r7, #18]
 8011c92:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8011c94:	429a      	cmp	r2, r3
 8011c96:	d206      	bcs.n	8011ca6 <tcp_write+0x14a>
 8011c98:	4b67      	ldr	r3, [pc, #412]	@ (8011e38 <tcp_write+0x2dc>)
 8011c9a:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8011c9e:	496b      	ldr	r1, [pc, #428]	@ (8011e4c <tcp_write+0x2f0>)
 8011ca0:	4867      	ldr	r0, [pc, #412]	@ (8011e40 <tcp_write+0x2e4>)
 8011ca2:	f004 fce1 	bl	8016668 <iprintf>
      seg = last_unsent;
 8011ca6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8011caa:	8a7b      	ldrh	r3, [r7, #18]
 8011cac:	88fa      	ldrh	r2, [r7, #6]
 8011cae:	4293      	cmp	r3, r2
 8011cb0:	bf28      	it	cs
 8011cb2:	4613      	movcs	r3, r2
 8011cb4:	b29b      	uxth	r3, r3
 8011cb6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8011cb8:	4293      	cmp	r3, r2
 8011cba:	bf28      	it	cs
 8011cbc:	4613      	movcs	r3, r2
 8011cbe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8011cc0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011cc4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011cc6:	4413      	add	r3, r2
 8011cc8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8011ccc:	8a7a      	ldrh	r2, [r7, #18]
 8011cce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011cd0:	1ad3      	subs	r3, r2, r3
 8011cd2:	b29b      	uxth	r3, r3
 8011cd4:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8011cd6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8011cd8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011cda:	1ad3      	subs	r3, r2, r3
 8011cdc:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8011cde:	8a7b      	ldrh	r3, [r7, #18]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d00b      	beq.n	8011cfc <tcp_write+0x1a0>
 8011ce4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011ce8:	88fb      	ldrh	r3, [r7, #6]
 8011cea:	429a      	cmp	r2, r3
 8011cec:	d006      	beq.n	8011cfc <tcp_write+0x1a0>
 8011cee:	4b52      	ldr	r3, [pc, #328]	@ (8011e38 <tcp_write+0x2dc>)
 8011cf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011cf4:	4956      	ldr	r1, [pc, #344]	@ (8011e50 <tcp_write+0x2f4>)
 8011cf6:	4852      	ldr	r0, [pc, #328]	@ (8011e40 <tcp_write+0x2e4>)
 8011cf8:	f004 fcb6 	bl	8016668 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8011cfc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011d00:	88fb      	ldrh	r3, [r7, #6]
 8011d02:	429a      	cmp	r2, r3
 8011d04:	f080 8167 	bcs.w	8011fd6 <tcp_write+0x47a>
 8011d08:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	f000 8163 	beq.w	8011fd6 <tcp_write+0x47a>
 8011d10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011d12:	891b      	ldrh	r3, [r3, #8]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	f000 815e 	beq.w	8011fd6 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8011d1a:	88fa      	ldrh	r2, [r7, #6]
 8011d1c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011d20:	1ad2      	subs	r2, r2, r3
 8011d22:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011d24:	4293      	cmp	r3, r2
 8011d26:	bfa8      	it	ge
 8011d28:	4613      	movge	r3, r2
 8011d2a:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8011d2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011d2e:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8011d30:	797b      	ldrb	r3, [r7, #5]
 8011d32:	f003 0301 	and.w	r3, r3, #1
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d027      	beq.n	8011d8a <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8011d3a:	f107 0012 	add.w	r0, r7, #18
 8011d3e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8011d40:	8bf9      	ldrh	r1, [r7, #30]
 8011d42:	2301      	movs	r3, #1
 8011d44:	9302      	str	r3, [sp, #8]
 8011d46:	797b      	ldrb	r3, [r7, #5]
 8011d48:	9301      	str	r3, [sp, #4]
 8011d4a:	68fb      	ldr	r3, [r7, #12]
 8011d4c:	9300      	str	r3, [sp, #0]
 8011d4e:	4603      	mov	r3, r0
 8011d50:	2000      	movs	r0, #0
 8011d52:	f7ff fe0f 	bl	8011974 <tcp_pbuf_prealloc>
 8011d56:	6578      	str	r0, [r7, #84]	@ 0x54
 8011d58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	f000 8225 	beq.w	80121aa <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8011d60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011d62:	6858      	ldr	r0, [r3, #4]
 8011d64:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011d68:	68ba      	ldr	r2, [r7, #8]
 8011d6a:	4413      	add	r3, r2
 8011d6c:	8bfa      	ldrh	r2, [r7, #30]
 8011d6e:	4619      	mov	r1, r3
 8011d70:	f004 fefb 	bl	8016b6a <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8011d74:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8011d76:	f7fb f9f5 	bl	800d164 <pbuf_clen>
 8011d7a:	4603      	mov	r3, r0
 8011d7c:	461a      	mov	r2, r3
 8011d7e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011d82:	4413      	add	r3, r2
 8011d84:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8011d88:	e041      	b.n	8011e0e <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8011d8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011d8c:	685b      	ldr	r3, [r3, #4]
 8011d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011d90:	e002      	b.n	8011d98 <tcp_write+0x23c>
 8011d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	637b      	str	r3, [r7, #52]	@ 0x34
 8011d98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d1f8      	bne.n	8011d92 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8011da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011da2:	7b1b      	ldrb	r3, [r3, #12]
 8011da4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d115      	bne.n	8011dd8 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8011dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dae:	685b      	ldr	r3, [r3, #4]
 8011db0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011db2:	8952      	ldrh	r2, [r2, #10]
 8011db4:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8011db6:	68ba      	ldr	r2, [r7, #8]
 8011db8:	429a      	cmp	r2, r3
 8011dba:	d10d      	bne.n	8011dd8 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8011dbc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d006      	beq.n	8011dd2 <tcp_write+0x276>
 8011dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8011e38 <tcp_write+0x2dc>)
 8011dc6:	f240 2231 	movw	r2, #561	@ 0x231
 8011dca:	4922      	ldr	r1, [pc, #136]	@ (8011e54 <tcp_write+0x2f8>)
 8011dcc:	481c      	ldr	r0, [pc, #112]	@ (8011e40 <tcp_write+0x2e4>)
 8011dce:	f004 fc4b 	bl	8016668 <iprintf>
          extendlen = seglen;
 8011dd2:	8bfb      	ldrh	r3, [r7, #30]
 8011dd4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8011dd6:	e01a      	b.n	8011e0e <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8011dd8:	8bfb      	ldrh	r3, [r7, #30]
 8011dda:	2201      	movs	r2, #1
 8011ddc:	4619      	mov	r1, r3
 8011dde:	2000      	movs	r0, #0
 8011de0:	f7fa fe4e 	bl	800ca80 <pbuf_alloc>
 8011de4:	6578      	str	r0, [r7, #84]	@ 0x54
 8011de6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	f000 81e0 	beq.w	80121ae <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8011dee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011df2:	68ba      	ldr	r2, [r7, #8]
 8011df4:	441a      	add	r2, r3
 8011df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011df8:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8011dfa:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8011dfc:	f7fb f9b2 	bl	800d164 <pbuf_clen>
 8011e00:	4603      	mov	r3, r0
 8011e02:	461a      	mov	r2, r3
 8011e04:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011e08:	4413      	add	r3, r2
 8011e0a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8011e0e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011e12:	8bfb      	ldrh	r3, [r7, #30]
 8011e14:	4413      	add	r3, r2
 8011e16:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8011e1a:	e0dc      	b.n	8011fd6 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8011e1c:	68fb      	ldr	r3, [r7, #12]
 8011e1e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	f000 80d7 	beq.w	8011fd6 <tcp_write+0x47a>
 8011e28:	4b03      	ldr	r3, [pc, #12]	@ (8011e38 <tcp_write+0x2dc>)
 8011e2a:	f240 224a 	movw	r2, #586	@ 0x24a
 8011e2e:	490a      	ldr	r1, [pc, #40]	@ (8011e58 <tcp_write+0x2fc>)
 8011e30:	4803      	ldr	r0, [pc, #12]	@ (8011e40 <tcp_write+0x2e4>)
 8011e32:	f004 fc19 	bl	8016668 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8011e36:	e0ce      	b.n	8011fd6 <tcp_write+0x47a>
 8011e38:	0801993c 	.word	0x0801993c
 8011e3c:	08019adc 	.word	0x08019adc
 8011e40:	08019990 	.word	0x08019990
 8011e44:	08019af4 	.word	0x08019af4
 8011e48:	08019b28 	.word	0x08019b28
 8011e4c:	08019b40 	.word	0x08019b40
 8011e50:	08019b60 	.word	0x08019b60
 8011e54:	08019b80 	.word	0x08019b80
 8011e58:	08019bac 	.word	0x08019bac
    struct pbuf *p;
    u16_t left = len - pos;
 8011e5c:	88fa      	ldrh	r2, [r7, #6]
 8011e5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011e62:	1ad3      	subs	r3, r2, r3
 8011e64:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8011e66:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8011e6a:	b29b      	uxth	r3, r3
 8011e6c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011e6e:	1ad3      	subs	r3, r2, r3
 8011e70:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8011e72:	8b7a      	ldrh	r2, [r7, #26]
 8011e74:	8bbb      	ldrh	r3, [r7, #28]
 8011e76:	4293      	cmp	r3, r2
 8011e78:	bf28      	it	cs
 8011e7a:	4613      	movcs	r3, r2
 8011e7c:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8011e7e:	797b      	ldrb	r3, [r7, #5]
 8011e80:	f003 0301 	and.w	r3, r3, #1
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d036      	beq.n	8011ef6 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8011e88:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8011e8c:	b29a      	uxth	r2, r3
 8011e8e:	8b3b      	ldrh	r3, [r7, #24]
 8011e90:	4413      	add	r3, r2
 8011e92:	b299      	uxth	r1, r3
 8011e94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	bf0c      	ite	eq
 8011e9a:	2301      	moveq	r3, #1
 8011e9c:	2300      	movne	r3, #0
 8011e9e:	b2db      	uxtb	r3, r3
 8011ea0:	f107 0012 	add.w	r0, r7, #18
 8011ea4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011ea6:	9302      	str	r3, [sp, #8]
 8011ea8:	797b      	ldrb	r3, [r7, #5]
 8011eaa:	9301      	str	r3, [sp, #4]
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	9300      	str	r3, [sp, #0]
 8011eb0:	4603      	mov	r3, r0
 8011eb2:	2036      	movs	r0, #54	@ 0x36
 8011eb4:	f7ff fd5e 	bl	8011974 <tcp_pbuf_prealloc>
 8011eb8:	6338      	str	r0, [r7, #48]	@ 0x30
 8011eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	f000 8178 	beq.w	80121b2 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8011ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ec4:	895b      	ldrh	r3, [r3, #10]
 8011ec6:	8b3a      	ldrh	r2, [r7, #24]
 8011ec8:	429a      	cmp	r2, r3
 8011eca:	d906      	bls.n	8011eda <tcp_write+0x37e>
 8011ecc:	4b8c      	ldr	r3, [pc, #560]	@ (8012100 <tcp_write+0x5a4>)
 8011ece:	f240 2266 	movw	r2, #614	@ 0x266
 8011ed2:	498c      	ldr	r1, [pc, #560]	@ (8012104 <tcp_write+0x5a8>)
 8011ed4:	488c      	ldr	r0, [pc, #560]	@ (8012108 <tcp_write+0x5ac>)
 8011ed6:	f004 fbc7 	bl	8016668 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8011eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011edc:	685a      	ldr	r2, [r3, #4]
 8011ede:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8011ee2:	18d0      	adds	r0, r2, r3
 8011ee4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011ee8:	68ba      	ldr	r2, [r7, #8]
 8011eea:	4413      	add	r3, r2
 8011eec:	8b3a      	ldrh	r2, [r7, #24]
 8011eee:	4619      	mov	r1, r3
 8011ef0:	f004 fe3b 	bl	8016b6a <memcpy>
 8011ef4:	e02f      	b.n	8011f56 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8011ef6:	8a7b      	ldrh	r3, [r7, #18]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d006      	beq.n	8011f0a <tcp_write+0x3ae>
 8011efc:	4b80      	ldr	r3, [pc, #512]	@ (8012100 <tcp_write+0x5a4>)
 8011efe:	f240 2271 	movw	r2, #625	@ 0x271
 8011f02:	4982      	ldr	r1, [pc, #520]	@ (801210c <tcp_write+0x5b0>)
 8011f04:	4880      	ldr	r0, [pc, #512]	@ (8012108 <tcp_write+0x5ac>)
 8011f06:	f004 fbaf 	bl	8016668 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8011f0a:	8b3b      	ldrh	r3, [r7, #24]
 8011f0c:	2201      	movs	r2, #1
 8011f0e:	4619      	mov	r1, r3
 8011f10:	2036      	movs	r0, #54	@ 0x36
 8011f12:	f7fa fdb5 	bl	800ca80 <pbuf_alloc>
 8011f16:	6178      	str	r0, [r7, #20]
 8011f18:	697b      	ldr	r3, [r7, #20]
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	f000 814b 	beq.w	80121b6 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8011f20:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011f24:	68ba      	ldr	r2, [r7, #8]
 8011f26:	441a      	add	r2, r3
 8011f28:	697b      	ldr	r3, [r7, #20]
 8011f2a:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011f2c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8011f30:	b29b      	uxth	r3, r3
 8011f32:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011f36:	4619      	mov	r1, r3
 8011f38:	2036      	movs	r0, #54	@ 0x36
 8011f3a:	f7fa fda1 	bl	800ca80 <pbuf_alloc>
 8011f3e:	6338      	str	r0, [r7, #48]	@ 0x30
 8011f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d103      	bne.n	8011f4e <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8011f46:	6978      	ldr	r0, [r7, #20]
 8011f48:	f7fb f87e 	bl	800d048 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8011f4c:	e136      	b.n	80121bc <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8011f4e:	6979      	ldr	r1, [r7, #20]
 8011f50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011f52:	f7fb f947 	bl	800d1e4 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8011f56:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011f58:	f7fb f904 	bl	800d164 <pbuf_clen>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	461a      	mov	r2, r3
 8011f60:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011f64:	4413      	add	r3, r2
 8011f66:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8011f6a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011f6e:	2b09      	cmp	r3, #9
 8011f70:	d903      	bls.n	8011f7a <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8011f72:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011f74:	f7fb f868 	bl	800d048 <pbuf_free>
      goto memerr;
 8011f78:	e120      	b.n	80121bc <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011f7e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011f82:	441a      	add	r2, r3
 8011f84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011f88:	9300      	str	r3, [sp, #0]
 8011f8a:	4613      	mov	r3, r2
 8011f8c:	2200      	movs	r2, #0
 8011f8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011f90:	68f8      	ldr	r0, [r7, #12]
 8011f92:	f7ff fc53 	bl	801183c <tcp_create_segment>
 8011f96:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8011f98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	f000 810d 	beq.w	80121ba <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8011fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d102      	bne.n	8011fac <tcp_write+0x450>
      queue = seg;
 8011fa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8011faa:	e00c      	b.n	8011fc6 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8011fac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d106      	bne.n	8011fc0 <tcp_write+0x464>
 8011fb2:	4b53      	ldr	r3, [pc, #332]	@ (8012100 <tcp_write+0x5a4>)
 8011fb4:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8011fb8:	4955      	ldr	r1, [pc, #340]	@ (8012110 <tcp_write+0x5b4>)
 8011fba:	4853      	ldr	r0, [pc, #332]	@ (8012108 <tcp_write+0x5ac>)
 8011fbc:	f004 fb54 	bl	8016668 <iprintf>
      prev_seg->next = seg;
 8011fc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011fc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011fc4:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8011fc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fc8:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8011fca:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011fce:	8b3b      	ldrh	r3, [r7, #24]
 8011fd0:	4413      	add	r3, r2
 8011fd2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8011fd6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011fda:	88fb      	ldrh	r3, [r7, #6]
 8011fdc:	429a      	cmp	r2, r3
 8011fde:	f4ff af3d 	bcc.w	8011e5c <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8011fe2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d02c      	beq.n	8012042 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8011fe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011fea:	685b      	ldr	r3, [r3, #4]
 8011fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011fee:	e01e      	b.n	801202e <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8011ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ff2:	891a      	ldrh	r2, [r3, #8]
 8011ff4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011ff6:	4413      	add	r3, r2
 8011ff8:	b29a      	uxth	r2, r3
 8011ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ffc:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8011ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	2b00      	cmp	r3, #0
 8012004:	d110      	bne.n	8012028 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8012006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012008:	685b      	ldr	r3, [r3, #4]
 801200a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801200c:	8952      	ldrh	r2, [r2, #10]
 801200e:	4413      	add	r3, r2
 8012010:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8012012:	68b9      	ldr	r1, [r7, #8]
 8012014:	4618      	mov	r0, r3
 8012016:	f004 fda8 	bl	8016b6a <memcpy>
        p->len += oversize_used;
 801201a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801201c:	895a      	ldrh	r2, [r3, #10]
 801201e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012020:	4413      	add	r3, r2
 8012022:	b29a      	uxth	r2, r3
 8012024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012026:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8012028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801202e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012030:	2b00      	cmp	r3, #0
 8012032:	d1dd      	bne.n	8011ff0 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8012034:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012036:	891a      	ldrh	r2, [r3, #8]
 8012038:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801203a:	4413      	add	r3, r2
 801203c:	b29a      	uxth	r2, r3
 801203e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012040:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8012042:	8a7a      	ldrh	r2, [r7, #18]
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801204a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801204c:	2b00      	cmp	r3, #0
 801204e:	d018      	beq.n	8012082 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8012050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012052:	2b00      	cmp	r3, #0
 8012054:	d106      	bne.n	8012064 <tcp_write+0x508>
 8012056:	4b2a      	ldr	r3, [pc, #168]	@ (8012100 <tcp_write+0x5a4>)
 8012058:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 801205c:	492d      	ldr	r1, [pc, #180]	@ (8012114 <tcp_write+0x5b8>)
 801205e:	482a      	ldr	r0, [pc, #168]	@ (8012108 <tcp_write+0x5ac>)
 8012060:	f004 fb02 	bl	8016668 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8012064:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012066:	685b      	ldr	r3, [r3, #4]
 8012068:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801206a:	4618      	mov	r0, r3
 801206c:	f7fb f8ba 	bl	800d1e4 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8012070:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012072:	891a      	ldrh	r2, [r3, #8]
 8012074:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012076:	891b      	ldrh	r3, [r3, #8]
 8012078:	4413      	add	r3, r2
 801207a:	b29a      	uxth	r2, r3
 801207c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801207e:	811a      	strh	r2, [r3, #8]
 8012080:	e037      	b.n	80120f2 <tcp_write+0x596>
  } else if (extendlen > 0) {
 8012082:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8012084:	2b00      	cmp	r3, #0
 8012086:	d034      	beq.n	80120f2 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8012088:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801208a:	2b00      	cmp	r3, #0
 801208c:	d003      	beq.n	8012096 <tcp_write+0x53a>
 801208e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012090:	685b      	ldr	r3, [r3, #4]
 8012092:	2b00      	cmp	r3, #0
 8012094:	d106      	bne.n	80120a4 <tcp_write+0x548>
 8012096:	4b1a      	ldr	r3, [pc, #104]	@ (8012100 <tcp_write+0x5a4>)
 8012098:	f240 22e6 	movw	r2, #742	@ 0x2e6
 801209c:	491e      	ldr	r1, [pc, #120]	@ (8012118 <tcp_write+0x5bc>)
 801209e:	481a      	ldr	r0, [pc, #104]	@ (8012108 <tcp_write+0x5ac>)
 80120a0:	f004 fae2 	bl	8016668 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80120a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120a6:	685b      	ldr	r3, [r3, #4]
 80120a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80120aa:	e009      	b.n	80120c0 <tcp_write+0x564>
      p->tot_len += extendlen;
 80120ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120ae:	891a      	ldrh	r2, [r3, #8]
 80120b0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80120b2:	4413      	add	r3, r2
 80120b4:	b29a      	uxth	r2, r3
 80120b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120b8:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80120ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80120c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d1f1      	bne.n	80120ac <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 80120c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120ca:	891a      	ldrh	r2, [r3, #8]
 80120cc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80120ce:	4413      	add	r3, r2
 80120d0:	b29a      	uxth	r2, r3
 80120d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120d4:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80120d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120d8:	895a      	ldrh	r2, [r3, #10]
 80120da:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80120dc:	4413      	add	r3, r2
 80120de:	b29a      	uxth	r2, r3
 80120e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120e2:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80120e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120e6:	891a      	ldrh	r2, [r3, #8]
 80120e8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80120ea:	4413      	add	r3, r2
 80120ec:	b29a      	uxth	r2, r3
 80120ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120f0:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80120f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d111      	bne.n	801211c <tcp_write+0x5c0>
    pcb->unsent = queue;
 80120f8:	68fb      	ldr	r3, [r7, #12]
 80120fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80120fc:	66da      	str	r2, [r3, #108]	@ 0x6c
 80120fe:	e010      	b.n	8012122 <tcp_write+0x5c6>
 8012100:	0801993c 	.word	0x0801993c
 8012104:	08019bdc 	.word	0x08019bdc
 8012108:	08019990 	.word	0x08019990
 801210c:	08019c1c 	.word	0x08019c1c
 8012110:	08019c2c 	.word	0x08019c2c
 8012114:	08019c40 	.word	0x08019c40
 8012118:	08019c78 	.word	0x08019c78
  } else {
    last_unsent->next = queue;
 801211c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801211e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012120:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012126:	88fb      	ldrh	r3, [r7, #6]
 8012128:	441a      	add	r2, r3
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8012134:	88fb      	ldrh	r3, [r7, #6]
 8012136:	1ad3      	subs	r3, r2, r3
 8012138:	b29a      	uxth	r2, r3
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8012146:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012150:	2b00      	cmp	r3, #0
 8012152:	d00e      	beq.n	8012172 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012158:	2b00      	cmp	r3, #0
 801215a:	d10a      	bne.n	8012172 <tcp_write+0x616>
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012160:	2b00      	cmp	r3, #0
 8012162:	d106      	bne.n	8012172 <tcp_write+0x616>
 8012164:	4b2c      	ldr	r3, [pc, #176]	@ (8012218 <tcp_write+0x6bc>)
 8012166:	f240 3212 	movw	r2, #786	@ 0x312
 801216a:	492c      	ldr	r1, [pc, #176]	@ (801221c <tcp_write+0x6c0>)
 801216c:	482c      	ldr	r0, [pc, #176]	@ (8012220 <tcp_write+0x6c4>)
 801216e:	f004 fa7b 	bl	8016668 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8012172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012174:	2b00      	cmp	r3, #0
 8012176:	d016      	beq.n	80121a6 <tcp_write+0x64a>
 8012178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801217a:	68db      	ldr	r3, [r3, #12]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d012      	beq.n	80121a6 <tcp_write+0x64a>
 8012180:	797b      	ldrb	r3, [r7, #5]
 8012182:	f003 0302 	and.w	r3, r3, #2
 8012186:	2b00      	cmp	r3, #0
 8012188:	d10d      	bne.n	80121a6 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801218a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801218c:	68db      	ldr	r3, [r3, #12]
 801218e:	899b      	ldrh	r3, [r3, #12]
 8012190:	b29c      	uxth	r4, r3
 8012192:	2008      	movs	r0, #8
 8012194:	f7f9 fb6a 	bl	800b86c <lwip_htons>
 8012198:	4603      	mov	r3, r0
 801219a:	461a      	mov	r2, r3
 801219c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801219e:	68db      	ldr	r3, [r3, #12]
 80121a0:	4322      	orrs	r2, r4
 80121a2:	b292      	uxth	r2, r2
 80121a4:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80121a6:	2300      	movs	r3, #0
 80121a8:	e031      	b.n	801220e <tcp_write+0x6b2>
          goto memerr;
 80121aa:	bf00      	nop
 80121ac:	e006      	b.n	80121bc <tcp_write+0x660>
            goto memerr;
 80121ae:	bf00      	nop
 80121b0:	e004      	b.n	80121bc <tcp_write+0x660>
        goto memerr;
 80121b2:	bf00      	nop
 80121b4:	e002      	b.n	80121bc <tcp_write+0x660>
        goto memerr;
 80121b6:	bf00      	nop
 80121b8:	e000      	b.n	80121bc <tcp_write+0x660>
      goto memerr;
 80121ba:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	8b5b      	ldrh	r3, [r3, #26]
 80121c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121c4:	b29a      	uxth	r2, r3
 80121c6:	68fb      	ldr	r3, [r7, #12]
 80121c8:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80121ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d002      	beq.n	80121d6 <tcp_write+0x67a>
    pbuf_free(concat_p);
 80121d0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80121d2:	f7fa ff39 	bl	800d048 <pbuf_free>
  }
  if (queue != NULL) {
 80121d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d002      	beq.n	80121e2 <tcp_write+0x686>
    tcp_segs_free(queue);
 80121dc:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80121de:	f7fc fb59 	bl	800e894 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d00e      	beq.n	801220a <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d10a      	bne.n	801220a <tcp_write+0x6ae>
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d106      	bne.n	801220a <tcp_write+0x6ae>
 80121fc:	4b06      	ldr	r3, [pc, #24]	@ (8012218 <tcp_write+0x6bc>)
 80121fe:	f240 3227 	movw	r2, #807	@ 0x327
 8012202:	4906      	ldr	r1, [pc, #24]	@ (801221c <tcp_write+0x6c0>)
 8012204:	4806      	ldr	r0, [pc, #24]	@ (8012220 <tcp_write+0x6c4>)
 8012206:	f004 fa2f 	bl	8016668 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801220a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801220e:	4618      	mov	r0, r3
 8012210:	375c      	adds	r7, #92	@ 0x5c
 8012212:	46bd      	mov	sp, r7
 8012214:	bd90      	pop	{r4, r7, pc}
 8012216:	bf00      	nop
 8012218:	0801993c 	.word	0x0801993c
 801221c:	08019cb0 	.word	0x08019cb0
 8012220:	08019990 	.word	0x08019990

08012224 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8012224:	b590      	push	{r4, r7, lr}
 8012226:	b08b      	sub	sp, #44	@ 0x2c
 8012228:	af02      	add	r7, sp, #8
 801222a:	6078      	str	r0, [r7, #4]
 801222c:	460b      	mov	r3, r1
 801222e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8012230:	2300      	movs	r3, #0
 8012232:	61fb      	str	r3, [r7, #28]
 8012234:	2300      	movs	r3, #0
 8012236:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8012238:	2300      	movs	r3, #0
 801223a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d106      	bne.n	8012250 <tcp_split_unsent_seg+0x2c>
 8012242:	4b95      	ldr	r3, [pc, #596]	@ (8012498 <tcp_split_unsent_seg+0x274>)
 8012244:	f240 324b 	movw	r2, #843	@ 0x34b
 8012248:	4994      	ldr	r1, [pc, #592]	@ (801249c <tcp_split_unsent_seg+0x278>)
 801224a:	4895      	ldr	r0, [pc, #596]	@ (80124a0 <tcp_split_unsent_seg+0x27c>)
 801224c:	f004 fa0c 	bl	8016668 <iprintf>

  useg = pcb->unsent;
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012254:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8012256:	697b      	ldr	r3, [r7, #20]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d102      	bne.n	8012262 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801225c:	f04f 33ff 	mov.w	r3, #4294967295
 8012260:	e116      	b.n	8012490 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8012262:	887b      	ldrh	r3, [r7, #2]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d109      	bne.n	801227c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8012268:	4b8b      	ldr	r3, [pc, #556]	@ (8012498 <tcp_split_unsent_seg+0x274>)
 801226a:	f240 3253 	movw	r2, #851	@ 0x353
 801226e:	498d      	ldr	r1, [pc, #564]	@ (80124a4 <tcp_split_unsent_seg+0x280>)
 8012270:	488b      	ldr	r0, [pc, #556]	@ (80124a0 <tcp_split_unsent_seg+0x27c>)
 8012272:	f004 f9f9 	bl	8016668 <iprintf>
    return ERR_VAL;
 8012276:	f06f 0305 	mvn.w	r3, #5
 801227a:	e109      	b.n	8012490 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801227c:	697b      	ldr	r3, [r7, #20]
 801227e:	891b      	ldrh	r3, [r3, #8]
 8012280:	887a      	ldrh	r2, [r7, #2]
 8012282:	429a      	cmp	r2, r3
 8012284:	d301      	bcc.n	801228a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8012286:	2300      	movs	r3, #0
 8012288:	e102      	b.n	8012490 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801228e:	887a      	ldrh	r2, [r7, #2]
 8012290:	429a      	cmp	r2, r3
 8012292:	d906      	bls.n	80122a2 <tcp_split_unsent_seg+0x7e>
 8012294:	4b80      	ldr	r3, [pc, #512]	@ (8012498 <tcp_split_unsent_seg+0x274>)
 8012296:	f240 325b 	movw	r2, #859	@ 0x35b
 801229a:	4983      	ldr	r1, [pc, #524]	@ (80124a8 <tcp_split_unsent_seg+0x284>)
 801229c:	4880      	ldr	r0, [pc, #512]	@ (80124a0 <tcp_split_unsent_seg+0x27c>)
 801229e:	f004 f9e3 	bl	8016668 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80122a2:	697b      	ldr	r3, [r7, #20]
 80122a4:	891b      	ldrh	r3, [r3, #8]
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d106      	bne.n	80122b8 <tcp_split_unsent_seg+0x94>
 80122aa:	4b7b      	ldr	r3, [pc, #492]	@ (8012498 <tcp_split_unsent_seg+0x274>)
 80122ac:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 80122b0:	497e      	ldr	r1, [pc, #504]	@ (80124ac <tcp_split_unsent_seg+0x288>)
 80122b2:	487b      	ldr	r0, [pc, #492]	@ (80124a0 <tcp_split_unsent_seg+0x27c>)
 80122b4:	f004 f9d8 	bl	8016668 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80122b8:	697b      	ldr	r3, [r7, #20]
 80122ba:	7a9b      	ldrb	r3, [r3, #10]
 80122bc:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80122be:	7bfb      	ldrb	r3, [r7, #15]
 80122c0:	009b      	lsls	r3, r3, #2
 80122c2:	b2db      	uxtb	r3, r3
 80122c4:	f003 0304 	and.w	r3, r3, #4
 80122c8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80122ca:	697b      	ldr	r3, [r7, #20]
 80122cc:	891a      	ldrh	r2, [r3, #8]
 80122ce:	887b      	ldrh	r3, [r7, #2]
 80122d0:	1ad3      	subs	r3, r2, r3
 80122d2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80122d4:	7bbb      	ldrb	r3, [r7, #14]
 80122d6:	b29a      	uxth	r2, r3
 80122d8:	89bb      	ldrh	r3, [r7, #12]
 80122da:	4413      	add	r3, r2
 80122dc:	b29b      	uxth	r3, r3
 80122de:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80122e2:	4619      	mov	r1, r3
 80122e4:	2036      	movs	r0, #54	@ 0x36
 80122e6:	f7fa fbcb 	bl	800ca80 <pbuf_alloc>
 80122ea:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80122ec:	693b      	ldr	r3, [r7, #16]
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	f000 80b7 	beq.w	8012462 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80122f4:	697b      	ldr	r3, [r7, #20]
 80122f6:	685b      	ldr	r3, [r3, #4]
 80122f8:	891a      	ldrh	r2, [r3, #8]
 80122fa:	697b      	ldr	r3, [r7, #20]
 80122fc:	891b      	ldrh	r3, [r3, #8]
 80122fe:	1ad3      	subs	r3, r2, r3
 8012300:	b29a      	uxth	r2, r3
 8012302:	887b      	ldrh	r3, [r7, #2]
 8012304:	4413      	add	r3, r2
 8012306:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8012308:	697b      	ldr	r3, [r7, #20]
 801230a:	6858      	ldr	r0, [r3, #4]
 801230c:	693b      	ldr	r3, [r7, #16]
 801230e:	685a      	ldr	r2, [r3, #4]
 8012310:	7bbb      	ldrb	r3, [r7, #14]
 8012312:	18d1      	adds	r1, r2, r3
 8012314:	897b      	ldrh	r3, [r7, #10]
 8012316:	89ba      	ldrh	r2, [r7, #12]
 8012318:	f7fb f88c 	bl	800d434 <pbuf_copy_partial>
 801231c:	4603      	mov	r3, r0
 801231e:	461a      	mov	r2, r3
 8012320:	89bb      	ldrh	r3, [r7, #12]
 8012322:	4293      	cmp	r3, r2
 8012324:	f040 809f 	bne.w	8012466 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8012328:	697b      	ldr	r3, [r7, #20]
 801232a:	68db      	ldr	r3, [r3, #12]
 801232c:	899b      	ldrh	r3, [r3, #12]
 801232e:	b29b      	uxth	r3, r3
 8012330:	4618      	mov	r0, r3
 8012332:	f7f9 fa9b 	bl	800b86c <lwip_htons>
 8012336:	4603      	mov	r3, r0
 8012338:	b2db      	uxtb	r3, r3
 801233a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801233e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8012340:	2300      	movs	r3, #0
 8012342:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8012344:	7efb      	ldrb	r3, [r7, #27]
 8012346:	f003 0308 	and.w	r3, r3, #8
 801234a:	2b00      	cmp	r3, #0
 801234c:	d007      	beq.n	801235e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801234e:	7efb      	ldrb	r3, [r7, #27]
 8012350:	f023 0308 	bic.w	r3, r3, #8
 8012354:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8012356:	7ebb      	ldrb	r3, [r7, #26]
 8012358:	f043 0308 	orr.w	r3, r3, #8
 801235c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801235e:	7efb      	ldrb	r3, [r7, #27]
 8012360:	f003 0301 	and.w	r3, r3, #1
 8012364:	2b00      	cmp	r3, #0
 8012366:	d007      	beq.n	8012378 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8012368:	7efb      	ldrb	r3, [r7, #27]
 801236a:	f023 0301 	bic.w	r3, r3, #1
 801236e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8012370:	7ebb      	ldrb	r3, [r7, #26]
 8012372:	f043 0301 	orr.w	r3, r3, #1
 8012376:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8012378:	697b      	ldr	r3, [r7, #20]
 801237a:	68db      	ldr	r3, [r3, #12]
 801237c:	685b      	ldr	r3, [r3, #4]
 801237e:	4618      	mov	r0, r3
 8012380:	f7f9 fa8a 	bl	800b898 <lwip_htonl>
 8012384:	4602      	mov	r2, r0
 8012386:	887b      	ldrh	r3, [r7, #2]
 8012388:	18d1      	adds	r1, r2, r3
 801238a:	7eba      	ldrb	r2, [r7, #26]
 801238c:	7bfb      	ldrb	r3, [r7, #15]
 801238e:	9300      	str	r3, [sp, #0]
 8012390:	460b      	mov	r3, r1
 8012392:	6939      	ldr	r1, [r7, #16]
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f7ff fa51 	bl	801183c <tcp_create_segment>
 801239a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801239c:	69fb      	ldr	r3, [r7, #28]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d063      	beq.n	801246a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80123a2:	697b      	ldr	r3, [r7, #20]
 80123a4:	685b      	ldr	r3, [r3, #4]
 80123a6:	4618      	mov	r0, r3
 80123a8:	f7fa fedc 	bl	800d164 <pbuf_clen>
 80123ac:	4603      	mov	r3, r0
 80123ae:	461a      	mov	r2, r3
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80123b6:	1a9b      	subs	r3, r3, r2
 80123b8:	b29a      	uxth	r2, r3
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80123c0:	697b      	ldr	r3, [r7, #20]
 80123c2:	6858      	ldr	r0, [r3, #4]
 80123c4:	697b      	ldr	r3, [r7, #20]
 80123c6:	685b      	ldr	r3, [r3, #4]
 80123c8:	891a      	ldrh	r2, [r3, #8]
 80123ca:	89bb      	ldrh	r3, [r7, #12]
 80123cc:	1ad3      	subs	r3, r2, r3
 80123ce:	b29b      	uxth	r3, r3
 80123d0:	4619      	mov	r1, r3
 80123d2:	f7fa fcb3 	bl	800cd3c <pbuf_realloc>
  useg->len -= remainder;
 80123d6:	697b      	ldr	r3, [r7, #20]
 80123d8:	891a      	ldrh	r2, [r3, #8]
 80123da:	89bb      	ldrh	r3, [r7, #12]
 80123dc:	1ad3      	subs	r3, r2, r3
 80123de:	b29a      	uxth	r2, r3
 80123e0:	697b      	ldr	r3, [r7, #20]
 80123e2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80123e4:	697b      	ldr	r3, [r7, #20]
 80123e6:	68db      	ldr	r3, [r3, #12]
 80123e8:	899b      	ldrh	r3, [r3, #12]
 80123ea:	b29c      	uxth	r4, r3
 80123ec:	7efb      	ldrb	r3, [r7, #27]
 80123ee:	b29b      	uxth	r3, r3
 80123f0:	4618      	mov	r0, r3
 80123f2:	f7f9 fa3b 	bl	800b86c <lwip_htons>
 80123f6:	4603      	mov	r3, r0
 80123f8:	461a      	mov	r2, r3
 80123fa:	697b      	ldr	r3, [r7, #20]
 80123fc:	68db      	ldr	r3, [r3, #12]
 80123fe:	4322      	orrs	r2, r4
 8012400:	b292      	uxth	r2, r2
 8012402:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8012404:	697b      	ldr	r3, [r7, #20]
 8012406:	685b      	ldr	r3, [r3, #4]
 8012408:	4618      	mov	r0, r3
 801240a:	f7fa feab 	bl	800d164 <pbuf_clen>
 801240e:	4603      	mov	r3, r0
 8012410:	461a      	mov	r2, r3
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012418:	4413      	add	r3, r2
 801241a:	b29a      	uxth	r2, r3
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8012422:	69fb      	ldr	r3, [r7, #28]
 8012424:	685b      	ldr	r3, [r3, #4]
 8012426:	4618      	mov	r0, r3
 8012428:	f7fa fe9c 	bl	800d164 <pbuf_clen>
 801242c:	4603      	mov	r3, r0
 801242e:	461a      	mov	r2, r3
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012436:	4413      	add	r3, r2
 8012438:	b29a      	uxth	r2, r3
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8012440:	697b      	ldr	r3, [r7, #20]
 8012442:	681a      	ldr	r2, [r3, #0]
 8012444:	69fb      	ldr	r3, [r7, #28]
 8012446:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8012448:	697b      	ldr	r3, [r7, #20]
 801244a:	69fa      	ldr	r2, [r7, #28]
 801244c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801244e:	69fb      	ldr	r3, [r7, #28]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d103      	bne.n	801245e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	2200      	movs	r2, #0
 801245a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801245e:	2300      	movs	r3, #0
 8012460:	e016      	b.n	8012490 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8012462:	bf00      	nop
 8012464:	e002      	b.n	801246c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8012466:	bf00      	nop
 8012468:	e000      	b.n	801246c <tcp_split_unsent_seg+0x248>
    goto memerr;
 801246a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801246c:	69fb      	ldr	r3, [r7, #28]
 801246e:	2b00      	cmp	r3, #0
 8012470:	d006      	beq.n	8012480 <tcp_split_unsent_seg+0x25c>
 8012472:	4b09      	ldr	r3, [pc, #36]	@ (8012498 <tcp_split_unsent_seg+0x274>)
 8012474:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8012478:	490d      	ldr	r1, [pc, #52]	@ (80124b0 <tcp_split_unsent_seg+0x28c>)
 801247a:	4809      	ldr	r0, [pc, #36]	@ (80124a0 <tcp_split_unsent_seg+0x27c>)
 801247c:	f004 f8f4 	bl	8016668 <iprintf>
  if (p != NULL) {
 8012480:	693b      	ldr	r3, [r7, #16]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d002      	beq.n	801248c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8012486:	6938      	ldr	r0, [r7, #16]
 8012488:	f7fa fdde 	bl	800d048 <pbuf_free>
  }

  return ERR_MEM;
 801248c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012490:	4618      	mov	r0, r3
 8012492:	3724      	adds	r7, #36	@ 0x24
 8012494:	46bd      	mov	sp, r7
 8012496:	bd90      	pop	{r4, r7, pc}
 8012498:	0801993c 	.word	0x0801993c
 801249c:	08019cd0 	.word	0x08019cd0
 80124a0:	08019990 	.word	0x08019990
 80124a4:	08019cf4 	.word	0x08019cf4
 80124a8:	08019d18 	.word	0x08019d18
 80124ac:	08019d28 	.word	0x08019d28
 80124b0:	08019d38 	.word	0x08019d38

080124b4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80124b4:	b590      	push	{r4, r7, lr}
 80124b6:	b085      	sub	sp, #20
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d106      	bne.n	80124d0 <tcp_send_fin+0x1c>
 80124c2:	4b21      	ldr	r3, [pc, #132]	@ (8012548 <tcp_send_fin+0x94>)
 80124c4:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 80124c8:	4920      	ldr	r1, [pc, #128]	@ (801254c <tcp_send_fin+0x98>)
 80124ca:	4821      	ldr	r0, [pc, #132]	@ (8012550 <tcp_send_fin+0x9c>)
 80124cc:	f004 f8cc 	bl	8016668 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d02e      	beq.n	8012536 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80124dc:	60fb      	str	r3, [r7, #12]
 80124de:	e002      	b.n	80124e6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d1f8      	bne.n	80124e0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	68db      	ldr	r3, [r3, #12]
 80124f2:	899b      	ldrh	r3, [r3, #12]
 80124f4:	b29b      	uxth	r3, r3
 80124f6:	4618      	mov	r0, r3
 80124f8:	f7f9 f9b8 	bl	800b86c <lwip_htons>
 80124fc:	4603      	mov	r3, r0
 80124fe:	b2db      	uxtb	r3, r3
 8012500:	f003 0307 	and.w	r3, r3, #7
 8012504:	2b00      	cmp	r3, #0
 8012506:	d116      	bne.n	8012536 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8012508:	68fb      	ldr	r3, [r7, #12]
 801250a:	68db      	ldr	r3, [r3, #12]
 801250c:	899b      	ldrh	r3, [r3, #12]
 801250e:	b29c      	uxth	r4, r3
 8012510:	2001      	movs	r0, #1
 8012512:	f7f9 f9ab 	bl	800b86c <lwip_htons>
 8012516:	4603      	mov	r3, r0
 8012518:	461a      	mov	r2, r3
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	68db      	ldr	r3, [r3, #12]
 801251e:	4322      	orrs	r2, r4
 8012520:	b292      	uxth	r2, r2
 8012522:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	8b5b      	ldrh	r3, [r3, #26]
 8012528:	f043 0320 	orr.w	r3, r3, #32
 801252c:	b29a      	uxth	r2, r3
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8012532:	2300      	movs	r3, #0
 8012534:	e004      	b.n	8012540 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8012536:	2101      	movs	r1, #1
 8012538:	6878      	ldr	r0, [r7, #4]
 801253a:	f000 f80b 	bl	8012554 <tcp_enqueue_flags>
 801253e:	4603      	mov	r3, r0
}
 8012540:	4618      	mov	r0, r3
 8012542:	3714      	adds	r7, #20
 8012544:	46bd      	mov	sp, r7
 8012546:	bd90      	pop	{r4, r7, pc}
 8012548:	0801993c 	.word	0x0801993c
 801254c:	08019d44 	.word	0x08019d44
 8012550:	08019990 	.word	0x08019990

08012554 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8012554:	b580      	push	{r7, lr}
 8012556:	b08a      	sub	sp, #40	@ 0x28
 8012558:	af02      	add	r7, sp, #8
 801255a:	6078      	str	r0, [r7, #4]
 801255c:	460b      	mov	r3, r1
 801255e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8012560:	2300      	movs	r3, #0
 8012562:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8012564:	2300      	movs	r3, #0
 8012566:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8012568:	78fb      	ldrb	r3, [r7, #3]
 801256a:	f003 0303 	and.w	r3, r3, #3
 801256e:	2b00      	cmp	r3, #0
 8012570:	d106      	bne.n	8012580 <tcp_enqueue_flags+0x2c>
 8012572:	4b67      	ldr	r3, [pc, #412]	@ (8012710 <tcp_enqueue_flags+0x1bc>)
 8012574:	f240 4211 	movw	r2, #1041	@ 0x411
 8012578:	4966      	ldr	r1, [pc, #408]	@ (8012714 <tcp_enqueue_flags+0x1c0>)
 801257a:	4867      	ldr	r0, [pc, #412]	@ (8012718 <tcp_enqueue_flags+0x1c4>)
 801257c:	f004 f874 	bl	8016668 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	2b00      	cmp	r3, #0
 8012584:	d106      	bne.n	8012594 <tcp_enqueue_flags+0x40>
 8012586:	4b62      	ldr	r3, [pc, #392]	@ (8012710 <tcp_enqueue_flags+0x1bc>)
 8012588:	f240 4213 	movw	r2, #1043	@ 0x413
 801258c:	4963      	ldr	r1, [pc, #396]	@ (801271c <tcp_enqueue_flags+0x1c8>)
 801258e:	4862      	ldr	r0, [pc, #392]	@ (8012718 <tcp_enqueue_flags+0x1c4>)
 8012590:	f004 f86a 	bl	8016668 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8012594:	78fb      	ldrb	r3, [r7, #3]
 8012596:	f003 0302 	and.w	r3, r3, #2
 801259a:	2b00      	cmp	r3, #0
 801259c:	d001      	beq.n	80125a2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801259e:	2301      	movs	r3, #1
 80125a0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80125a2:	7ffb      	ldrb	r3, [r7, #31]
 80125a4:	009b      	lsls	r3, r3, #2
 80125a6:	b2db      	uxtb	r3, r3
 80125a8:	f003 0304 	and.w	r3, r3, #4
 80125ac:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80125ae:	7dfb      	ldrb	r3, [r7, #23]
 80125b0:	b29b      	uxth	r3, r3
 80125b2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80125b6:	4619      	mov	r1, r3
 80125b8:	2036      	movs	r0, #54	@ 0x36
 80125ba:	f7fa fa61 	bl	800ca80 <pbuf_alloc>
 80125be:	6138      	str	r0, [r7, #16]
 80125c0:	693b      	ldr	r3, [r7, #16]
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d109      	bne.n	80125da <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	8b5b      	ldrh	r3, [r3, #26]
 80125ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80125ce:	b29a      	uxth	r2, r3
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80125d4:	f04f 33ff 	mov.w	r3, #4294967295
 80125d8:	e095      	b.n	8012706 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80125da:	693b      	ldr	r3, [r7, #16]
 80125dc:	895a      	ldrh	r2, [r3, #10]
 80125de:	7dfb      	ldrb	r3, [r7, #23]
 80125e0:	b29b      	uxth	r3, r3
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d206      	bcs.n	80125f4 <tcp_enqueue_flags+0xa0>
 80125e6:	4b4a      	ldr	r3, [pc, #296]	@ (8012710 <tcp_enqueue_flags+0x1bc>)
 80125e8:	f240 4239 	movw	r2, #1081	@ 0x439
 80125ec:	494c      	ldr	r1, [pc, #304]	@ (8012720 <tcp_enqueue_flags+0x1cc>)
 80125ee:	484a      	ldr	r0, [pc, #296]	@ (8012718 <tcp_enqueue_flags+0x1c4>)
 80125f0:	f004 f83a 	bl	8016668 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80125f8:	78fa      	ldrb	r2, [r7, #3]
 80125fa:	7ffb      	ldrb	r3, [r7, #31]
 80125fc:	9300      	str	r3, [sp, #0]
 80125fe:	460b      	mov	r3, r1
 8012600:	6939      	ldr	r1, [r7, #16]
 8012602:	6878      	ldr	r0, [r7, #4]
 8012604:	f7ff f91a 	bl	801183c <tcp_create_segment>
 8012608:	60f8      	str	r0, [r7, #12]
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	2b00      	cmp	r3, #0
 801260e:	d109      	bne.n	8012624 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	8b5b      	ldrh	r3, [r3, #26]
 8012614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012618:	b29a      	uxth	r2, r3
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801261e:	f04f 33ff 	mov.w	r3, #4294967295
 8012622:	e070      	b.n	8012706 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	68db      	ldr	r3, [r3, #12]
 8012628:	f003 0303 	and.w	r3, r3, #3
 801262c:	2b00      	cmp	r3, #0
 801262e:	d006      	beq.n	801263e <tcp_enqueue_flags+0xea>
 8012630:	4b37      	ldr	r3, [pc, #220]	@ (8012710 <tcp_enqueue_flags+0x1bc>)
 8012632:	f240 4242 	movw	r2, #1090	@ 0x442
 8012636:	493b      	ldr	r1, [pc, #236]	@ (8012724 <tcp_enqueue_flags+0x1d0>)
 8012638:	4837      	ldr	r0, [pc, #220]	@ (8012718 <tcp_enqueue_flags+0x1c4>)
 801263a:	f004 f815 	bl	8016668 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	891b      	ldrh	r3, [r3, #8]
 8012642:	2b00      	cmp	r3, #0
 8012644:	d006      	beq.n	8012654 <tcp_enqueue_flags+0x100>
 8012646:	4b32      	ldr	r3, [pc, #200]	@ (8012710 <tcp_enqueue_flags+0x1bc>)
 8012648:	f240 4243 	movw	r2, #1091	@ 0x443
 801264c:	4936      	ldr	r1, [pc, #216]	@ (8012728 <tcp_enqueue_flags+0x1d4>)
 801264e:	4832      	ldr	r0, [pc, #200]	@ (8012718 <tcp_enqueue_flags+0x1c4>)
 8012650:	f004 f80a 	bl	8016668 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012658:	2b00      	cmp	r3, #0
 801265a:	d103      	bne.n	8012664 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	68fa      	ldr	r2, [r7, #12]
 8012660:	66da      	str	r2, [r3, #108]	@ 0x6c
 8012662:	e00d      	b.n	8012680 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012668:	61bb      	str	r3, [r7, #24]
 801266a:	e002      	b.n	8012672 <tcp_enqueue_flags+0x11e>
 801266c:	69bb      	ldr	r3, [r7, #24]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	61bb      	str	r3, [r7, #24]
 8012672:	69bb      	ldr	r3, [r7, #24]
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	2b00      	cmp	r3, #0
 8012678:	d1f8      	bne.n	801266c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801267a:	69bb      	ldr	r3, [r7, #24]
 801267c:	68fa      	ldr	r2, [r7, #12]
 801267e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	2200      	movs	r2, #0
 8012684:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8012688:	78fb      	ldrb	r3, [r7, #3]
 801268a:	f003 0302 	and.w	r3, r3, #2
 801268e:	2b00      	cmp	r3, #0
 8012690:	d104      	bne.n	801269c <tcp_enqueue_flags+0x148>
 8012692:	78fb      	ldrb	r3, [r7, #3]
 8012694:	f003 0301 	and.w	r3, r3, #1
 8012698:	2b00      	cmp	r3, #0
 801269a:	d004      	beq.n	80126a6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80126a0:	1c5a      	adds	r2, r3, #1
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80126a6:	78fb      	ldrb	r3, [r7, #3]
 80126a8:	f003 0301 	and.w	r3, r3, #1
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d006      	beq.n	80126be <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	8b5b      	ldrh	r3, [r3, #26]
 80126b4:	f043 0320 	orr.w	r3, r3, #32
 80126b8:	b29a      	uxth	r2, r3
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80126be:	68fb      	ldr	r3, [r7, #12]
 80126c0:	685b      	ldr	r3, [r3, #4]
 80126c2:	4618      	mov	r0, r3
 80126c4:	f7fa fd4e 	bl	800d164 <pbuf_clen>
 80126c8:	4603      	mov	r3, r0
 80126ca:	461a      	mov	r2, r3
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80126d2:	4413      	add	r3, r2
 80126d4:	b29a      	uxth	r2, r3
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d00e      	beq.n	8012704 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	d10a      	bne.n	8012704 <tcp_enqueue_flags+0x1b0>
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d106      	bne.n	8012704 <tcp_enqueue_flags+0x1b0>
 80126f6:	4b06      	ldr	r3, [pc, #24]	@ (8012710 <tcp_enqueue_flags+0x1bc>)
 80126f8:	f240 4265 	movw	r2, #1125	@ 0x465
 80126fc:	490b      	ldr	r1, [pc, #44]	@ (801272c <tcp_enqueue_flags+0x1d8>)
 80126fe:	4806      	ldr	r0, [pc, #24]	@ (8012718 <tcp_enqueue_flags+0x1c4>)
 8012700:	f003 ffb2 	bl	8016668 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8012704:	2300      	movs	r3, #0
}
 8012706:	4618      	mov	r0, r3
 8012708:	3720      	adds	r7, #32
 801270a:	46bd      	mov	sp, r7
 801270c:	bd80      	pop	{r7, pc}
 801270e:	bf00      	nop
 8012710:	0801993c 	.word	0x0801993c
 8012714:	08019d60 	.word	0x08019d60
 8012718:	08019990 	.word	0x08019990
 801271c:	08019db8 	.word	0x08019db8
 8012720:	08019dd8 	.word	0x08019dd8
 8012724:	08019e14 	.word	0x08019e14
 8012728:	08019e2c 	.word	0x08019e2c
 801272c:	08019e58 	.word	0x08019e58

08012730 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8012730:	b5b0      	push	{r4, r5, r7, lr}
 8012732:	b08a      	sub	sp, #40	@ 0x28
 8012734:	af00      	add	r7, sp, #0
 8012736:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d106      	bne.n	801274c <tcp_output+0x1c>
 801273e:	4b8a      	ldr	r3, [pc, #552]	@ (8012968 <tcp_output+0x238>)
 8012740:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8012744:	4989      	ldr	r1, [pc, #548]	@ (801296c <tcp_output+0x23c>)
 8012746:	488a      	ldr	r0, [pc, #552]	@ (8012970 <tcp_output+0x240>)
 8012748:	f003 ff8e 	bl	8016668 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	7d1b      	ldrb	r3, [r3, #20]
 8012750:	2b01      	cmp	r3, #1
 8012752:	d106      	bne.n	8012762 <tcp_output+0x32>
 8012754:	4b84      	ldr	r3, [pc, #528]	@ (8012968 <tcp_output+0x238>)
 8012756:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801275a:	4986      	ldr	r1, [pc, #536]	@ (8012974 <tcp_output+0x244>)
 801275c:	4884      	ldr	r0, [pc, #528]	@ (8012970 <tcp_output+0x240>)
 801275e:	f003 ff83 	bl	8016668 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8012762:	4b85      	ldr	r3, [pc, #532]	@ (8012978 <tcp_output+0x248>)
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	687a      	ldr	r2, [r7, #4]
 8012768:	429a      	cmp	r2, r3
 801276a:	d101      	bne.n	8012770 <tcp_output+0x40>
    return ERR_OK;
 801276c:	2300      	movs	r3, #0
 801276e:	e1ce      	b.n	8012b0e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801277c:	4293      	cmp	r3, r2
 801277e:	bf28      	it	cs
 8012780:	4613      	movcs	r3, r2
 8012782:	b29b      	uxth	r3, r3
 8012784:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801278a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 801278c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801278e:	2b00      	cmp	r3, #0
 8012790:	d10b      	bne.n	80127aa <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	8b5b      	ldrh	r3, [r3, #26]
 8012796:	f003 0302 	and.w	r3, r3, #2
 801279a:	2b00      	cmp	r3, #0
 801279c:	f000 81aa 	beq.w	8012af4 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80127a0:	6878      	ldr	r0, [r7, #4]
 80127a2:	f000 fdcb 	bl	801333c <tcp_send_empty_ack>
 80127a6:	4603      	mov	r3, r0
 80127a8:	e1b1      	b.n	8012b0e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80127aa:	6879      	ldr	r1, [r7, #4]
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	3304      	adds	r3, #4
 80127b0:	461a      	mov	r2, r3
 80127b2:	6878      	ldr	r0, [r7, #4]
 80127b4:	f7ff f826 	bl	8011804 <tcp_route>
 80127b8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80127ba:	697b      	ldr	r3, [r7, #20]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d102      	bne.n	80127c6 <tcp_output+0x96>
    return ERR_RTE;
 80127c0:	f06f 0303 	mvn.w	r3, #3
 80127c4:	e1a3      	b.n	8012b0e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d003      	beq.n	80127d4 <tcp_output+0xa4>
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d111      	bne.n	80127f8 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80127d4:	697b      	ldr	r3, [r7, #20]
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d002      	beq.n	80127e0 <tcp_output+0xb0>
 80127da:	697b      	ldr	r3, [r7, #20]
 80127dc:	3304      	adds	r3, #4
 80127de:	e000      	b.n	80127e2 <tcp_output+0xb2>
 80127e0:	2300      	movs	r3, #0
 80127e2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80127e4:	693b      	ldr	r3, [r7, #16]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d102      	bne.n	80127f0 <tcp_output+0xc0>
      return ERR_RTE;
 80127ea:	f06f 0303 	mvn.w	r3, #3
 80127ee:	e18e      	b.n	8012b0e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80127f0:	693b      	ldr	r3, [r7, #16]
 80127f2:	681a      	ldr	r2, [r3, #0]
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80127f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127fa:	68db      	ldr	r3, [r3, #12]
 80127fc:	685b      	ldr	r3, [r3, #4]
 80127fe:	4618      	mov	r0, r3
 8012800:	f7f9 f84a 	bl	800b898 <lwip_htonl>
 8012804:	4602      	mov	r2, r0
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801280a:	1ad3      	subs	r3, r2, r3
 801280c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801280e:	8912      	ldrh	r2, [r2, #8]
 8012810:	4413      	add	r3, r2
 8012812:	69ba      	ldr	r2, [r7, #24]
 8012814:	429a      	cmp	r2, r3
 8012816:	d227      	bcs.n	8012868 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801281e:	461a      	mov	r2, r3
 8012820:	69bb      	ldr	r3, [r7, #24]
 8012822:	4293      	cmp	r3, r2
 8012824:	d114      	bne.n	8012850 <tcp_output+0x120>
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801282a:	2b00      	cmp	r3, #0
 801282c:	d110      	bne.n	8012850 <tcp_output+0x120>
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8012834:	2b00      	cmp	r3, #0
 8012836:	d10b      	bne.n	8012850 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	2200      	movs	r2, #0
 801283c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	2201      	movs	r2, #1
 8012844:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	2200      	movs	r2, #0
 801284c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	8b5b      	ldrh	r3, [r3, #26]
 8012854:	f003 0302 	and.w	r3, r3, #2
 8012858:	2b00      	cmp	r3, #0
 801285a:	f000 814d 	beq.w	8012af8 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801285e:	6878      	ldr	r0, [r7, #4]
 8012860:	f000 fd6c 	bl	801333c <tcp_send_empty_ack>
 8012864:	4603      	mov	r3, r0
 8012866:	e152      	b.n	8012b0e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	2200      	movs	r2, #0
 801286c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012874:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8012876:	6a3b      	ldr	r3, [r7, #32]
 8012878:	2b00      	cmp	r3, #0
 801287a:	f000 811c 	beq.w	8012ab6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801287e:	e002      	b.n	8012886 <tcp_output+0x156>
 8012880:	6a3b      	ldr	r3, [r7, #32]
 8012882:	681b      	ldr	r3, [r3, #0]
 8012884:	623b      	str	r3, [r7, #32]
 8012886:	6a3b      	ldr	r3, [r7, #32]
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d1f8      	bne.n	8012880 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801288e:	e112      	b.n	8012ab6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8012890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012892:	68db      	ldr	r3, [r3, #12]
 8012894:	899b      	ldrh	r3, [r3, #12]
 8012896:	b29b      	uxth	r3, r3
 8012898:	4618      	mov	r0, r3
 801289a:	f7f8 ffe7 	bl	800b86c <lwip_htons>
 801289e:	4603      	mov	r3, r0
 80128a0:	b2db      	uxtb	r3, r3
 80128a2:	f003 0304 	and.w	r3, r3, #4
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d006      	beq.n	80128b8 <tcp_output+0x188>
 80128aa:	4b2f      	ldr	r3, [pc, #188]	@ (8012968 <tcp_output+0x238>)
 80128ac:	f240 5236 	movw	r2, #1334	@ 0x536
 80128b0:	4932      	ldr	r1, [pc, #200]	@ (801297c <tcp_output+0x24c>)
 80128b2:	482f      	ldr	r0, [pc, #188]	@ (8012970 <tcp_output+0x240>)
 80128b4:	f003 fed8 	bl	8016668 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d01f      	beq.n	8012900 <tcp_output+0x1d0>
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	8b5b      	ldrh	r3, [r3, #26]
 80128c4:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d119      	bne.n	8012900 <tcp_output+0x1d0>
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d00b      	beq.n	80128ec <tcp_output+0x1bc>
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d110      	bne.n	8012900 <tcp_output+0x1d0>
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80128e2:	891a      	ldrh	r2, [r3, #8]
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80128e8:	429a      	cmp	r2, r3
 80128ea:	d209      	bcs.n	8012900 <tcp_output+0x1d0>
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d004      	beq.n	8012900 <tcp_output+0x1d0>
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80128fc:	2b08      	cmp	r3, #8
 80128fe:	d901      	bls.n	8012904 <tcp_output+0x1d4>
 8012900:	2301      	movs	r3, #1
 8012902:	e000      	b.n	8012906 <tcp_output+0x1d6>
 8012904:	2300      	movs	r3, #0
 8012906:	2b00      	cmp	r3, #0
 8012908:	d106      	bne.n	8012918 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	8b5b      	ldrh	r3, [r3, #26]
 801290e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8012912:	2b00      	cmp	r3, #0
 8012914:	f000 80e4 	beq.w	8012ae0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	7d1b      	ldrb	r3, [r3, #20]
 801291c:	2b02      	cmp	r3, #2
 801291e:	d00d      	beq.n	801293c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8012920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012922:	68db      	ldr	r3, [r3, #12]
 8012924:	899b      	ldrh	r3, [r3, #12]
 8012926:	b29c      	uxth	r4, r3
 8012928:	2010      	movs	r0, #16
 801292a:	f7f8 ff9f 	bl	800b86c <lwip_htons>
 801292e:	4603      	mov	r3, r0
 8012930:	461a      	mov	r2, r3
 8012932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012934:	68db      	ldr	r3, [r3, #12]
 8012936:	4322      	orrs	r2, r4
 8012938:	b292      	uxth	r2, r2
 801293a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801293c:	697a      	ldr	r2, [r7, #20]
 801293e:	6879      	ldr	r1, [r7, #4]
 8012940:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012942:	f000 f909 	bl	8012b58 <tcp_output_segment>
 8012946:	4603      	mov	r3, r0
 8012948:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801294a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801294e:	2b00      	cmp	r3, #0
 8012950:	d016      	beq.n	8012980 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	8b5b      	ldrh	r3, [r3, #26]
 8012956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801295a:	b29a      	uxth	r2, r3
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	835a      	strh	r2, [r3, #26]
      return err;
 8012960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012964:	e0d3      	b.n	8012b0e <tcp_output+0x3de>
 8012966:	bf00      	nop
 8012968:	0801993c 	.word	0x0801993c
 801296c:	08019e80 	.word	0x08019e80
 8012970:	08019990 	.word	0x08019990
 8012974:	08019e98 	.word	0x08019e98
 8012978:	20013a54 	.word	0x20013a54
 801297c:	08019ec0 	.word	0x08019ec0
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8012980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012982:	681a      	ldr	r2, [r3, #0]
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	7d1b      	ldrb	r3, [r3, #20]
 801298c:	2b02      	cmp	r3, #2
 801298e:	d006      	beq.n	801299e <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	8b5b      	ldrh	r3, [r3, #26]
 8012994:	f023 0303 	bic.w	r3, r3, #3
 8012998:	b29a      	uxth	r2, r3
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129a0:	68db      	ldr	r3, [r3, #12]
 80129a2:	685b      	ldr	r3, [r3, #4]
 80129a4:	4618      	mov	r0, r3
 80129a6:	f7f8 ff77 	bl	800b898 <lwip_htonl>
 80129aa:	4604      	mov	r4, r0
 80129ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129ae:	891b      	ldrh	r3, [r3, #8]
 80129b0:	461d      	mov	r5, r3
 80129b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129b4:	68db      	ldr	r3, [r3, #12]
 80129b6:	899b      	ldrh	r3, [r3, #12]
 80129b8:	b29b      	uxth	r3, r3
 80129ba:	4618      	mov	r0, r3
 80129bc:	f7f8 ff56 	bl	800b86c <lwip_htons>
 80129c0:	4603      	mov	r3, r0
 80129c2:	b2db      	uxtb	r3, r3
 80129c4:	f003 0303 	and.w	r3, r3, #3
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d001      	beq.n	80129d0 <tcp_output+0x2a0>
 80129cc:	2301      	movs	r3, #1
 80129ce:	e000      	b.n	80129d2 <tcp_output+0x2a2>
 80129d0:	2300      	movs	r3, #0
 80129d2:	442b      	add	r3, r5
 80129d4:	4423      	add	r3, r4
 80129d6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80129dc:	68bb      	ldr	r3, [r7, #8]
 80129de:	1ad3      	subs	r3, r2, r3
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	da02      	bge.n	80129ea <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	68ba      	ldr	r2, [r7, #8]
 80129e8:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80129ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129ec:	891b      	ldrh	r3, [r3, #8]
 80129ee:	461c      	mov	r4, r3
 80129f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129f2:	68db      	ldr	r3, [r3, #12]
 80129f4:	899b      	ldrh	r3, [r3, #12]
 80129f6:	b29b      	uxth	r3, r3
 80129f8:	4618      	mov	r0, r3
 80129fa:	f7f8 ff37 	bl	800b86c <lwip_htons>
 80129fe:	4603      	mov	r3, r0
 8012a00:	b2db      	uxtb	r3, r3
 8012a02:	f003 0303 	and.w	r3, r3, #3
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d001      	beq.n	8012a0e <tcp_output+0x2de>
 8012a0a:	2301      	movs	r3, #1
 8012a0c:	e000      	b.n	8012a10 <tcp_output+0x2e0>
 8012a0e:	2300      	movs	r3, #0
 8012a10:	4423      	add	r3, r4
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d049      	beq.n	8012aaa <tcp_output+0x37a>
      seg->next = NULL;
 8012a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a18:	2200      	movs	r2, #0
 8012a1a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d105      	bne.n	8012a30 <tcp_output+0x300>
        pcb->unacked = seg;
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012a28:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8012a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a2c:	623b      	str	r3, [r7, #32]
 8012a2e:	e03f      	b.n	8012ab0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8012a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a32:	68db      	ldr	r3, [r3, #12]
 8012a34:	685b      	ldr	r3, [r3, #4]
 8012a36:	4618      	mov	r0, r3
 8012a38:	f7f8 ff2e 	bl	800b898 <lwip_htonl>
 8012a3c:	4604      	mov	r4, r0
 8012a3e:	6a3b      	ldr	r3, [r7, #32]
 8012a40:	68db      	ldr	r3, [r3, #12]
 8012a42:	685b      	ldr	r3, [r3, #4]
 8012a44:	4618      	mov	r0, r3
 8012a46:	f7f8 ff27 	bl	800b898 <lwip_htonl>
 8012a4a:	4603      	mov	r3, r0
 8012a4c:	1ae3      	subs	r3, r4, r3
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	da24      	bge.n	8012a9c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	3370      	adds	r3, #112	@ 0x70
 8012a56:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012a58:	e002      	b.n	8012a60 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8012a5a:	69fb      	ldr	r3, [r7, #28]
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012a60:	69fb      	ldr	r3, [r7, #28]
 8012a62:	681b      	ldr	r3, [r3, #0]
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d011      	beq.n	8012a8c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012a68:	69fb      	ldr	r3, [r7, #28]
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	68db      	ldr	r3, [r3, #12]
 8012a6e:	685b      	ldr	r3, [r3, #4]
 8012a70:	4618      	mov	r0, r3
 8012a72:	f7f8 ff11 	bl	800b898 <lwip_htonl>
 8012a76:	4604      	mov	r4, r0
 8012a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a7a:	68db      	ldr	r3, [r3, #12]
 8012a7c:	685b      	ldr	r3, [r3, #4]
 8012a7e:	4618      	mov	r0, r3
 8012a80:	f7f8 ff0a 	bl	800b898 <lwip_htonl>
 8012a84:	4603      	mov	r3, r0
 8012a86:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	dbe6      	blt.n	8012a5a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8012a8c:	69fb      	ldr	r3, [r7, #28]
 8012a8e:	681a      	ldr	r2, [r3, #0]
 8012a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a92:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8012a94:	69fb      	ldr	r3, [r7, #28]
 8012a96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012a98:	601a      	str	r2, [r3, #0]
 8012a9a:	e009      	b.n	8012ab0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8012a9c:	6a3b      	ldr	r3, [r7, #32]
 8012a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012aa0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8012aa2:	6a3b      	ldr	r3, [r7, #32]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	623b      	str	r3, [r7, #32]
 8012aa8:	e002      	b.n	8012ab0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8012aaa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012aac:	f7fb ff07 	bl	800e8be <tcp_seg_free>
    }
    seg = pcb->unsent;
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012ab4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8012ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d012      	beq.n	8012ae2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8012abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012abe:	68db      	ldr	r3, [r3, #12]
 8012ac0:	685b      	ldr	r3, [r3, #4]
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	f7f8 fee8 	bl	800b898 <lwip_htonl>
 8012ac8:	4602      	mov	r2, r0
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012ace:	1ad3      	subs	r3, r2, r3
 8012ad0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012ad2:	8912      	ldrh	r2, [r2, #8]
 8012ad4:	4413      	add	r3, r2
  while (seg != NULL &&
 8012ad6:	69ba      	ldr	r2, [r7, #24]
 8012ad8:	429a      	cmp	r2, r3
 8012ada:	f4bf aed9 	bcs.w	8012890 <tcp_output+0x160>
 8012ade:	e000      	b.n	8012ae2 <tcp_output+0x3b2>
      break;
 8012ae0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d108      	bne.n	8012afc <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	2200      	movs	r2, #0
 8012aee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8012af2:	e004      	b.n	8012afe <tcp_output+0x3ce>
    goto output_done;
 8012af4:	bf00      	nop
 8012af6:	e002      	b.n	8012afe <tcp_output+0x3ce>
    goto output_done;
 8012af8:	bf00      	nop
 8012afa:	e000      	b.n	8012afe <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8012afc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	8b5b      	ldrh	r3, [r3, #26]
 8012b02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012b06:	b29a      	uxth	r2, r3
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8012b0c:	2300      	movs	r3, #0
}
 8012b0e:	4618      	mov	r0, r3
 8012b10:	3728      	adds	r7, #40	@ 0x28
 8012b12:	46bd      	mov	sp, r7
 8012b14:	bdb0      	pop	{r4, r5, r7, pc}
 8012b16:	bf00      	nop

08012b18 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b082      	sub	sp, #8
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d106      	bne.n	8012b34 <tcp_output_segment_busy+0x1c>
 8012b26:	4b09      	ldr	r3, [pc, #36]	@ (8012b4c <tcp_output_segment_busy+0x34>)
 8012b28:	f240 529a 	movw	r2, #1434	@ 0x59a
 8012b2c:	4908      	ldr	r1, [pc, #32]	@ (8012b50 <tcp_output_segment_busy+0x38>)
 8012b2e:	4809      	ldr	r0, [pc, #36]	@ (8012b54 <tcp_output_segment_busy+0x3c>)
 8012b30:	f003 fd9a 	bl	8016668 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	685b      	ldr	r3, [r3, #4]
 8012b38:	7b9b      	ldrb	r3, [r3, #14]
 8012b3a:	2b01      	cmp	r3, #1
 8012b3c:	d001      	beq.n	8012b42 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8012b3e:	2301      	movs	r3, #1
 8012b40:	e000      	b.n	8012b44 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8012b42:	2300      	movs	r3, #0
}
 8012b44:	4618      	mov	r0, r3
 8012b46:	3708      	adds	r7, #8
 8012b48:	46bd      	mov	sp, r7
 8012b4a:	bd80      	pop	{r7, pc}
 8012b4c:	0801993c 	.word	0x0801993c
 8012b50:	08019ed8 	.word	0x08019ed8
 8012b54:	08019990 	.word	0x08019990

08012b58 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8012b58:	b5b0      	push	{r4, r5, r7, lr}
 8012b5a:	b08c      	sub	sp, #48	@ 0x30
 8012b5c:	af04      	add	r7, sp, #16
 8012b5e:	60f8      	str	r0, [r7, #12]
 8012b60:	60b9      	str	r1, [r7, #8]
 8012b62:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8012b64:	68fb      	ldr	r3, [r7, #12]
 8012b66:	2b00      	cmp	r3, #0
 8012b68:	d106      	bne.n	8012b78 <tcp_output_segment+0x20>
 8012b6a:	4b64      	ldr	r3, [pc, #400]	@ (8012cfc <tcp_output_segment+0x1a4>)
 8012b6c:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8012b70:	4963      	ldr	r1, [pc, #396]	@ (8012d00 <tcp_output_segment+0x1a8>)
 8012b72:	4864      	ldr	r0, [pc, #400]	@ (8012d04 <tcp_output_segment+0x1ac>)
 8012b74:	f003 fd78 	bl	8016668 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8012b78:	68bb      	ldr	r3, [r7, #8]
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d106      	bne.n	8012b8c <tcp_output_segment+0x34>
 8012b7e:	4b5f      	ldr	r3, [pc, #380]	@ (8012cfc <tcp_output_segment+0x1a4>)
 8012b80:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8012b84:	4960      	ldr	r1, [pc, #384]	@ (8012d08 <tcp_output_segment+0x1b0>)
 8012b86:	485f      	ldr	r0, [pc, #380]	@ (8012d04 <tcp_output_segment+0x1ac>)
 8012b88:	f003 fd6e 	bl	8016668 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d106      	bne.n	8012ba0 <tcp_output_segment+0x48>
 8012b92:	4b5a      	ldr	r3, [pc, #360]	@ (8012cfc <tcp_output_segment+0x1a4>)
 8012b94:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8012b98:	495c      	ldr	r1, [pc, #368]	@ (8012d0c <tcp_output_segment+0x1b4>)
 8012b9a:	485a      	ldr	r0, [pc, #360]	@ (8012d04 <tcp_output_segment+0x1ac>)
 8012b9c:	f003 fd64 	bl	8016668 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8012ba0:	68f8      	ldr	r0, [r7, #12]
 8012ba2:	f7ff ffb9 	bl	8012b18 <tcp_output_segment_busy>
 8012ba6:	4603      	mov	r3, r0
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d001      	beq.n	8012bb0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8012bac:	2300      	movs	r3, #0
 8012bae:	e0a1      	b.n	8012cf4 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8012bb0:	68bb      	ldr	r3, [r7, #8]
 8012bb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	68dc      	ldr	r4, [r3, #12]
 8012bb8:	4610      	mov	r0, r2
 8012bba:	f7f8 fe6d 	bl	800b898 <lwip_htonl>
 8012bbe:	4603      	mov	r3, r0
 8012bc0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8012bc2:	68bb      	ldr	r3, [r7, #8]
 8012bc4:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	68dc      	ldr	r4, [r3, #12]
 8012bca:	4610      	mov	r0, r2
 8012bcc:	f7f8 fe4e 	bl	800b86c <lwip_htons>
 8012bd0:	4603      	mov	r3, r0
 8012bd2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012bd4:	68bb      	ldr	r3, [r7, #8]
 8012bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012bd8:	68ba      	ldr	r2, [r7, #8]
 8012bda:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8012bdc:	441a      	add	r2, r3
 8012bde:	68bb      	ldr	r3, [r7, #8]
 8012be0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8012be2:	68fb      	ldr	r3, [r7, #12]
 8012be4:	68db      	ldr	r3, [r3, #12]
 8012be6:	3314      	adds	r3, #20
 8012be8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	7a9b      	ldrb	r3, [r3, #10]
 8012bee:	f003 0301 	and.w	r3, r3, #1
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d015      	beq.n	8012c22 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8012bf6:	68bb      	ldr	r3, [r7, #8]
 8012bf8:	3304      	adds	r3, #4
 8012bfa:	461a      	mov	r2, r3
 8012bfc:	6879      	ldr	r1, [r7, #4]
 8012bfe:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8012c02:	f7fc fa39 	bl	800f078 <tcp_eff_send_mss_netif>
 8012c06:	4603      	mov	r3, r0
 8012c08:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8012c0a:	8b7b      	ldrh	r3, [r7, #26]
 8012c0c:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8012c10:	4618      	mov	r0, r3
 8012c12:	f7f8 fe41 	bl	800b898 <lwip_htonl>
 8012c16:	4602      	mov	r2, r0
 8012c18:	69fb      	ldr	r3, [r7, #28]
 8012c1a:	601a      	str	r2, [r3, #0]
    opts += 1;
 8012c1c:	69fb      	ldr	r3, [r7, #28]
 8012c1e:	3304      	adds	r3, #4
 8012c20:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8012c22:	68bb      	ldr	r3, [r7, #8]
 8012c24:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	da02      	bge.n	8012c32 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8012c2c:	68bb      	ldr	r3, [r7, #8]
 8012c2e:	2200      	movs	r2, #0
 8012c30:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8012c32:	68bb      	ldr	r3, [r7, #8]
 8012c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d10c      	bne.n	8012c54 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8012c3a:	4b35      	ldr	r3, [pc, #212]	@ (8012d10 <tcp_output_segment+0x1b8>)
 8012c3c:	681a      	ldr	r2, [r3, #0]
 8012c3e:	68bb      	ldr	r3, [r7, #8]
 8012c40:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	68db      	ldr	r3, [r3, #12]
 8012c46:	685b      	ldr	r3, [r3, #4]
 8012c48:	4618      	mov	r0, r3
 8012c4a:	f7f8 fe25 	bl	800b898 <lwip_htonl>
 8012c4e:	4602      	mov	r2, r0
 8012c50:	68bb      	ldr	r3, [r7, #8]
 8012c52:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8012c54:	68fb      	ldr	r3, [r7, #12]
 8012c56:	68da      	ldr	r2, [r3, #12]
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	685b      	ldr	r3, [r3, #4]
 8012c5c:	685b      	ldr	r3, [r3, #4]
 8012c5e:	1ad3      	subs	r3, r2, r3
 8012c60:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8012c62:	68fb      	ldr	r3, [r7, #12]
 8012c64:	685b      	ldr	r3, [r3, #4]
 8012c66:	8959      	ldrh	r1, [r3, #10]
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	685b      	ldr	r3, [r3, #4]
 8012c6c:	8b3a      	ldrh	r2, [r7, #24]
 8012c6e:	1a8a      	subs	r2, r1, r2
 8012c70:	b292      	uxth	r2, r2
 8012c72:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8012c74:	68fb      	ldr	r3, [r7, #12]
 8012c76:	685b      	ldr	r3, [r3, #4]
 8012c78:	8919      	ldrh	r1, [r3, #8]
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	685b      	ldr	r3, [r3, #4]
 8012c7e:	8b3a      	ldrh	r2, [r7, #24]
 8012c80:	1a8a      	subs	r2, r1, r2
 8012c82:	b292      	uxth	r2, r2
 8012c84:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	685b      	ldr	r3, [r3, #4]
 8012c8a:	68fa      	ldr	r2, [r7, #12]
 8012c8c:	68d2      	ldr	r2, [r2, #12]
 8012c8e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	68db      	ldr	r3, [r3, #12]
 8012c94:	2200      	movs	r2, #0
 8012c96:	741a      	strb	r2, [r3, #16]
 8012c98:	2200      	movs	r2, #0
 8012c9a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	68da      	ldr	r2, [r3, #12]
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	7a9b      	ldrb	r3, [r3, #10]
 8012ca4:	f003 0301 	and.w	r3, r3, #1
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d001      	beq.n	8012cb0 <tcp_output_segment+0x158>
 8012cac:	2318      	movs	r3, #24
 8012cae:	e000      	b.n	8012cb2 <tcp_output_segment+0x15a>
 8012cb0:	2314      	movs	r3, #20
 8012cb2:	4413      	add	r3, r2
 8012cb4:	69fa      	ldr	r2, [r7, #28]
 8012cb6:	429a      	cmp	r2, r3
 8012cb8:	d006      	beq.n	8012cc8 <tcp_output_segment+0x170>
 8012cba:	4b10      	ldr	r3, [pc, #64]	@ (8012cfc <tcp_output_segment+0x1a4>)
 8012cbc:	f240 621c 	movw	r2, #1564	@ 0x61c
 8012cc0:	4914      	ldr	r1, [pc, #80]	@ (8012d14 <tcp_output_segment+0x1bc>)
 8012cc2:	4810      	ldr	r0, [pc, #64]	@ (8012d04 <tcp_output_segment+0x1ac>)
 8012cc4:	f003 fcd0 	bl	8016668 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	6858      	ldr	r0, [r3, #4]
 8012ccc:	68b9      	ldr	r1, [r7, #8]
 8012cce:	68bb      	ldr	r3, [r7, #8]
 8012cd0:	1d1c      	adds	r4, r3, #4
 8012cd2:	68bb      	ldr	r3, [r7, #8]
 8012cd4:	7add      	ldrb	r5, [r3, #11]
 8012cd6:	68bb      	ldr	r3, [r7, #8]
 8012cd8:	7a9b      	ldrb	r3, [r3, #10]
 8012cda:	687a      	ldr	r2, [r7, #4]
 8012cdc:	9202      	str	r2, [sp, #8]
 8012cde:	2206      	movs	r2, #6
 8012ce0:	9201      	str	r2, [sp, #4]
 8012ce2:	9300      	str	r3, [sp, #0]
 8012ce4:	462b      	mov	r3, r5
 8012ce6:	4622      	mov	r2, r4
 8012ce8:	f002 fa64 	bl	80151b4 <ip4_output_if>
 8012cec:	4603      	mov	r3, r0
 8012cee:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8012cf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	3720      	adds	r7, #32
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	bdb0      	pop	{r4, r5, r7, pc}
 8012cfc:	0801993c 	.word	0x0801993c
 8012d00:	08019f00 	.word	0x08019f00
 8012d04:	08019990 	.word	0x08019990
 8012d08:	08019f20 	.word	0x08019f20
 8012d0c:	08019f40 	.word	0x08019f40
 8012d10:	20013a08 	.word	0x20013a08
 8012d14:	08019f64 	.word	0x08019f64

08012d18 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8012d18:	b5b0      	push	{r4, r5, r7, lr}
 8012d1a:	b084      	sub	sp, #16
 8012d1c:	af00      	add	r7, sp, #0
 8012d1e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d106      	bne.n	8012d34 <tcp_rexmit_rto_prepare+0x1c>
 8012d26:	4b31      	ldr	r3, [pc, #196]	@ (8012dec <tcp_rexmit_rto_prepare+0xd4>)
 8012d28:	f240 6263 	movw	r2, #1635	@ 0x663
 8012d2c:	4930      	ldr	r1, [pc, #192]	@ (8012df0 <tcp_rexmit_rto_prepare+0xd8>)
 8012d2e:	4831      	ldr	r0, [pc, #196]	@ (8012df4 <tcp_rexmit_rto_prepare+0xdc>)
 8012d30:	f003 fc9a 	bl	8016668 <iprintf>

  if (pcb->unacked == NULL) {
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d102      	bne.n	8012d42 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8012d3c:	f06f 0305 	mvn.w	r3, #5
 8012d40:	e050      	b.n	8012de4 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012d46:	60fb      	str	r3, [r7, #12]
 8012d48:	e00b      	b.n	8012d62 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8012d4a:	68f8      	ldr	r0, [r7, #12]
 8012d4c:	f7ff fee4 	bl	8012b18 <tcp_output_segment_busy>
 8012d50:	4603      	mov	r3, r0
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d002      	beq.n	8012d5c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8012d56:	f06f 0305 	mvn.w	r3, #5
 8012d5a:	e043      	b.n	8012de4 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012d5c:	68fb      	ldr	r3, [r7, #12]
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	60fb      	str	r3, [r7, #12]
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d1ef      	bne.n	8012d4a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8012d6a:	68f8      	ldr	r0, [r7, #12]
 8012d6c:	f7ff fed4 	bl	8012b18 <tcp_output_segment_busy>
 8012d70:	4603      	mov	r3, r0
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d002      	beq.n	8012d7c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8012d76:	f06f 0305 	mvn.w	r3, #5
 8012d7a:	e033      	b.n	8012de4 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	2200      	movs	r2, #0
 8012d90:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	8b5b      	ldrh	r3, [r3, #26]
 8012d96:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8012d9a:	b29a      	uxth	r2, r3
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	68db      	ldr	r3, [r3, #12]
 8012da4:	685b      	ldr	r3, [r3, #4]
 8012da6:	4618      	mov	r0, r3
 8012da8:	f7f8 fd76 	bl	800b898 <lwip_htonl>
 8012dac:	4604      	mov	r4, r0
 8012dae:	68fb      	ldr	r3, [r7, #12]
 8012db0:	891b      	ldrh	r3, [r3, #8]
 8012db2:	461d      	mov	r5, r3
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	68db      	ldr	r3, [r3, #12]
 8012db8:	899b      	ldrh	r3, [r3, #12]
 8012dba:	b29b      	uxth	r3, r3
 8012dbc:	4618      	mov	r0, r3
 8012dbe:	f7f8 fd55 	bl	800b86c <lwip_htons>
 8012dc2:	4603      	mov	r3, r0
 8012dc4:	b2db      	uxtb	r3, r3
 8012dc6:	f003 0303 	and.w	r3, r3, #3
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d001      	beq.n	8012dd2 <tcp_rexmit_rto_prepare+0xba>
 8012dce:	2301      	movs	r3, #1
 8012dd0:	e000      	b.n	8012dd4 <tcp_rexmit_rto_prepare+0xbc>
 8012dd2:	2300      	movs	r3, #0
 8012dd4:	442b      	add	r3, r5
 8012dd6:	18e2      	adds	r2, r4, r3
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	2200      	movs	r2, #0
 8012de0:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8012de2:	2300      	movs	r3, #0
}
 8012de4:	4618      	mov	r0, r3
 8012de6:	3710      	adds	r7, #16
 8012de8:	46bd      	mov	sp, r7
 8012dea:	bdb0      	pop	{r4, r5, r7, pc}
 8012dec:	0801993c 	.word	0x0801993c
 8012df0:	08019f78 	.word	0x08019f78
 8012df4:	08019990 	.word	0x08019990

08012df8 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b082      	sub	sp, #8
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d106      	bne.n	8012e14 <tcp_rexmit_rto_commit+0x1c>
 8012e06:	4b0d      	ldr	r3, [pc, #52]	@ (8012e3c <tcp_rexmit_rto_commit+0x44>)
 8012e08:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8012e0c:	490c      	ldr	r1, [pc, #48]	@ (8012e40 <tcp_rexmit_rto_commit+0x48>)
 8012e0e:	480d      	ldr	r0, [pc, #52]	@ (8012e44 <tcp_rexmit_rto_commit+0x4c>)
 8012e10:	f003 fc2a 	bl	8016668 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012e1a:	2bff      	cmp	r3, #255	@ 0xff
 8012e1c:	d007      	beq.n	8012e2e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012e24:	3301      	adds	r3, #1
 8012e26:	b2da      	uxtb	r2, r3
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8012e2e:	6878      	ldr	r0, [r7, #4]
 8012e30:	f7ff fc7e 	bl	8012730 <tcp_output>
}
 8012e34:	bf00      	nop
 8012e36:	3708      	adds	r7, #8
 8012e38:	46bd      	mov	sp, r7
 8012e3a:	bd80      	pop	{r7, pc}
 8012e3c:	0801993c 	.word	0x0801993c
 8012e40:	08019f9c 	.word	0x08019f9c
 8012e44:	08019990 	.word	0x08019990

08012e48 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8012e48:	b580      	push	{r7, lr}
 8012e4a:	b082      	sub	sp, #8
 8012e4c:	af00      	add	r7, sp, #0
 8012e4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d106      	bne.n	8012e64 <tcp_rexmit_rto+0x1c>
 8012e56:	4b0a      	ldr	r3, [pc, #40]	@ (8012e80 <tcp_rexmit_rto+0x38>)
 8012e58:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8012e5c:	4909      	ldr	r1, [pc, #36]	@ (8012e84 <tcp_rexmit_rto+0x3c>)
 8012e5e:	480a      	ldr	r0, [pc, #40]	@ (8012e88 <tcp_rexmit_rto+0x40>)
 8012e60:	f003 fc02 	bl	8016668 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012e64:	6878      	ldr	r0, [r7, #4]
 8012e66:	f7ff ff57 	bl	8012d18 <tcp_rexmit_rto_prepare>
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d102      	bne.n	8012e76 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8012e70:	6878      	ldr	r0, [r7, #4]
 8012e72:	f7ff ffc1 	bl	8012df8 <tcp_rexmit_rto_commit>
  }
}
 8012e76:	bf00      	nop
 8012e78:	3708      	adds	r7, #8
 8012e7a:	46bd      	mov	sp, r7
 8012e7c:	bd80      	pop	{r7, pc}
 8012e7e:	bf00      	nop
 8012e80:	0801993c 	.word	0x0801993c
 8012e84:	08019fc0 	.word	0x08019fc0
 8012e88:	08019990 	.word	0x08019990

08012e8c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012e8c:	b590      	push	{r4, r7, lr}
 8012e8e:	b085      	sub	sp, #20
 8012e90:	af00      	add	r7, sp, #0
 8012e92:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d106      	bne.n	8012ea8 <tcp_rexmit+0x1c>
 8012e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8012f58 <tcp_rexmit+0xcc>)
 8012e9c:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8012ea0:	492e      	ldr	r1, [pc, #184]	@ (8012f5c <tcp_rexmit+0xd0>)
 8012ea2:	482f      	ldr	r0, [pc, #188]	@ (8012f60 <tcp_rexmit+0xd4>)
 8012ea4:	f003 fbe0 	bl	8016668 <iprintf>

  if (pcb->unacked == NULL) {
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d102      	bne.n	8012eb6 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8012eb0:	f06f 0305 	mvn.w	r3, #5
 8012eb4:	e04c      	b.n	8012f50 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012eba:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8012ebc:	68b8      	ldr	r0, [r7, #8]
 8012ebe:	f7ff fe2b 	bl	8012b18 <tcp_output_segment_busy>
 8012ec2:	4603      	mov	r3, r0
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d002      	beq.n	8012ece <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8012ec8:	f06f 0305 	mvn.w	r3, #5
 8012ecc:	e040      	b.n	8012f50 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8012ece:	68bb      	ldr	r3, [r7, #8]
 8012ed0:	681a      	ldr	r2, [r3, #0]
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	336c      	adds	r3, #108	@ 0x6c
 8012eda:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012edc:	e002      	b.n	8012ee4 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d011      	beq.n	8012f10 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	68db      	ldr	r3, [r3, #12]
 8012ef2:	685b      	ldr	r3, [r3, #4]
 8012ef4:	4618      	mov	r0, r3
 8012ef6:	f7f8 fccf 	bl	800b898 <lwip_htonl>
 8012efa:	4604      	mov	r4, r0
 8012efc:	68bb      	ldr	r3, [r7, #8]
 8012efe:	68db      	ldr	r3, [r3, #12]
 8012f00:	685b      	ldr	r3, [r3, #4]
 8012f02:	4618      	mov	r0, r3
 8012f04:	f7f8 fcc8 	bl	800b898 <lwip_htonl>
 8012f08:	4603      	mov	r3, r0
 8012f0a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	dbe6      	blt.n	8012ede <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8012f10:	68fb      	ldr	r3, [r7, #12]
 8012f12:	681a      	ldr	r2, [r3, #0]
 8012f14:	68bb      	ldr	r3, [r7, #8]
 8012f16:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8012f18:	68fb      	ldr	r3, [r7, #12]
 8012f1a:	68ba      	ldr	r2, [r7, #8]
 8012f1c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8012f1e:	68bb      	ldr	r3, [r7, #8]
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d103      	bne.n	8012f2e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	2200      	movs	r2, #0
 8012f2a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012f34:	2bff      	cmp	r3, #255	@ 0xff
 8012f36:	d007      	beq.n	8012f48 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012f3e:	3301      	adds	r3, #1
 8012f40:	b2da      	uxtb	r2, r3
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	2200      	movs	r2, #0
 8012f4c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8012f4e:	2300      	movs	r3, #0
}
 8012f50:	4618      	mov	r0, r3
 8012f52:	3714      	adds	r7, #20
 8012f54:	46bd      	mov	sp, r7
 8012f56:	bd90      	pop	{r4, r7, pc}
 8012f58:	0801993c 	.word	0x0801993c
 8012f5c:	08019fdc 	.word	0x08019fdc
 8012f60:	08019990 	.word	0x08019990

08012f64 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8012f64:	b580      	push	{r7, lr}
 8012f66:	b082      	sub	sp, #8
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d106      	bne.n	8012f80 <tcp_rexmit_fast+0x1c>
 8012f72:	4b2a      	ldr	r3, [pc, #168]	@ (801301c <tcp_rexmit_fast+0xb8>)
 8012f74:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8012f78:	4929      	ldr	r1, [pc, #164]	@ (8013020 <tcp_rexmit_fast+0xbc>)
 8012f7a:	482a      	ldr	r0, [pc, #168]	@ (8013024 <tcp_rexmit_fast+0xc0>)
 8012f7c:	f003 fb74 	bl	8016668 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d045      	beq.n	8013014 <tcp_rexmit_fast+0xb0>
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	8b5b      	ldrh	r3, [r3, #26]
 8012f8c:	f003 0304 	and.w	r3, r3, #4
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d13f      	bne.n	8013014 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8012f94:	6878      	ldr	r0, [r7, #4]
 8012f96:	f7ff ff79 	bl	8012e8c <tcp_rexmit>
 8012f9a:	4603      	mov	r3, r0
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d139      	bne.n	8013014 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8012fac:	4293      	cmp	r3, r2
 8012fae:	bf28      	it	cs
 8012fb0:	4613      	movcs	r3, r2
 8012fb2:	b29b      	uxth	r3, r3
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	da00      	bge.n	8012fba <tcp_rexmit_fast+0x56>
 8012fb8:	3301      	adds	r3, #1
 8012fba:	105b      	asrs	r3, r3, #1
 8012fbc:	b29a      	uxth	r2, r3
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8012fca:	461a      	mov	r2, r3
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012fd0:	005b      	lsls	r3, r3, #1
 8012fd2:	429a      	cmp	r2, r3
 8012fd4:	d206      	bcs.n	8012fe4 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012fda:	005b      	lsls	r3, r3, #1
 8012fdc:	b29a      	uxth	r2, r3
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012fee:	4619      	mov	r1, r3
 8012ff0:	0049      	lsls	r1, r1, #1
 8012ff2:	440b      	add	r3, r1
 8012ff4:	b29b      	uxth	r3, r3
 8012ff6:	4413      	add	r3, r2
 8012ff8:	b29a      	uxth	r2, r3
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	8b5b      	ldrh	r3, [r3, #26]
 8013004:	f043 0304 	orr.w	r3, r3, #4
 8013008:	b29a      	uxth	r2, r3
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	2200      	movs	r2, #0
 8013012:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8013014:	bf00      	nop
 8013016:	3708      	adds	r7, #8
 8013018:	46bd      	mov	sp, r7
 801301a:	bd80      	pop	{r7, pc}
 801301c:	0801993c 	.word	0x0801993c
 8013020:	08019ff4 	.word	0x08019ff4
 8013024:	08019990 	.word	0x08019990

08013028 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b086      	sub	sp, #24
 801302c:	af00      	add	r7, sp, #0
 801302e:	60f8      	str	r0, [r7, #12]
 8013030:	607b      	str	r3, [r7, #4]
 8013032:	460b      	mov	r3, r1
 8013034:	817b      	strh	r3, [r7, #10]
 8013036:	4613      	mov	r3, r2
 8013038:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801303a:	897a      	ldrh	r2, [r7, #10]
 801303c:	893b      	ldrh	r3, [r7, #8]
 801303e:	4413      	add	r3, r2
 8013040:	b29b      	uxth	r3, r3
 8013042:	3314      	adds	r3, #20
 8013044:	b29b      	uxth	r3, r3
 8013046:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801304a:	4619      	mov	r1, r3
 801304c:	2022      	movs	r0, #34	@ 0x22
 801304e:	f7f9 fd17 	bl	800ca80 <pbuf_alloc>
 8013052:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8013054:	697b      	ldr	r3, [r7, #20]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d04d      	beq.n	80130f6 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801305a:	897b      	ldrh	r3, [r7, #10]
 801305c:	3313      	adds	r3, #19
 801305e:	697a      	ldr	r2, [r7, #20]
 8013060:	8952      	ldrh	r2, [r2, #10]
 8013062:	4293      	cmp	r3, r2
 8013064:	db06      	blt.n	8013074 <tcp_output_alloc_header_common+0x4c>
 8013066:	4b26      	ldr	r3, [pc, #152]	@ (8013100 <tcp_output_alloc_header_common+0xd8>)
 8013068:	f240 7223 	movw	r2, #1827	@ 0x723
 801306c:	4925      	ldr	r1, [pc, #148]	@ (8013104 <tcp_output_alloc_header_common+0xdc>)
 801306e:	4826      	ldr	r0, [pc, #152]	@ (8013108 <tcp_output_alloc_header_common+0xe0>)
 8013070:	f003 fafa 	bl	8016668 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8013074:	697b      	ldr	r3, [r7, #20]
 8013076:	685b      	ldr	r3, [r3, #4]
 8013078:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801307a:	8c3b      	ldrh	r3, [r7, #32]
 801307c:	4618      	mov	r0, r3
 801307e:	f7f8 fbf5 	bl	800b86c <lwip_htons>
 8013082:	4603      	mov	r3, r0
 8013084:	461a      	mov	r2, r3
 8013086:	693b      	ldr	r3, [r7, #16]
 8013088:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801308a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801308c:	4618      	mov	r0, r3
 801308e:	f7f8 fbed 	bl	800b86c <lwip_htons>
 8013092:	4603      	mov	r3, r0
 8013094:	461a      	mov	r2, r3
 8013096:	693b      	ldr	r3, [r7, #16]
 8013098:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801309a:	693b      	ldr	r3, [r7, #16]
 801309c:	687a      	ldr	r2, [r7, #4]
 801309e:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80130a0:	68f8      	ldr	r0, [r7, #12]
 80130a2:	f7f8 fbf9 	bl	800b898 <lwip_htonl>
 80130a6:	4602      	mov	r2, r0
 80130a8:	693b      	ldr	r3, [r7, #16]
 80130aa:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80130ac:	897b      	ldrh	r3, [r7, #10]
 80130ae:	089b      	lsrs	r3, r3, #2
 80130b0:	b29b      	uxth	r3, r3
 80130b2:	3305      	adds	r3, #5
 80130b4:	b29b      	uxth	r3, r3
 80130b6:	031b      	lsls	r3, r3, #12
 80130b8:	b29a      	uxth	r2, r3
 80130ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80130be:	b29b      	uxth	r3, r3
 80130c0:	4313      	orrs	r3, r2
 80130c2:	b29b      	uxth	r3, r3
 80130c4:	4618      	mov	r0, r3
 80130c6:	f7f8 fbd1 	bl	800b86c <lwip_htons>
 80130ca:	4603      	mov	r3, r0
 80130cc:	461a      	mov	r2, r3
 80130ce:	693b      	ldr	r3, [r7, #16]
 80130d0:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80130d2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80130d4:	4618      	mov	r0, r3
 80130d6:	f7f8 fbc9 	bl	800b86c <lwip_htons>
 80130da:	4603      	mov	r3, r0
 80130dc:	461a      	mov	r2, r3
 80130de:	693b      	ldr	r3, [r7, #16]
 80130e0:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80130e2:	693b      	ldr	r3, [r7, #16]
 80130e4:	2200      	movs	r2, #0
 80130e6:	741a      	strb	r2, [r3, #16]
 80130e8:	2200      	movs	r2, #0
 80130ea:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80130ec:	693b      	ldr	r3, [r7, #16]
 80130ee:	2200      	movs	r2, #0
 80130f0:	749a      	strb	r2, [r3, #18]
 80130f2:	2200      	movs	r2, #0
 80130f4:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80130f6:	697b      	ldr	r3, [r7, #20]
}
 80130f8:	4618      	mov	r0, r3
 80130fa:	3718      	adds	r7, #24
 80130fc:	46bd      	mov	sp, r7
 80130fe:	bd80      	pop	{r7, pc}
 8013100:	0801993c 	.word	0x0801993c
 8013104:	0801a014 	.word	0x0801a014
 8013108:	08019990 	.word	0x08019990

0801310c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801310c:	b5b0      	push	{r4, r5, r7, lr}
 801310e:	b08a      	sub	sp, #40	@ 0x28
 8013110:	af04      	add	r7, sp, #16
 8013112:	60f8      	str	r0, [r7, #12]
 8013114:	607b      	str	r3, [r7, #4]
 8013116:	460b      	mov	r3, r1
 8013118:	817b      	strh	r3, [r7, #10]
 801311a:	4613      	mov	r3, r2
 801311c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801311e:	68fb      	ldr	r3, [r7, #12]
 8013120:	2b00      	cmp	r3, #0
 8013122:	d106      	bne.n	8013132 <tcp_output_alloc_header+0x26>
 8013124:	4b15      	ldr	r3, [pc, #84]	@ (801317c <tcp_output_alloc_header+0x70>)
 8013126:	f240 7242 	movw	r2, #1858	@ 0x742
 801312a:	4915      	ldr	r1, [pc, #84]	@ (8013180 <tcp_output_alloc_header+0x74>)
 801312c:	4815      	ldr	r0, [pc, #84]	@ (8013184 <tcp_output_alloc_header+0x78>)
 801312e:	f003 fa9b 	bl	8016668 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	8adb      	ldrh	r3, [r3, #22]
 801313a:	68fa      	ldr	r2, [r7, #12]
 801313c:	8b12      	ldrh	r2, [r2, #24]
 801313e:	68f9      	ldr	r1, [r7, #12]
 8013140:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8013142:	893d      	ldrh	r5, [r7, #8]
 8013144:	897c      	ldrh	r4, [r7, #10]
 8013146:	9103      	str	r1, [sp, #12]
 8013148:	2110      	movs	r1, #16
 801314a:	9102      	str	r1, [sp, #8]
 801314c:	9201      	str	r2, [sp, #4]
 801314e:	9300      	str	r3, [sp, #0]
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	462a      	mov	r2, r5
 8013154:	4621      	mov	r1, r4
 8013156:	f7ff ff67 	bl	8013028 <tcp_output_alloc_header_common>
 801315a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801315c:	697b      	ldr	r3, [r7, #20]
 801315e:	2b00      	cmp	r3, #0
 8013160:	d006      	beq.n	8013170 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013166:	68fa      	ldr	r2, [r7, #12]
 8013168:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801316a:	441a      	add	r2, r3
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8013170:	697b      	ldr	r3, [r7, #20]
}
 8013172:	4618      	mov	r0, r3
 8013174:	3718      	adds	r7, #24
 8013176:	46bd      	mov	sp, r7
 8013178:	bdb0      	pop	{r4, r5, r7, pc}
 801317a:	bf00      	nop
 801317c:	0801993c 	.word	0x0801993c
 8013180:	0801a044 	.word	0x0801a044
 8013184:	08019990 	.word	0x08019990

08013188 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8013188:	b580      	push	{r7, lr}
 801318a:	b088      	sub	sp, #32
 801318c:	af00      	add	r7, sp, #0
 801318e:	60f8      	str	r0, [r7, #12]
 8013190:	60b9      	str	r1, [r7, #8]
 8013192:	4611      	mov	r1, r2
 8013194:	461a      	mov	r2, r3
 8013196:	460b      	mov	r3, r1
 8013198:	71fb      	strb	r3, [r7, #7]
 801319a:	4613      	mov	r3, r2
 801319c:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801319e:	2300      	movs	r3, #0
 80131a0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80131a2:	68bb      	ldr	r3, [r7, #8]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d106      	bne.n	80131b6 <tcp_output_fill_options+0x2e>
 80131a8:	4b12      	ldr	r3, [pc, #72]	@ (80131f4 <tcp_output_fill_options+0x6c>)
 80131aa:	f240 7256 	movw	r2, #1878	@ 0x756
 80131ae:	4912      	ldr	r1, [pc, #72]	@ (80131f8 <tcp_output_fill_options+0x70>)
 80131b0:	4812      	ldr	r0, [pc, #72]	@ (80131fc <tcp_output_fill_options+0x74>)
 80131b2:	f003 fa59 	bl	8016668 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	685b      	ldr	r3, [r3, #4]
 80131ba:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80131bc:	69bb      	ldr	r3, [r7, #24]
 80131be:	3314      	adds	r3, #20
 80131c0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80131c2:	8bfb      	ldrh	r3, [r7, #30]
 80131c4:	009b      	lsls	r3, r3, #2
 80131c6:	461a      	mov	r2, r3
 80131c8:	79fb      	ldrb	r3, [r7, #7]
 80131ca:	009b      	lsls	r3, r3, #2
 80131cc:	f003 0304 	and.w	r3, r3, #4
 80131d0:	4413      	add	r3, r2
 80131d2:	3314      	adds	r3, #20
 80131d4:	69ba      	ldr	r2, [r7, #24]
 80131d6:	4413      	add	r3, r2
 80131d8:	697a      	ldr	r2, [r7, #20]
 80131da:	429a      	cmp	r2, r3
 80131dc:	d006      	beq.n	80131ec <tcp_output_fill_options+0x64>
 80131de:	4b05      	ldr	r3, [pc, #20]	@ (80131f4 <tcp_output_fill_options+0x6c>)
 80131e0:	f240 7275 	movw	r2, #1909	@ 0x775
 80131e4:	4906      	ldr	r1, [pc, #24]	@ (8013200 <tcp_output_fill_options+0x78>)
 80131e6:	4805      	ldr	r0, [pc, #20]	@ (80131fc <tcp_output_fill_options+0x74>)
 80131e8:	f003 fa3e 	bl	8016668 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80131ec:	bf00      	nop
 80131ee:	3720      	adds	r7, #32
 80131f0:	46bd      	mov	sp, r7
 80131f2:	bd80      	pop	{r7, pc}
 80131f4:	0801993c 	.word	0x0801993c
 80131f8:	0801a06c 	.word	0x0801a06c
 80131fc:	08019990 	.word	0x08019990
 8013200:	08019f64 	.word	0x08019f64

08013204 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8013204:	b580      	push	{r7, lr}
 8013206:	b08a      	sub	sp, #40	@ 0x28
 8013208:	af04      	add	r7, sp, #16
 801320a:	60f8      	str	r0, [r7, #12]
 801320c:	60b9      	str	r1, [r7, #8]
 801320e:	607a      	str	r2, [r7, #4]
 8013210:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8013212:	68bb      	ldr	r3, [r7, #8]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d106      	bne.n	8013226 <tcp_output_control_segment+0x22>
 8013218:	4b1c      	ldr	r3, [pc, #112]	@ (801328c <tcp_output_control_segment+0x88>)
 801321a:	f240 7287 	movw	r2, #1927	@ 0x787
 801321e:	491c      	ldr	r1, [pc, #112]	@ (8013290 <tcp_output_control_segment+0x8c>)
 8013220:	481c      	ldr	r0, [pc, #112]	@ (8013294 <tcp_output_control_segment+0x90>)
 8013222:	f003 fa21 	bl	8016668 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8013226:	683a      	ldr	r2, [r7, #0]
 8013228:	6879      	ldr	r1, [r7, #4]
 801322a:	68f8      	ldr	r0, [r7, #12]
 801322c:	f7fe faea 	bl	8011804 <tcp_route>
 8013230:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8013232:	693b      	ldr	r3, [r7, #16]
 8013234:	2b00      	cmp	r3, #0
 8013236:	d102      	bne.n	801323e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8013238:	23fc      	movs	r3, #252	@ 0xfc
 801323a:	75fb      	strb	r3, [r7, #23]
 801323c:	e01c      	b.n	8013278 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801323e:	68fb      	ldr	r3, [r7, #12]
 8013240:	2b00      	cmp	r3, #0
 8013242:	d006      	beq.n	8013252 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	7adb      	ldrb	r3, [r3, #11]
 8013248:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	7a9b      	ldrb	r3, [r3, #10]
 801324e:	757b      	strb	r3, [r7, #21]
 8013250:	e003      	b.n	801325a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8013252:	23ff      	movs	r3, #255	@ 0xff
 8013254:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8013256:	2300      	movs	r3, #0
 8013258:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801325a:	7dba      	ldrb	r2, [r7, #22]
 801325c:	693b      	ldr	r3, [r7, #16]
 801325e:	9302      	str	r3, [sp, #8]
 8013260:	2306      	movs	r3, #6
 8013262:	9301      	str	r3, [sp, #4]
 8013264:	7d7b      	ldrb	r3, [r7, #21]
 8013266:	9300      	str	r3, [sp, #0]
 8013268:	4613      	mov	r3, r2
 801326a:	683a      	ldr	r2, [r7, #0]
 801326c:	6879      	ldr	r1, [r7, #4]
 801326e:	68b8      	ldr	r0, [r7, #8]
 8013270:	f001 ffa0 	bl	80151b4 <ip4_output_if>
 8013274:	4603      	mov	r3, r0
 8013276:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8013278:	68b8      	ldr	r0, [r7, #8]
 801327a:	f7f9 fee5 	bl	800d048 <pbuf_free>
  return err;
 801327e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013282:	4618      	mov	r0, r3
 8013284:	3718      	adds	r7, #24
 8013286:	46bd      	mov	sp, r7
 8013288:	bd80      	pop	{r7, pc}
 801328a:	bf00      	nop
 801328c:	0801993c 	.word	0x0801993c
 8013290:	0801a094 	.word	0x0801a094
 8013294:	08019990 	.word	0x08019990

08013298 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8013298:	b590      	push	{r4, r7, lr}
 801329a:	b08b      	sub	sp, #44	@ 0x2c
 801329c:	af04      	add	r7, sp, #16
 801329e:	60f8      	str	r0, [r7, #12]
 80132a0:	60b9      	str	r1, [r7, #8]
 80132a2:	607a      	str	r2, [r7, #4]
 80132a4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80132a6:	683b      	ldr	r3, [r7, #0]
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d106      	bne.n	80132ba <tcp_rst+0x22>
 80132ac:	4b1f      	ldr	r3, [pc, #124]	@ (801332c <tcp_rst+0x94>)
 80132ae:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 80132b2:	491f      	ldr	r1, [pc, #124]	@ (8013330 <tcp_rst+0x98>)
 80132b4:	481f      	ldr	r0, [pc, #124]	@ (8013334 <tcp_rst+0x9c>)
 80132b6:	f003 f9d7 	bl	8016668 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80132ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d106      	bne.n	80132ce <tcp_rst+0x36>
 80132c0:	4b1a      	ldr	r3, [pc, #104]	@ (801332c <tcp_rst+0x94>)
 80132c2:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 80132c6:	491c      	ldr	r1, [pc, #112]	@ (8013338 <tcp_rst+0xa0>)
 80132c8:	481a      	ldr	r0, [pc, #104]	@ (8013334 <tcp_rst+0x9c>)
 80132ca:	f003 f9cd 	bl	8016668 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80132ce:	2300      	movs	r3, #0
 80132d0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80132d2:	f246 0308 	movw	r3, #24584	@ 0x6008
 80132d6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80132d8:	7dfb      	ldrb	r3, [r7, #23]
 80132da:	b29c      	uxth	r4, r3
 80132dc:	68b8      	ldr	r0, [r7, #8]
 80132de:	f7f8 fadb 	bl	800b898 <lwip_htonl>
 80132e2:	4602      	mov	r2, r0
 80132e4:	8abb      	ldrh	r3, [r7, #20]
 80132e6:	9303      	str	r3, [sp, #12]
 80132e8:	2314      	movs	r3, #20
 80132ea:	9302      	str	r3, [sp, #8]
 80132ec:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80132ee:	9301      	str	r3, [sp, #4]
 80132f0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80132f2:	9300      	str	r3, [sp, #0]
 80132f4:	4613      	mov	r3, r2
 80132f6:	2200      	movs	r2, #0
 80132f8:	4621      	mov	r1, r4
 80132fa:	6878      	ldr	r0, [r7, #4]
 80132fc:	f7ff fe94 	bl	8013028 <tcp_output_alloc_header_common>
 8013300:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8013302:	693b      	ldr	r3, [r7, #16]
 8013304:	2b00      	cmp	r3, #0
 8013306:	d00c      	beq.n	8013322 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8013308:	7dfb      	ldrb	r3, [r7, #23]
 801330a:	2200      	movs	r2, #0
 801330c:	6939      	ldr	r1, [r7, #16]
 801330e:	68f8      	ldr	r0, [r7, #12]
 8013310:	f7ff ff3a 	bl	8013188 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8013314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013316:	683a      	ldr	r2, [r7, #0]
 8013318:	6939      	ldr	r1, [r7, #16]
 801331a:	68f8      	ldr	r0, [r7, #12]
 801331c:	f7ff ff72 	bl	8013204 <tcp_output_control_segment>
 8013320:	e000      	b.n	8013324 <tcp_rst+0x8c>
    return;
 8013322:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8013324:	371c      	adds	r7, #28
 8013326:	46bd      	mov	sp, r7
 8013328:	bd90      	pop	{r4, r7, pc}
 801332a:	bf00      	nop
 801332c:	0801993c 	.word	0x0801993c
 8013330:	0801a0c0 	.word	0x0801a0c0
 8013334:	08019990 	.word	0x08019990
 8013338:	0801a0dc 	.word	0x0801a0dc

0801333c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801333c:	b590      	push	{r4, r7, lr}
 801333e:	b087      	sub	sp, #28
 8013340:	af00      	add	r7, sp, #0
 8013342:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8013344:	2300      	movs	r3, #0
 8013346:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8013348:	2300      	movs	r3, #0
 801334a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	2b00      	cmp	r3, #0
 8013350:	d106      	bne.n	8013360 <tcp_send_empty_ack+0x24>
 8013352:	4b28      	ldr	r3, [pc, #160]	@ (80133f4 <tcp_send_empty_ack+0xb8>)
 8013354:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8013358:	4927      	ldr	r1, [pc, #156]	@ (80133f8 <tcp_send_empty_ack+0xbc>)
 801335a:	4828      	ldr	r0, [pc, #160]	@ (80133fc <tcp_send_empty_ack+0xc0>)
 801335c:	f003 f984 	bl	8016668 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8013360:	7dfb      	ldrb	r3, [r7, #23]
 8013362:	009b      	lsls	r3, r3, #2
 8013364:	b2db      	uxtb	r3, r3
 8013366:	f003 0304 	and.w	r3, r3, #4
 801336a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801336c:	7d7b      	ldrb	r3, [r7, #21]
 801336e:	b29c      	uxth	r4, r3
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013374:	4618      	mov	r0, r3
 8013376:	f7f8 fa8f 	bl	800b898 <lwip_htonl>
 801337a:	4603      	mov	r3, r0
 801337c:	2200      	movs	r2, #0
 801337e:	4621      	mov	r1, r4
 8013380:	6878      	ldr	r0, [r7, #4]
 8013382:	f7ff fec3 	bl	801310c <tcp_output_alloc_header>
 8013386:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8013388:	693b      	ldr	r3, [r7, #16]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d109      	bne.n	80133a2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	8b5b      	ldrh	r3, [r3, #26]
 8013392:	f043 0303 	orr.w	r3, r3, #3
 8013396:	b29a      	uxth	r2, r3
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801339c:	f06f 0301 	mvn.w	r3, #1
 80133a0:	e023      	b.n	80133ea <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80133a2:	7dbb      	ldrb	r3, [r7, #22]
 80133a4:	7dfa      	ldrb	r2, [r7, #23]
 80133a6:	6939      	ldr	r1, [r7, #16]
 80133a8:	6878      	ldr	r0, [r7, #4]
 80133aa:	f7ff feed 	bl	8013188 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80133ae:	687a      	ldr	r2, [r7, #4]
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	3304      	adds	r3, #4
 80133b4:	6939      	ldr	r1, [r7, #16]
 80133b6:	6878      	ldr	r0, [r7, #4]
 80133b8:	f7ff ff24 	bl	8013204 <tcp_output_control_segment>
 80133bc:	4603      	mov	r3, r0
 80133be:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80133c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d007      	beq.n	80133d8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	8b5b      	ldrh	r3, [r3, #26]
 80133cc:	f043 0303 	orr.w	r3, r3, #3
 80133d0:	b29a      	uxth	r2, r3
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	835a      	strh	r2, [r3, #26]
 80133d6:	e006      	b.n	80133e6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	8b5b      	ldrh	r3, [r3, #26]
 80133dc:	f023 0303 	bic.w	r3, r3, #3
 80133e0:	b29a      	uxth	r2, r3
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80133e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80133ea:	4618      	mov	r0, r3
 80133ec:	371c      	adds	r7, #28
 80133ee:	46bd      	mov	sp, r7
 80133f0:	bd90      	pop	{r4, r7, pc}
 80133f2:	bf00      	nop
 80133f4:	0801993c 	.word	0x0801993c
 80133f8:	0801a0f8 	.word	0x0801a0f8
 80133fc:	08019990 	.word	0x08019990

08013400 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8013400:	b590      	push	{r4, r7, lr}
 8013402:	b087      	sub	sp, #28
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8013408:	2300      	movs	r3, #0
 801340a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d106      	bne.n	8013420 <tcp_keepalive+0x20>
 8013412:	4b18      	ldr	r3, [pc, #96]	@ (8013474 <tcp_keepalive+0x74>)
 8013414:	f640 0224 	movw	r2, #2084	@ 0x824
 8013418:	4917      	ldr	r1, [pc, #92]	@ (8013478 <tcp_keepalive+0x78>)
 801341a:	4818      	ldr	r0, [pc, #96]	@ (801347c <tcp_keepalive+0x7c>)
 801341c:	f003 f924 	bl	8016668 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8013420:	7dfb      	ldrb	r3, [r7, #23]
 8013422:	b29c      	uxth	r4, r3
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013428:	3b01      	subs	r3, #1
 801342a:	4618      	mov	r0, r3
 801342c:	f7f8 fa34 	bl	800b898 <lwip_htonl>
 8013430:	4603      	mov	r3, r0
 8013432:	2200      	movs	r2, #0
 8013434:	4621      	mov	r1, r4
 8013436:	6878      	ldr	r0, [r7, #4]
 8013438:	f7ff fe68 	bl	801310c <tcp_output_alloc_header>
 801343c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801343e:	693b      	ldr	r3, [r7, #16]
 8013440:	2b00      	cmp	r3, #0
 8013442:	d102      	bne.n	801344a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8013444:	f04f 33ff 	mov.w	r3, #4294967295
 8013448:	e010      	b.n	801346c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801344a:	7dfb      	ldrb	r3, [r7, #23]
 801344c:	2200      	movs	r2, #0
 801344e:	6939      	ldr	r1, [r7, #16]
 8013450:	6878      	ldr	r0, [r7, #4]
 8013452:	f7ff fe99 	bl	8013188 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8013456:	687a      	ldr	r2, [r7, #4]
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	3304      	adds	r3, #4
 801345c:	6939      	ldr	r1, [r7, #16]
 801345e:	6878      	ldr	r0, [r7, #4]
 8013460:	f7ff fed0 	bl	8013204 <tcp_output_control_segment>
 8013464:	4603      	mov	r3, r0
 8013466:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8013468:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801346c:	4618      	mov	r0, r3
 801346e:	371c      	adds	r7, #28
 8013470:	46bd      	mov	sp, r7
 8013472:	bd90      	pop	{r4, r7, pc}
 8013474:	0801993c 	.word	0x0801993c
 8013478:	0801a118 	.word	0x0801a118
 801347c:	08019990 	.word	0x08019990

08013480 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8013480:	b590      	push	{r4, r7, lr}
 8013482:	b08b      	sub	sp, #44	@ 0x2c
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8013488:	2300      	movs	r3, #0
 801348a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	2b00      	cmp	r3, #0
 8013492:	d106      	bne.n	80134a2 <tcp_zero_window_probe+0x22>
 8013494:	4b4c      	ldr	r3, [pc, #304]	@ (80135c8 <tcp_zero_window_probe+0x148>)
 8013496:	f640 024f 	movw	r2, #2127	@ 0x84f
 801349a:	494c      	ldr	r1, [pc, #304]	@ (80135cc <tcp_zero_window_probe+0x14c>)
 801349c:	484c      	ldr	r0, [pc, #304]	@ (80135d0 <tcp_zero_window_probe+0x150>)
 801349e:	f003 f8e3 	bl	8016668 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80134a6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80134a8:	6a3b      	ldr	r3, [r7, #32]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d101      	bne.n	80134b2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80134ae:	2300      	movs	r3, #0
 80134b0:	e086      	b.n	80135c0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80134b8:	2bff      	cmp	r3, #255	@ 0xff
 80134ba:	d007      	beq.n	80134cc <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80134c2:	3301      	adds	r3, #1
 80134c4:	b2da      	uxtb	r2, r3
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80134cc:	6a3b      	ldr	r3, [r7, #32]
 80134ce:	68db      	ldr	r3, [r3, #12]
 80134d0:	899b      	ldrh	r3, [r3, #12]
 80134d2:	b29b      	uxth	r3, r3
 80134d4:	4618      	mov	r0, r3
 80134d6:	f7f8 f9c9 	bl	800b86c <lwip_htons>
 80134da:	4603      	mov	r3, r0
 80134dc:	b2db      	uxtb	r3, r3
 80134de:	f003 0301 	and.w	r3, r3, #1
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d005      	beq.n	80134f2 <tcp_zero_window_probe+0x72>
 80134e6:	6a3b      	ldr	r3, [r7, #32]
 80134e8:	891b      	ldrh	r3, [r3, #8]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d101      	bne.n	80134f2 <tcp_zero_window_probe+0x72>
 80134ee:	2301      	movs	r3, #1
 80134f0:	e000      	b.n	80134f4 <tcp_zero_window_probe+0x74>
 80134f2:	2300      	movs	r3, #0
 80134f4:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80134f6:	7ffb      	ldrb	r3, [r7, #31]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	bf0c      	ite	eq
 80134fc:	2301      	moveq	r3, #1
 80134fe:	2300      	movne	r3, #0
 8013500:	b2db      	uxtb	r3, r3
 8013502:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8013504:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013508:	b299      	uxth	r1, r3
 801350a:	6a3b      	ldr	r3, [r7, #32]
 801350c:	68db      	ldr	r3, [r3, #12]
 801350e:	685b      	ldr	r3, [r3, #4]
 8013510:	8bba      	ldrh	r2, [r7, #28]
 8013512:	6878      	ldr	r0, [r7, #4]
 8013514:	f7ff fdfa 	bl	801310c <tcp_output_alloc_header>
 8013518:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801351a:	69bb      	ldr	r3, [r7, #24]
 801351c:	2b00      	cmp	r3, #0
 801351e:	d102      	bne.n	8013526 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8013520:	f04f 33ff 	mov.w	r3, #4294967295
 8013524:	e04c      	b.n	80135c0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8013526:	69bb      	ldr	r3, [r7, #24]
 8013528:	685b      	ldr	r3, [r3, #4]
 801352a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801352c:	7ffb      	ldrb	r3, [r7, #31]
 801352e:	2b00      	cmp	r3, #0
 8013530:	d011      	beq.n	8013556 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8013532:	697b      	ldr	r3, [r7, #20]
 8013534:	899b      	ldrh	r3, [r3, #12]
 8013536:	b29b      	uxth	r3, r3
 8013538:	b21b      	sxth	r3, r3
 801353a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801353e:	b21c      	sxth	r4, r3
 8013540:	2011      	movs	r0, #17
 8013542:	f7f8 f993 	bl	800b86c <lwip_htons>
 8013546:	4603      	mov	r3, r0
 8013548:	b21b      	sxth	r3, r3
 801354a:	4323      	orrs	r3, r4
 801354c:	b21b      	sxth	r3, r3
 801354e:	b29a      	uxth	r2, r3
 8013550:	697b      	ldr	r3, [r7, #20]
 8013552:	819a      	strh	r2, [r3, #12]
 8013554:	e010      	b.n	8013578 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8013556:	69bb      	ldr	r3, [r7, #24]
 8013558:	685b      	ldr	r3, [r3, #4]
 801355a:	3314      	adds	r3, #20
 801355c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801355e:	6a3b      	ldr	r3, [r7, #32]
 8013560:	6858      	ldr	r0, [r3, #4]
 8013562:	6a3b      	ldr	r3, [r7, #32]
 8013564:	685b      	ldr	r3, [r3, #4]
 8013566:	891a      	ldrh	r2, [r3, #8]
 8013568:	6a3b      	ldr	r3, [r7, #32]
 801356a:	891b      	ldrh	r3, [r3, #8]
 801356c:	1ad3      	subs	r3, r2, r3
 801356e:	b29b      	uxth	r3, r3
 8013570:	2201      	movs	r2, #1
 8013572:	6939      	ldr	r1, [r7, #16]
 8013574:	f7f9 ff5e 	bl	800d434 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8013578:	6a3b      	ldr	r3, [r7, #32]
 801357a:	68db      	ldr	r3, [r3, #12]
 801357c:	685b      	ldr	r3, [r3, #4]
 801357e:	4618      	mov	r0, r3
 8013580:	f7f8 f98a 	bl	800b898 <lwip_htonl>
 8013584:	4603      	mov	r3, r0
 8013586:	3301      	adds	r3, #1
 8013588:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801358e:	68fb      	ldr	r3, [r7, #12]
 8013590:	1ad3      	subs	r3, r2, r3
 8013592:	2b00      	cmp	r3, #0
 8013594:	da02      	bge.n	801359c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	68fa      	ldr	r2, [r7, #12]
 801359a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801359c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80135a0:	2200      	movs	r2, #0
 80135a2:	69b9      	ldr	r1, [r7, #24]
 80135a4:	6878      	ldr	r0, [r7, #4]
 80135a6:	f7ff fdef 	bl	8013188 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80135aa:	687a      	ldr	r2, [r7, #4]
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	3304      	adds	r3, #4
 80135b0:	69b9      	ldr	r1, [r7, #24]
 80135b2:	6878      	ldr	r0, [r7, #4]
 80135b4:	f7ff fe26 	bl	8013204 <tcp_output_control_segment>
 80135b8:	4603      	mov	r3, r0
 80135ba:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80135bc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80135c0:	4618      	mov	r0, r3
 80135c2:	372c      	adds	r7, #44	@ 0x2c
 80135c4:	46bd      	mov	sp, r7
 80135c6:	bd90      	pop	{r4, r7, pc}
 80135c8:	0801993c 	.word	0x0801993c
 80135cc:	0801a134 	.word	0x0801a134
 80135d0:	08019990 	.word	0x08019990

080135d4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80135d4:	b580      	push	{r7, lr}
 80135d6:	b082      	sub	sp, #8
 80135d8:	af00      	add	r7, sp, #0
 80135da:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80135dc:	f7fa f818 	bl	800d610 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80135e0:	4b0a      	ldr	r3, [pc, #40]	@ (801360c <tcpip_tcp_timer+0x38>)
 80135e2:	681b      	ldr	r3, [r3, #0]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d103      	bne.n	80135f0 <tcpip_tcp_timer+0x1c>
 80135e8:	4b09      	ldr	r3, [pc, #36]	@ (8013610 <tcpip_tcp_timer+0x3c>)
 80135ea:	681b      	ldr	r3, [r3, #0]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d005      	beq.n	80135fc <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80135f0:	2200      	movs	r2, #0
 80135f2:	4908      	ldr	r1, [pc, #32]	@ (8013614 <tcpip_tcp_timer+0x40>)
 80135f4:	20fa      	movs	r0, #250	@ 0xfa
 80135f6:	f000 f8f3 	bl	80137e0 <sys_timeout>
 80135fa:	e003      	b.n	8013604 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80135fc:	4b06      	ldr	r3, [pc, #24]	@ (8013618 <tcpip_tcp_timer+0x44>)
 80135fe:	2200      	movs	r2, #0
 8013600:	601a      	str	r2, [r3, #0]
  }
}
 8013602:	bf00      	nop
 8013604:	bf00      	nop
 8013606:	3708      	adds	r7, #8
 8013608:	46bd      	mov	sp, r7
 801360a:	bd80      	pop	{r7, pc}
 801360c:	20013a14 	.word	0x20013a14
 8013610:	20013a18 	.word	0x20013a18
 8013614:	080135d5 	.word	0x080135d5
 8013618:	20013a60 	.word	0x20013a60

0801361c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801361c:	b580      	push	{r7, lr}
 801361e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8013620:	4b0a      	ldr	r3, [pc, #40]	@ (801364c <tcp_timer_needed+0x30>)
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	2b00      	cmp	r3, #0
 8013626:	d10f      	bne.n	8013648 <tcp_timer_needed+0x2c>
 8013628:	4b09      	ldr	r3, [pc, #36]	@ (8013650 <tcp_timer_needed+0x34>)
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	2b00      	cmp	r3, #0
 801362e:	d103      	bne.n	8013638 <tcp_timer_needed+0x1c>
 8013630:	4b08      	ldr	r3, [pc, #32]	@ (8013654 <tcp_timer_needed+0x38>)
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	2b00      	cmp	r3, #0
 8013636:	d007      	beq.n	8013648 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8013638:	4b04      	ldr	r3, [pc, #16]	@ (801364c <tcp_timer_needed+0x30>)
 801363a:	2201      	movs	r2, #1
 801363c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801363e:	2200      	movs	r2, #0
 8013640:	4905      	ldr	r1, [pc, #20]	@ (8013658 <tcp_timer_needed+0x3c>)
 8013642:	20fa      	movs	r0, #250	@ 0xfa
 8013644:	f000 f8cc 	bl	80137e0 <sys_timeout>
  }
}
 8013648:	bf00      	nop
 801364a:	bd80      	pop	{r7, pc}
 801364c:	20013a60 	.word	0x20013a60
 8013650:	20013a14 	.word	0x20013a14
 8013654:	20013a18 	.word	0x20013a18
 8013658:	080135d5 	.word	0x080135d5

0801365c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801365c:	b580      	push	{r7, lr}
 801365e:	b086      	sub	sp, #24
 8013660:	af00      	add	r7, sp, #0
 8013662:	60f8      	str	r0, [r7, #12]
 8013664:	60b9      	str	r1, [r7, #8]
 8013666:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8013668:	200a      	movs	r0, #10
 801366a:	f7f8 fdd3 	bl	800c214 <memp_malloc>
 801366e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8013670:	693b      	ldr	r3, [r7, #16]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d109      	bne.n	801368a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8013676:	693b      	ldr	r3, [r7, #16]
 8013678:	2b00      	cmp	r3, #0
 801367a:	d151      	bne.n	8013720 <sys_timeout_abs+0xc4>
 801367c:	4b2a      	ldr	r3, [pc, #168]	@ (8013728 <sys_timeout_abs+0xcc>)
 801367e:	22be      	movs	r2, #190	@ 0xbe
 8013680:	492a      	ldr	r1, [pc, #168]	@ (801372c <sys_timeout_abs+0xd0>)
 8013682:	482b      	ldr	r0, [pc, #172]	@ (8013730 <sys_timeout_abs+0xd4>)
 8013684:	f002 fff0 	bl	8016668 <iprintf>
    return;
 8013688:	e04a      	b.n	8013720 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	2200      	movs	r2, #0
 801368e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8013690:	693b      	ldr	r3, [r7, #16]
 8013692:	68ba      	ldr	r2, [r7, #8]
 8013694:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8013696:	693b      	ldr	r3, [r7, #16]
 8013698:	687a      	ldr	r2, [r7, #4]
 801369a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801369c:	693b      	ldr	r3, [r7, #16]
 801369e:	68fa      	ldr	r2, [r7, #12]
 80136a0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80136a2:	4b24      	ldr	r3, [pc, #144]	@ (8013734 <sys_timeout_abs+0xd8>)
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d103      	bne.n	80136b2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80136aa:	4a22      	ldr	r2, [pc, #136]	@ (8013734 <sys_timeout_abs+0xd8>)
 80136ac:	693b      	ldr	r3, [r7, #16]
 80136ae:	6013      	str	r3, [r2, #0]
    return;
 80136b0:	e037      	b.n	8013722 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80136b2:	693b      	ldr	r3, [r7, #16]
 80136b4:	685a      	ldr	r2, [r3, #4]
 80136b6:	4b1f      	ldr	r3, [pc, #124]	@ (8013734 <sys_timeout_abs+0xd8>)
 80136b8:	681b      	ldr	r3, [r3, #0]
 80136ba:	685b      	ldr	r3, [r3, #4]
 80136bc:	1ad3      	subs	r3, r2, r3
 80136be:	0fdb      	lsrs	r3, r3, #31
 80136c0:	f003 0301 	and.w	r3, r3, #1
 80136c4:	b2db      	uxtb	r3, r3
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d007      	beq.n	80136da <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80136ca:	4b1a      	ldr	r3, [pc, #104]	@ (8013734 <sys_timeout_abs+0xd8>)
 80136cc:	681a      	ldr	r2, [r3, #0]
 80136ce:	693b      	ldr	r3, [r7, #16]
 80136d0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80136d2:	4a18      	ldr	r2, [pc, #96]	@ (8013734 <sys_timeout_abs+0xd8>)
 80136d4:	693b      	ldr	r3, [r7, #16]
 80136d6:	6013      	str	r3, [r2, #0]
 80136d8:	e023      	b.n	8013722 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80136da:	4b16      	ldr	r3, [pc, #88]	@ (8013734 <sys_timeout_abs+0xd8>)
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	617b      	str	r3, [r7, #20]
 80136e0:	e01a      	b.n	8013718 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80136e2:	697b      	ldr	r3, [r7, #20]
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d00b      	beq.n	8013702 <sys_timeout_abs+0xa6>
 80136ea:	693b      	ldr	r3, [r7, #16]
 80136ec:	685a      	ldr	r2, [r3, #4]
 80136ee:	697b      	ldr	r3, [r7, #20]
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	685b      	ldr	r3, [r3, #4]
 80136f4:	1ad3      	subs	r3, r2, r3
 80136f6:	0fdb      	lsrs	r3, r3, #31
 80136f8:	f003 0301 	and.w	r3, r3, #1
 80136fc:	b2db      	uxtb	r3, r3
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d007      	beq.n	8013712 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8013702:	697b      	ldr	r3, [r7, #20]
 8013704:	681a      	ldr	r2, [r3, #0]
 8013706:	693b      	ldr	r3, [r7, #16]
 8013708:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801370a:	697b      	ldr	r3, [r7, #20]
 801370c:	693a      	ldr	r2, [r7, #16]
 801370e:	601a      	str	r2, [r3, #0]
        break;
 8013710:	e007      	b.n	8013722 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8013712:	697b      	ldr	r3, [r7, #20]
 8013714:	681b      	ldr	r3, [r3, #0]
 8013716:	617b      	str	r3, [r7, #20]
 8013718:	697b      	ldr	r3, [r7, #20]
 801371a:	2b00      	cmp	r3, #0
 801371c:	d1e1      	bne.n	80136e2 <sys_timeout_abs+0x86>
 801371e:	e000      	b.n	8013722 <sys_timeout_abs+0xc6>
    return;
 8013720:	bf00      	nop
      }
    }
  }
}
 8013722:	3718      	adds	r7, #24
 8013724:	46bd      	mov	sp, r7
 8013726:	bd80      	pop	{r7, pc}
 8013728:	0801a158 	.word	0x0801a158
 801372c:	0801a18c 	.word	0x0801a18c
 8013730:	0801a1cc 	.word	0x0801a1cc
 8013734:	20013a58 	.word	0x20013a58

08013738 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8013738:	b580      	push	{r7, lr}
 801373a:	b086      	sub	sp, #24
 801373c:	af00      	add	r7, sp, #0
 801373e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8013744:	697b      	ldr	r3, [r7, #20]
 8013746:	685b      	ldr	r3, [r3, #4]
 8013748:	4798      	blx	r3

  now = sys_now();
 801374a:	f7f4 fb71 	bl	8007e30 <sys_now>
 801374e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8013750:	697b      	ldr	r3, [r7, #20]
 8013752:	681a      	ldr	r2, [r3, #0]
 8013754:	4b0f      	ldr	r3, [pc, #60]	@ (8013794 <lwip_cyclic_timer+0x5c>)
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	4413      	add	r3, r2
 801375a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801375c:	68fa      	ldr	r2, [r7, #12]
 801375e:	693b      	ldr	r3, [r7, #16]
 8013760:	1ad3      	subs	r3, r2, r3
 8013762:	0fdb      	lsrs	r3, r3, #31
 8013764:	f003 0301 	and.w	r3, r3, #1
 8013768:	b2db      	uxtb	r3, r3
 801376a:	2b00      	cmp	r3, #0
 801376c:	d009      	beq.n	8013782 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801376e:	697b      	ldr	r3, [r7, #20]
 8013770:	681a      	ldr	r2, [r3, #0]
 8013772:	693b      	ldr	r3, [r7, #16]
 8013774:	4413      	add	r3, r2
 8013776:	687a      	ldr	r2, [r7, #4]
 8013778:	4907      	ldr	r1, [pc, #28]	@ (8013798 <lwip_cyclic_timer+0x60>)
 801377a:	4618      	mov	r0, r3
 801377c:	f7ff ff6e 	bl	801365c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8013780:	e004      	b.n	801378c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8013782:	687a      	ldr	r2, [r7, #4]
 8013784:	4904      	ldr	r1, [pc, #16]	@ (8013798 <lwip_cyclic_timer+0x60>)
 8013786:	68f8      	ldr	r0, [r7, #12]
 8013788:	f7ff ff68 	bl	801365c <sys_timeout_abs>
}
 801378c:	bf00      	nop
 801378e:	3718      	adds	r7, #24
 8013790:	46bd      	mov	sp, r7
 8013792:	bd80      	pop	{r7, pc}
 8013794:	20013a5c 	.word	0x20013a5c
 8013798:	08013739 	.word	0x08013739

0801379c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801379c:	b580      	push	{r7, lr}
 801379e:	b082      	sub	sp, #8
 80137a0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80137a2:	2301      	movs	r3, #1
 80137a4:	607b      	str	r3, [r7, #4]
 80137a6:	e00e      	b.n	80137c6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80137a8:	4a0b      	ldr	r2, [pc, #44]	@ (80137d8 <sys_timeouts_init+0x3c>)
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	00db      	lsls	r3, r3, #3
 80137b4:	4a08      	ldr	r2, [pc, #32]	@ (80137d8 <sys_timeouts_init+0x3c>)
 80137b6:	4413      	add	r3, r2
 80137b8:	461a      	mov	r2, r3
 80137ba:	4908      	ldr	r1, [pc, #32]	@ (80137dc <sys_timeouts_init+0x40>)
 80137bc:	f000 f810 	bl	80137e0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	3301      	adds	r3, #1
 80137c4:	607b      	str	r3, [r7, #4]
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	2b02      	cmp	r3, #2
 80137ca:	d9ed      	bls.n	80137a8 <sys_timeouts_init+0xc>
  }
}
 80137cc:	bf00      	nop
 80137ce:	bf00      	nop
 80137d0:	3708      	adds	r7, #8
 80137d2:	46bd      	mov	sp, r7
 80137d4:	bd80      	pop	{r7, pc}
 80137d6:	bf00      	nop
 80137d8:	0801adb8 	.word	0x0801adb8
 80137dc:	08013739 	.word	0x08013739

080137e0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80137e0:	b580      	push	{r7, lr}
 80137e2:	b086      	sub	sp, #24
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	60f8      	str	r0, [r7, #12]
 80137e8:	60b9      	str	r1, [r7, #8]
 80137ea:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80137f2:	d306      	bcc.n	8013802 <sys_timeout+0x22>
 80137f4:	4b0a      	ldr	r3, [pc, #40]	@ (8013820 <sys_timeout+0x40>)
 80137f6:	f240 1229 	movw	r2, #297	@ 0x129
 80137fa:	490a      	ldr	r1, [pc, #40]	@ (8013824 <sys_timeout+0x44>)
 80137fc:	480a      	ldr	r0, [pc, #40]	@ (8013828 <sys_timeout+0x48>)
 80137fe:	f002 ff33 	bl	8016668 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8013802:	f7f4 fb15 	bl	8007e30 <sys_now>
 8013806:	4602      	mov	r2, r0
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	4413      	add	r3, r2
 801380c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801380e:	687a      	ldr	r2, [r7, #4]
 8013810:	68b9      	ldr	r1, [r7, #8]
 8013812:	6978      	ldr	r0, [r7, #20]
 8013814:	f7ff ff22 	bl	801365c <sys_timeout_abs>
#endif
}
 8013818:	bf00      	nop
 801381a:	3718      	adds	r7, #24
 801381c:	46bd      	mov	sp, r7
 801381e:	bd80      	pop	{r7, pc}
 8013820:	0801a158 	.word	0x0801a158
 8013824:	0801a1f4 	.word	0x0801a1f4
 8013828:	0801a1cc 	.word	0x0801a1cc

0801382c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801382c:	b580      	push	{r7, lr}
 801382e:	b084      	sub	sp, #16
 8013830:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8013832:	f7f4 fafd 	bl	8007e30 <sys_now>
 8013836:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8013838:	4b17      	ldr	r3, [pc, #92]	@ (8013898 <sys_check_timeouts+0x6c>)
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801383e:	68bb      	ldr	r3, [r7, #8]
 8013840:	2b00      	cmp	r3, #0
 8013842:	d022      	beq.n	801388a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8013844:	68bb      	ldr	r3, [r7, #8]
 8013846:	685b      	ldr	r3, [r3, #4]
 8013848:	68fa      	ldr	r2, [r7, #12]
 801384a:	1ad3      	subs	r3, r2, r3
 801384c:	0fdb      	lsrs	r3, r3, #31
 801384e:	f003 0301 	and.w	r3, r3, #1
 8013852:	b2db      	uxtb	r3, r3
 8013854:	2b00      	cmp	r3, #0
 8013856:	d11a      	bne.n	801388e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8013858:	68bb      	ldr	r3, [r7, #8]
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	4a0e      	ldr	r2, [pc, #56]	@ (8013898 <sys_check_timeouts+0x6c>)
 801385e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8013860:	68bb      	ldr	r3, [r7, #8]
 8013862:	689b      	ldr	r3, [r3, #8]
 8013864:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8013866:	68bb      	ldr	r3, [r7, #8]
 8013868:	68db      	ldr	r3, [r3, #12]
 801386a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801386c:	68bb      	ldr	r3, [r7, #8]
 801386e:	685b      	ldr	r3, [r3, #4]
 8013870:	4a0a      	ldr	r2, [pc, #40]	@ (801389c <sys_check_timeouts+0x70>)
 8013872:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8013874:	68b9      	ldr	r1, [r7, #8]
 8013876:	200a      	movs	r0, #10
 8013878:	f7f8 fd42 	bl	800c300 <memp_free>
    if (handler != NULL) {
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	2b00      	cmp	r3, #0
 8013880:	d0da      	beq.n	8013838 <sys_check_timeouts+0xc>
      handler(arg);
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	6838      	ldr	r0, [r7, #0]
 8013886:	4798      	blx	r3
  do {
 8013888:	e7d6      	b.n	8013838 <sys_check_timeouts+0xc>
      return;
 801388a:	bf00      	nop
 801388c:	e000      	b.n	8013890 <sys_check_timeouts+0x64>
      return;
 801388e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8013890:	3710      	adds	r7, #16
 8013892:	46bd      	mov	sp, r7
 8013894:	bd80      	pop	{r7, pc}
 8013896:	bf00      	nop
 8013898:	20013a58 	.word	0x20013a58
 801389c:	20013a5c 	.word	0x20013a5c

080138a0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80138a0:	b580      	push	{r7, lr}
 80138a2:	b082      	sub	sp, #8
 80138a4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80138a6:	4b16      	ldr	r3, [pc, #88]	@ (8013900 <sys_timeouts_sleeptime+0x60>)
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d102      	bne.n	80138b4 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80138ae:	f04f 33ff 	mov.w	r3, #4294967295
 80138b2:	e020      	b.n	80138f6 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80138b4:	f7f4 fabc 	bl	8007e30 <sys_now>
 80138b8:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80138ba:	4b11      	ldr	r3, [pc, #68]	@ (8013900 <sys_timeouts_sleeptime+0x60>)
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	685a      	ldr	r2, [r3, #4]
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	1ad3      	subs	r3, r2, r3
 80138c4:	0fdb      	lsrs	r3, r3, #31
 80138c6:	f003 0301 	and.w	r3, r3, #1
 80138ca:	b2db      	uxtb	r3, r3
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d001      	beq.n	80138d4 <sys_timeouts_sleeptime+0x34>
    return 0;
 80138d0:	2300      	movs	r3, #0
 80138d2:	e010      	b.n	80138f6 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80138d4:	4b0a      	ldr	r3, [pc, #40]	@ (8013900 <sys_timeouts_sleeptime+0x60>)
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	685a      	ldr	r2, [r3, #4]
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	1ad3      	subs	r3, r2, r3
 80138de:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80138e0:	683b      	ldr	r3, [r7, #0]
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	da06      	bge.n	80138f4 <sys_timeouts_sleeptime+0x54>
 80138e6:	4b07      	ldr	r3, [pc, #28]	@ (8013904 <sys_timeouts_sleeptime+0x64>)
 80138e8:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 80138ec:	4906      	ldr	r1, [pc, #24]	@ (8013908 <sys_timeouts_sleeptime+0x68>)
 80138ee:	4807      	ldr	r0, [pc, #28]	@ (801390c <sys_timeouts_sleeptime+0x6c>)
 80138f0:	f002 feba 	bl	8016668 <iprintf>
    return ret;
 80138f4:	683b      	ldr	r3, [r7, #0]
  }
}
 80138f6:	4618      	mov	r0, r3
 80138f8:	3708      	adds	r7, #8
 80138fa:	46bd      	mov	sp, r7
 80138fc:	bd80      	pop	{r7, pc}
 80138fe:	bf00      	nop
 8013900:	20013a58 	.word	0x20013a58
 8013904:	0801a158 	.word	0x0801a158
 8013908:	0801a22c 	.word	0x0801a22c
 801390c:	0801a1cc 	.word	0x0801a1cc

08013910 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8013910:	b580      	push	{r7, lr}
 8013912:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013914:	f002 fda8 	bl	8016468 <rand>
 8013918:	4603      	mov	r3, r0
 801391a:	b29b      	uxth	r3, r3
 801391c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013920:	b29b      	uxth	r3, r3
 8013922:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8013926:	b29a      	uxth	r2, r3
 8013928:	4b01      	ldr	r3, [pc, #4]	@ (8013930 <udp_init+0x20>)
 801392a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801392c:	bf00      	nop
 801392e:	bd80      	pop	{r7, pc}
 8013930:	20000030 	.word	0x20000030

08013934 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8013934:	b580      	push	{r7, lr}
 8013936:	b084      	sub	sp, #16
 8013938:	af00      	add	r7, sp, #0
 801393a:	60f8      	str	r0, [r7, #12]
 801393c:	60b9      	str	r1, [r7, #8]
 801393e:	4613      	mov	r3, r2
 8013940:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	2b00      	cmp	r3, #0
 8013946:	d105      	bne.n	8013954 <udp_input_local_match+0x20>
 8013948:	4b27      	ldr	r3, [pc, #156]	@ (80139e8 <udp_input_local_match+0xb4>)
 801394a:	2287      	movs	r2, #135	@ 0x87
 801394c:	4927      	ldr	r1, [pc, #156]	@ (80139ec <udp_input_local_match+0xb8>)
 801394e:	4828      	ldr	r0, [pc, #160]	@ (80139f0 <udp_input_local_match+0xbc>)
 8013950:	f002 fe8a 	bl	8016668 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8013954:	68bb      	ldr	r3, [r7, #8]
 8013956:	2b00      	cmp	r3, #0
 8013958:	d105      	bne.n	8013966 <udp_input_local_match+0x32>
 801395a:	4b23      	ldr	r3, [pc, #140]	@ (80139e8 <udp_input_local_match+0xb4>)
 801395c:	2288      	movs	r2, #136	@ 0x88
 801395e:	4925      	ldr	r1, [pc, #148]	@ (80139f4 <udp_input_local_match+0xc0>)
 8013960:	4823      	ldr	r0, [pc, #140]	@ (80139f0 <udp_input_local_match+0xbc>)
 8013962:	f002 fe81 	bl	8016668 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013966:	68fb      	ldr	r3, [r7, #12]
 8013968:	7a1b      	ldrb	r3, [r3, #8]
 801396a:	2b00      	cmp	r3, #0
 801396c:	d00b      	beq.n	8013986 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	7a1a      	ldrb	r2, [r3, #8]
 8013972:	4b21      	ldr	r3, [pc, #132]	@ (80139f8 <udp_input_local_match+0xc4>)
 8013974:	685b      	ldr	r3, [r3, #4]
 8013976:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801397a:	3301      	adds	r3, #1
 801397c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801397e:	429a      	cmp	r2, r3
 8013980:	d001      	beq.n	8013986 <udp_input_local_match+0x52>
    return 0;
 8013982:	2300      	movs	r3, #0
 8013984:	e02b      	b.n	80139de <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8013986:	79fb      	ldrb	r3, [r7, #7]
 8013988:	2b00      	cmp	r3, #0
 801398a:	d018      	beq.n	80139be <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801398c:	68fb      	ldr	r3, [r7, #12]
 801398e:	2b00      	cmp	r3, #0
 8013990:	d013      	beq.n	80139ba <udp_input_local_match+0x86>
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	681b      	ldr	r3, [r3, #0]
 8013996:	2b00      	cmp	r3, #0
 8013998:	d00f      	beq.n	80139ba <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801399a:	4b17      	ldr	r3, [pc, #92]	@ (80139f8 <udp_input_local_match+0xc4>)
 801399c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801399e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139a2:	d00a      	beq.n	80139ba <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	681a      	ldr	r2, [r3, #0]
 80139a8:	4b13      	ldr	r3, [pc, #76]	@ (80139f8 <udp_input_local_match+0xc4>)
 80139aa:	695b      	ldr	r3, [r3, #20]
 80139ac:	405a      	eors	r2, r3
 80139ae:	68bb      	ldr	r3, [r7, #8]
 80139b0:	3308      	adds	r3, #8
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d110      	bne.n	80139dc <udp_input_local_match+0xa8>
          return 1;
 80139ba:	2301      	movs	r3, #1
 80139bc:	e00f      	b.n	80139de <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d009      	beq.n	80139d8 <udp_input_local_match+0xa4>
 80139c4:	68fb      	ldr	r3, [r7, #12]
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d005      	beq.n	80139d8 <udp_input_local_match+0xa4>
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	681a      	ldr	r2, [r3, #0]
 80139d0:	4b09      	ldr	r3, [pc, #36]	@ (80139f8 <udp_input_local_match+0xc4>)
 80139d2:	695b      	ldr	r3, [r3, #20]
 80139d4:	429a      	cmp	r2, r3
 80139d6:	d101      	bne.n	80139dc <udp_input_local_match+0xa8>
        return 1;
 80139d8:	2301      	movs	r3, #1
 80139da:	e000      	b.n	80139de <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80139dc:	2300      	movs	r3, #0
}
 80139de:	4618      	mov	r0, r3
 80139e0:	3710      	adds	r7, #16
 80139e2:	46bd      	mov	sp, r7
 80139e4:	bd80      	pop	{r7, pc}
 80139e6:	bf00      	nop
 80139e8:	0801a240 	.word	0x0801a240
 80139ec:	0801a270 	.word	0x0801a270
 80139f0:	0801a294 	.word	0x0801a294
 80139f4:	0801a2bc 	.word	0x0801a2bc
 80139f8:	20010908 	.word	0x20010908

080139fc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80139fc:	b590      	push	{r4, r7, lr}
 80139fe:	b08d      	sub	sp, #52	@ 0x34
 8013a00:	af02      	add	r7, sp, #8
 8013a02:	6078      	str	r0, [r7, #4]
 8013a04:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8013a06:	2300      	movs	r3, #0
 8013a08:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d105      	bne.n	8013a1c <udp_input+0x20>
 8013a10:	4b7c      	ldr	r3, [pc, #496]	@ (8013c04 <udp_input+0x208>)
 8013a12:	22cf      	movs	r2, #207	@ 0xcf
 8013a14:	497c      	ldr	r1, [pc, #496]	@ (8013c08 <udp_input+0x20c>)
 8013a16:	487d      	ldr	r0, [pc, #500]	@ (8013c0c <udp_input+0x210>)
 8013a18:	f002 fe26 	bl	8016668 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8013a1c:	683b      	ldr	r3, [r7, #0]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d105      	bne.n	8013a2e <udp_input+0x32>
 8013a22:	4b78      	ldr	r3, [pc, #480]	@ (8013c04 <udp_input+0x208>)
 8013a24:	22d0      	movs	r2, #208	@ 0xd0
 8013a26:	497a      	ldr	r1, [pc, #488]	@ (8013c10 <udp_input+0x214>)
 8013a28:	4878      	ldr	r0, [pc, #480]	@ (8013c0c <udp_input+0x210>)
 8013a2a:	f002 fe1d 	bl	8016668 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	895b      	ldrh	r3, [r3, #10]
 8013a32:	2b07      	cmp	r3, #7
 8013a34:	d803      	bhi.n	8013a3e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8013a36:	6878      	ldr	r0, [r7, #4]
 8013a38:	f7f9 fb06 	bl	800d048 <pbuf_free>
    goto end;
 8013a3c:	e0de      	b.n	8013bfc <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	685b      	ldr	r3, [r3, #4]
 8013a42:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8013a44:	4b73      	ldr	r3, [pc, #460]	@ (8013c14 <udp_input+0x218>)
 8013a46:	695b      	ldr	r3, [r3, #20]
 8013a48:	4a72      	ldr	r2, [pc, #456]	@ (8013c14 <udp_input+0x218>)
 8013a4a:	6812      	ldr	r2, [r2, #0]
 8013a4c:	4611      	mov	r1, r2
 8013a4e:	4618      	mov	r0, r3
 8013a50:	f001 fc88 	bl	8015364 <ip4_addr_isbroadcast_u32>
 8013a54:	4603      	mov	r3, r0
 8013a56:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8013a58:	697b      	ldr	r3, [r7, #20]
 8013a5a:	881b      	ldrh	r3, [r3, #0]
 8013a5c:	b29b      	uxth	r3, r3
 8013a5e:	4618      	mov	r0, r3
 8013a60:	f7f7 ff04 	bl	800b86c <lwip_htons>
 8013a64:	4603      	mov	r3, r0
 8013a66:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8013a68:	697b      	ldr	r3, [r7, #20]
 8013a6a:	885b      	ldrh	r3, [r3, #2]
 8013a6c:	b29b      	uxth	r3, r3
 8013a6e:	4618      	mov	r0, r3
 8013a70:	f7f7 fefc 	bl	800b86c <lwip_htons>
 8013a74:	4603      	mov	r3, r0
 8013a76:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8013a78:	2300      	movs	r3, #0
 8013a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8013a80:	2300      	movs	r3, #0
 8013a82:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013a84:	4b64      	ldr	r3, [pc, #400]	@ (8013c18 <udp_input+0x21c>)
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8013a8a:	e054      	b.n	8013b36 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8013a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a8e:	8a5b      	ldrh	r3, [r3, #18]
 8013a90:	89fa      	ldrh	r2, [r7, #14]
 8013a92:	429a      	cmp	r2, r3
 8013a94:	d14a      	bne.n	8013b2c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8013a96:	7cfb      	ldrb	r3, [r7, #19]
 8013a98:	461a      	mov	r2, r3
 8013a9a:	6839      	ldr	r1, [r7, #0]
 8013a9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013a9e:	f7ff ff49 	bl	8013934 <udp_input_local_match>
 8013aa2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	d041      	beq.n	8013b2c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8013aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013aaa:	7c1b      	ldrb	r3, [r3, #16]
 8013aac:	f003 0304 	and.w	r3, r3, #4
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d11d      	bne.n	8013af0 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8013ab4:	69fb      	ldr	r3, [r7, #28]
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d102      	bne.n	8013ac0 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8013aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013abc:	61fb      	str	r3, [r7, #28]
 8013abe:	e017      	b.n	8013af0 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8013ac0:	7cfb      	ldrb	r3, [r7, #19]
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d014      	beq.n	8013af0 <udp_input+0xf4>
 8013ac6:	4b53      	ldr	r3, [pc, #332]	@ (8013c14 <udp_input+0x218>)
 8013ac8:	695b      	ldr	r3, [r3, #20]
 8013aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ace:	d10f      	bne.n	8013af0 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8013ad0:	69fb      	ldr	r3, [r7, #28]
 8013ad2:	681a      	ldr	r2, [r3, #0]
 8013ad4:	683b      	ldr	r3, [r7, #0]
 8013ad6:	3304      	adds	r3, #4
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	429a      	cmp	r2, r3
 8013adc:	d008      	beq.n	8013af0 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8013ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ae0:	681a      	ldr	r2, [r3, #0]
 8013ae2:	683b      	ldr	r3, [r7, #0]
 8013ae4:	3304      	adds	r3, #4
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	429a      	cmp	r2, r3
 8013aea:	d101      	bne.n	8013af0 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8013aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013aee:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8013af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013af2:	8a9b      	ldrh	r3, [r3, #20]
 8013af4:	8a3a      	ldrh	r2, [r7, #16]
 8013af6:	429a      	cmp	r2, r3
 8013af8:	d118      	bne.n	8013b2c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013afc:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d005      	beq.n	8013b0e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8013b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b04:	685a      	ldr	r2, [r3, #4]
 8013b06:	4b43      	ldr	r3, [pc, #268]	@ (8013c14 <udp_input+0x218>)
 8013b08:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013b0a:	429a      	cmp	r2, r3
 8013b0c:	d10e      	bne.n	8013b2c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8013b0e:	6a3b      	ldr	r3, [r7, #32]
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d014      	beq.n	8013b3e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8013b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b16:	68da      	ldr	r2, [r3, #12]
 8013b18:	6a3b      	ldr	r3, [r7, #32]
 8013b1a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8013b1c:	4b3e      	ldr	r3, [pc, #248]	@ (8013c18 <udp_input+0x21c>)
 8013b1e:	681a      	ldr	r2, [r3, #0]
 8013b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b22:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8013b24:	4a3c      	ldr	r2, [pc, #240]	@ (8013c18 <udp_input+0x21c>)
 8013b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b28:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8013b2a:	e008      	b.n	8013b3e <udp_input+0x142>
      }
    }

    prev = pcb;
 8013b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b2e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b32:	68db      	ldr	r3, [r3, #12]
 8013b34:	627b      	str	r3, [r7, #36]	@ 0x24
 8013b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d1a7      	bne.n	8013a8c <udp_input+0x90>
 8013b3c:	e000      	b.n	8013b40 <udp_input+0x144>
        break;
 8013b3e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8013b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d101      	bne.n	8013b4a <udp_input+0x14e>
    pcb = uncon_pcb;
 8013b46:	69fb      	ldr	r3, [r7, #28]
 8013b48:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8013b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d002      	beq.n	8013b56 <udp_input+0x15a>
    for_us = 1;
 8013b50:	2301      	movs	r3, #1
 8013b52:	76fb      	strb	r3, [r7, #27]
 8013b54:	e00a      	b.n	8013b6c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8013b56:	683b      	ldr	r3, [r7, #0]
 8013b58:	3304      	adds	r3, #4
 8013b5a:	681a      	ldr	r2, [r3, #0]
 8013b5c:	4b2d      	ldr	r3, [pc, #180]	@ (8013c14 <udp_input+0x218>)
 8013b5e:	695b      	ldr	r3, [r3, #20]
 8013b60:	429a      	cmp	r2, r3
 8013b62:	bf0c      	ite	eq
 8013b64:	2301      	moveq	r3, #1
 8013b66:	2300      	movne	r3, #0
 8013b68:	b2db      	uxtb	r3, r3
 8013b6a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8013b6c:	7efb      	ldrb	r3, [r7, #27]
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d041      	beq.n	8013bf6 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8013b72:	2108      	movs	r1, #8
 8013b74:	6878      	ldr	r0, [r7, #4]
 8013b76:	f7f9 f9e1 	bl	800cf3c <pbuf_remove_header>
 8013b7a:	4603      	mov	r3, r0
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d00a      	beq.n	8013b96 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8013b80:	4b20      	ldr	r3, [pc, #128]	@ (8013c04 <udp_input+0x208>)
 8013b82:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8013b86:	4925      	ldr	r1, [pc, #148]	@ (8013c1c <udp_input+0x220>)
 8013b88:	4820      	ldr	r0, [pc, #128]	@ (8013c0c <udp_input+0x210>)
 8013b8a:	f002 fd6d 	bl	8016668 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8013b8e:	6878      	ldr	r0, [r7, #4]
 8013b90:	f7f9 fa5a 	bl	800d048 <pbuf_free>
      goto end;
 8013b94:	e032      	b.n	8013bfc <udp_input+0x200>
    }

    if (pcb != NULL) {
 8013b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d012      	beq.n	8013bc2 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8013b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b9e:	699b      	ldr	r3, [r3, #24]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d00a      	beq.n	8013bba <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8013ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ba6:	699c      	ldr	r4, [r3, #24]
 8013ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013baa:	69d8      	ldr	r0, [r3, #28]
 8013bac:	8a3b      	ldrh	r3, [r7, #16]
 8013bae:	9300      	str	r3, [sp, #0]
 8013bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8013c20 <udp_input+0x224>)
 8013bb2:	687a      	ldr	r2, [r7, #4]
 8013bb4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013bb6:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8013bb8:	e021      	b.n	8013bfe <udp_input+0x202>
        pbuf_free(p);
 8013bba:	6878      	ldr	r0, [r7, #4]
 8013bbc:	f7f9 fa44 	bl	800d048 <pbuf_free>
        goto end;
 8013bc0:	e01c      	b.n	8013bfc <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8013bc2:	7cfb      	ldrb	r3, [r7, #19]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d112      	bne.n	8013bee <udp_input+0x1f2>
 8013bc8:	4b12      	ldr	r3, [pc, #72]	@ (8013c14 <udp_input+0x218>)
 8013bca:	695b      	ldr	r3, [r3, #20]
 8013bcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013bd0:	2be0      	cmp	r3, #224	@ 0xe0
 8013bd2:	d00c      	beq.n	8013bee <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8013bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8013c14 <udp_input+0x218>)
 8013bd6:	899b      	ldrh	r3, [r3, #12]
 8013bd8:	3308      	adds	r3, #8
 8013bda:	b29b      	uxth	r3, r3
 8013bdc:	b21b      	sxth	r3, r3
 8013bde:	4619      	mov	r1, r3
 8013be0:	6878      	ldr	r0, [r7, #4]
 8013be2:	f7f9 fa1e 	bl	800d022 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8013be6:	2103      	movs	r1, #3
 8013be8:	6878      	ldr	r0, [r7, #4]
 8013bea:	f001 f89b 	bl	8014d24 <icmp_dest_unreach>
      pbuf_free(p);
 8013bee:	6878      	ldr	r0, [r7, #4]
 8013bf0:	f7f9 fa2a 	bl	800d048 <pbuf_free>
  return;
 8013bf4:	e003      	b.n	8013bfe <udp_input+0x202>
    pbuf_free(p);
 8013bf6:	6878      	ldr	r0, [r7, #4]
 8013bf8:	f7f9 fa26 	bl	800d048 <pbuf_free>
  return;
 8013bfc:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8013bfe:	372c      	adds	r7, #44	@ 0x2c
 8013c00:	46bd      	mov	sp, r7
 8013c02:	bd90      	pop	{r4, r7, pc}
 8013c04:	0801a240 	.word	0x0801a240
 8013c08:	0801a2e4 	.word	0x0801a2e4
 8013c0c:	0801a294 	.word	0x0801a294
 8013c10:	0801a2fc 	.word	0x0801a2fc
 8013c14:	20010908 	.word	0x20010908
 8013c18:	20013a64 	.word	0x20013a64
 8013c1c:	0801a318 	.word	0x0801a318
 8013c20:	20010918 	.word	0x20010918

08013c24 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013c24:	b480      	push	{r7}
 8013c26:	b085      	sub	sp, #20
 8013c28:	af00      	add	r7, sp, #0
 8013c2a:	6078      	str	r0, [r7, #4]
 8013c2c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d01e      	beq.n	8013c72 <udp_netif_ip_addr_changed+0x4e>
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d01a      	beq.n	8013c72 <udp_netif_ip_addr_changed+0x4e>
 8013c3c:	683b      	ldr	r3, [r7, #0]
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	d017      	beq.n	8013c72 <udp_netif_ip_addr_changed+0x4e>
 8013c42:	683b      	ldr	r3, [r7, #0]
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	d013      	beq.n	8013c72 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8013c80 <udp_netif_ip_addr_changed+0x5c>)
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	60fb      	str	r3, [r7, #12]
 8013c50:	e00c      	b.n	8013c6c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	681a      	ldr	r2, [r3, #0]
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	681b      	ldr	r3, [r3, #0]
 8013c5a:	429a      	cmp	r2, r3
 8013c5c:	d103      	bne.n	8013c66 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8013c5e:	683b      	ldr	r3, [r7, #0]
 8013c60:	681a      	ldr	r2, [r3, #0]
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	68db      	ldr	r3, [r3, #12]
 8013c6a:	60fb      	str	r3, [r7, #12]
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d1ef      	bne.n	8013c52 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8013c72:	bf00      	nop
 8013c74:	3714      	adds	r7, #20
 8013c76:	46bd      	mov	sp, r7
 8013c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c7c:	4770      	bx	lr
 8013c7e:	bf00      	nop
 8013c80:	20013a64 	.word	0x20013a64

08013c84 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8013c84:	b580      	push	{r7, lr}
 8013c86:	b082      	sub	sp, #8
 8013c88:	af00      	add	r7, sp, #0
 8013c8a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8013c8c:	4915      	ldr	r1, [pc, #84]	@ (8013ce4 <etharp_free_entry+0x60>)
 8013c8e:	687a      	ldr	r2, [r7, #4]
 8013c90:	4613      	mov	r3, r2
 8013c92:	005b      	lsls	r3, r3, #1
 8013c94:	4413      	add	r3, r2
 8013c96:	00db      	lsls	r3, r3, #3
 8013c98:	440b      	add	r3, r1
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d013      	beq.n	8013cc8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8013ca0:	4910      	ldr	r1, [pc, #64]	@ (8013ce4 <etharp_free_entry+0x60>)
 8013ca2:	687a      	ldr	r2, [r7, #4]
 8013ca4:	4613      	mov	r3, r2
 8013ca6:	005b      	lsls	r3, r3, #1
 8013ca8:	4413      	add	r3, r2
 8013caa:	00db      	lsls	r3, r3, #3
 8013cac:	440b      	add	r3, r1
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	4618      	mov	r0, r3
 8013cb2:	f7f9 f9c9 	bl	800d048 <pbuf_free>
    arp_table[i].q = NULL;
 8013cb6:	490b      	ldr	r1, [pc, #44]	@ (8013ce4 <etharp_free_entry+0x60>)
 8013cb8:	687a      	ldr	r2, [r7, #4]
 8013cba:	4613      	mov	r3, r2
 8013cbc:	005b      	lsls	r3, r3, #1
 8013cbe:	4413      	add	r3, r2
 8013cc0:	00db      	lsls	r3, r3, #3
 8013cc2:	440b      	add	r3, r1
 8013cc4:	2200      	movs	r2, #0
 8013cc6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8013cc8:	4906      	ldr	r1, [pc, #24]	@ (8013ce4 <etharp_free_entry+0x60>)
 8013cca:	687a      	ldr	r2, [r7, #4]
 8013ccc:	4613      	mov	r3, r2
 8013cce:	005b      	lsls	r3, r3, #1
 8013cd0:	4413      	add	r3, r2
 8013cd2:	00db      	lsls	r3, r3, #3
 8013cd4:	440b      	add	r3, r1
 8013cd6:	3314      	adds	r3, #20
 8013cd8:	2200      	movs	r2, #0
 8013cda:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8013cdc:	bf00      	nop
 8013cde:	3708      	adds	r7, #8
 8013ce0:	46bd      	mov	sp, r7
 8013ce2:	bd80      	pop	{r7, pc}
 8013ce4:	20013a68 	.word	0x20013a68

08013ce8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8013ce8:	b580      	push	{r7, lr}
 8013cea:	b082      	sub	sp, #8
 8013cec:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013cee:	2300      	movs	r3, #0
 8013cf0:	607b      	str	r3, [r7, #4]
 8013cf2:	e096      	b.n	8013e22 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8013cf4:	494f      	ldr	r1, [pc, #316]	@ (8013e34 <etharp_tmr+0x14c>)
 8013cf6:	687a      	ldr	r2, [r7, #4]
 8013cf8:	4613      	mov	r3, r2
 8013cfa:	005b      	lsls	r3, r3, #1
 8013cfc:	4413      	add	r3, r2
 8013cfe:	00db      	lsls	r3, r3, #3
 8013d00:	440b      	add	r3, r1
 8013d02:	3314      	adds	r3, #20
 8013d04:	781b      	ldrb	r3, [r3, #0]
 8013d06:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8013d08:	78fb      	ldrb	r3, [r7, #3]
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	f000 8086 	beq.w	8013e1c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8013d10:	4948      	ldr	r1, [pc, #288]	@ (8013e34 <etharp_tmr+0x14c>)
 8013d12:	687a      	ldr	r2, [r7, #4]
 8013d14:	4613      	mov	r3, r2
 8013d16:	005b      	lsls	r3, r3, #1
 8013d18:	4413      	add	r3, r2
 8013d1a:	00db      	lsls	r3, r3, #3
 8013d1c:	440b      	add	r3, r1
 8013d1e:	3312      	adds	r3, #18
 8013d20:	881b      	ldrh	r3, [r3, #0]
 8013d22:	3301      	adds	r3, #1
 8013d24:	b298      	uxth	r0, r3
 8013d26:	4943      	ldr	r1, [pc, #268]	@ (8013e34 <etharp_tmr+0x14c>)
 8013d28:	687a      	ldr	r2, [r7, #4]
 8013d2a:	4613      	mov	r3, r2
 8013d2c:	005b      	lsls	r3, r3, #1
 8013d2e:	4413      	add	r3, r2
 8013d30:	00db      	lsls	r3, r3, #3
 8013d32:	440b      	add	r3, r1
 8013d34:	3312      	adds	r3, #18
 8013d36:	4602      	mov	r2, r0
 8013d38:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8013d3a:	493e      	ldr	r1, [pc, #248]	@ (8013e34 <etharp_tmr+0x14c>)
 8013d3c:	687a      	ldr	r2, [r7, #4]
 8013d3e:	4613      	mov	r3, r2
 8013d40:	005b      	lsls	r3, r3, #1
 8013d42:	4413      	add	r3, r2
 8013d44:	00db      	lsls	r3, r3, #3
 8013d46:	440b      	add	r3, r1
 8013d48:	3312      	adds	r3, #18
 8013d4a:	881b      	ldrh	r3, [r3, #0]
 8013d4c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8013d50:	d215      	bcs.n	8013d7e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8013d52:	4938      	ldr	r1, [pc, #224]	@ (8013e34 <etharp_tmr+0x14c>)
 8013d54:	687a      	ldr	r2, [r7, #4]
 8013d56:	4613      	mov	r3, r2
 8013d58:	005b      	lsls	r3, r3, #1
 8013d5a:	4413      	add	r3, r2
 8013d5c:	00db      	lsls	r3, r3, #3
 8013d5e:	440b      	add	r3, r1
 8013d60:	3314      	adds	r3, #20
 8013d62:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8013d64:	2b01      	cmp	r3, #1
 8013d66:	d10e      	bne.n	8013d86 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8013d68:	4932      	ldr	r1, [pc, #200]	@ (8013e34 <etharp_tmr+0x14c>)
 8013d6a:	687a      	ldr	r2, [r7, #4]
 8013d6c:	4613      	mov	r3, r2
 8013d6e:	005b      	lsls	r3, r3, #1
 8013d70:	4413      	add	r3, r2
 8013d72:	00db      	lsls	r3, r3, #3
 8013d74:	440b      	add	r3, r1
 8013d76:	3312      	adds	r3, #18
 8013d78:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8013d7a:	2b04      	cmp	r3, #4
 8013d7c:	d903      	bls.n	8013d86 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8013d7e:	6878      	ldr	r0, [r7, #4]
 8013d80:	f7ff ff80 	bl	8013c84 <etharp_free_entry>
 8013d84:	e04a      	b.n	8013e1c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8013d86:	492b      	ldr	r1, [pc, #172]	@ (8013e34 <etharp_tmr+0x14c>)
 8013d88:	687a      	ldr	r2, [r7, #4]
 8013d8a:	4613      	mov	r3, r2
 8013d8c:	005b      	lsls	r3, r3, #1
 8013d8e:	4413      	add	r3, r2
 8013d90:	00db      	lsls	r3, r3, #3
 8013d92:	440b      	add	r3, r1
 8013d94:	3314      	adds	r3, #20
 8013d96:	781b      	ldrb	r3, [r3, #0]
 8013d98:	2b03      	cmp	r3, #3
 8013d9a:	d10a      	bne.n	8013db2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8013d9c:	4925      	ldr	r1, [pc, #148]	@ (8013e34 <etharp_tmr+0x14c>)
 8013d9e:	687a      	ldr	r2, [r7, #4]
 8013da0:	4613      	mov	r3, r2
 8013da2:	005b      	lsls	r3, r3, #1
 8013da4:	4413      	add	r3, r2
 8013da6:	00db      	lsls	r3, r3, #3
 8013da8:	440b      	add	r3, r1
 8013daa:	3314      	adds	r3, #20
 8013dac:	2204      	movs	r2, #4
 8013dae:	701a      	strb	r2, [r3, #0]
 8013db0:	e034      	b.n	8013e1c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8013db2:	4920      	ldr	r1, [pc, #128]	@ (8013e34 <etharp_tmr+0x14c>)
 8013db4:	687a      	ldr	r2, [r7, #4]
 8013db6:	4613      	mov	r3, r2
 8013db8:	005b      	lsls	r3, r3, #1
 8013dba:	4413      	add	r3, r2
 8013dbc:	00db      	lsls	r3, r3, #3
 8013dbe:	440b      	add	r3, r1
 8013dc0:	3314      	adds	r3, #20
 8013dc2:	781b      	ldrb	r3, [r3, #0]
 8013dc4:	2b04      	cmp	r3, #4
 8013dc6:	d10a      	bne.n	8013dde <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8013dc8:	491a      	ldr	r1, [pc, #104]	@ (8013e34 <etharp_tmr+0x14c>)
 8013dca:	687a      	ldr	r2, [r7, #4]
 8013dcc:	4613      	mov	r3, r2
 8013dce:	005b      	lsls	r3, r3, #1
 8013dd0:	4413      	add	r3, r2
 8013dd2:	00db      	lsls	r3, r3, #3
 8013dd4:	440b      	add	r3, r1
 8013dd6:	3314      	adds	r3, #20
 8013dd8:	2202      	movs	r2, #2
 8013dda:	701a      	strb	r2, [r3, #0]
 8013ddc:	e01e      	b.n	8013e1c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8013dde:	4915      	ldr	r1, [pc, #84]	@ (8013e34 <etharp_tmr+0x14c>)
 8013de0:	687a      	ldr	r2, [r7, #4]
 8013de2:	4613      	mov	r3, r2
 8013de4:	005b      	lsls	r3, r3, #1
 8013de6:	4413      	add	r3, r2
 8013de8:	00db      	lsls	r3, r3, #3
 8013dea:	440b      	add	r3, r1
 8013dec:	3314      	adds	r3, #20
 8013dee:	781b      	ldrb	r3, [r3, #0]
 8013df0:	2b01      	cmp	r3, #1
 8013df2:	d113      	bne.n	8013e1c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8013df4:	490f      	ldr	r1, [pc, #60]	@ (8013e34 <etharp_tmr+0x14c>)
 8013df6:	687a      	ldr	r2, [r7, #4]
 8013df8:	4613      	mov	r3, r2
 8013dfa:	005b      	lsls	r3, r3, #1
 8013dfc:	4413      	add	r3, r2
 8013dfe:	00db      	lsls	r3, r3, #3
 8013e00:	440b      	add	r3, r1
 8013e02:	3308      	adds	r3, #8
 8013e04:	6818      	ldr	r0, [r3, #0]
 8013e06:	687a      	ldr	r2, [r7, #4]
 8013e08:	4613      	mov	r3, r2
 8013e0a:	005b      	lsls	r3, r3, #1
 8013e0c:	4413      	add	r3, r2
 8013e0e:	00db      	lsls	r3, r3, #3
 8013e10:	4a08      	ldr	r2, [pc, #32]	@ (8013e34 <etharp_tmr+0x14c>)
 8013e12:	4413      	add	r3, r2
 8013e14:	3304      	adds	r3, #4
 8013e16:	4619      	mov	r1, r3
 8013e18:	f000 fe6e 	bl	8014af8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	3301      	adds	r3, #1
 8013e20:	607b      	str	r3, [r7, #4]
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	2b09      	cmp	r3, #9
 8013e26:	f77f af65 	ble.w	8013cf4 <etharp_tmr+0xc>
      }
    }
  }
}
 8013e2a:	bf00      	nop
 8013e2c:	bf00      	nop
 8013e2e:	3708      	adds	r7, #8
 8013e30:	46bd      	mov	sp, r7
 8013e32:	bd80      	pop	{r7, pc}
 8013e34:	20013a68 	.word	0x20013a68

08013e38 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b08a      	sub	sp, #40	@ 0x28
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	60f8      	str	r0, [r7, #12]
 8013e40:	460b      	mov	r3, r1
 8013e42:	607a      	str	r2, [r7, #4]
 8013e44:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8013e46:	230a      	movs	r3, #10
 8013e48:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8013e4a:	230a      	movs	r3, #10
 8013e4c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8013e4e:	230a      	movs	r3, #10
 8013e50:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8013e52:	2300      	movs	r3, #0
 8013e54:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8013e56:	230a      	movs	r3, #10
 8013e58:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	83bb      	strh	r3, [r7, #28]
 8013e5e:	2300      	movs	r3, #0
 8013e60:	837b      	strh	r3, [r7, #26]
 8013e62:	2300      	movs	r3, #0
 8013e64:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013e66:	2300      	movs	r3, #0
 8013e68:	843b      	strh	r3, [r7, #32]
 8013e6a:	e0ae      	b.n	8013fca <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8013e6c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013e70:	49a6      	ldr	r1, [pc, #664]	@ (801410c <etharp_find_entry+0x2d4>)
 8013e72:	4613      	mov	r3, r2
 8013e74:	005b      	lsls	r3, r3, #1
 8013e76:	4413      	add	r3, r2
 8013e78:	00db      	lsls	r3, r3, #3
 8013e7a:	440b      	add	r3, r1
 8013e7c:	3314      	adds	r3, #20
 8013e7e:	781b      	ldrb	r3, [r3, #0]
 8013e80:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8013e82:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013e86:	2b0a      	cmp	r3, #10
 8013e88:	d105      	bne.n	8013e96 <etharp_find_entry+0x5e>
 8013e8a:	7dfb      	ldrb	r3, [r7, #23]
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	d102      	bne.n	8013e96 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8013e90:	8c3b      	ldrh	r3, [r7, #32]
 8013e92:	847b      	strh	r3, [r7, #34]	@ 0x22
 8013e94:	e095      	b.n	8013fc2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8013e96:	7dfb      	ldrb	r3, [r7, #23]
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	f000 8092 	beq.w	8013fc2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8013e9e:	7dfb      	ldrb	r3, [r7, #23]
 8013ea0:	2b01      	cmp	r3, #1
 8013ea2:	d009      	beq.n	8013eb8 <etharp_find_entry+0x80>
 8013ea4:	7dfb      	ldrb	r3, [r7, #23]
 8013ea6:	2b01      	cmp	r3, #1
 8013ea8:	d806      	bhi.n	8013eb8 <etharp_find_entry+0x80>
 8013eaa:	4b99      	ldr	r3, [pc, #612]	@ (8014110 <etharp_find_entry+0x2d8>)
 8013eac:	f240 1223 	movw	r2, #291	@ 0x123
 8013eb0:	4998      	ldr	r1, [pc, #608]	@ (8014114 <etharp_find_entry+0x2dc>)
 8013eb2:	4899      	ldr	r0, [pc, #612]	@ (8014118 <etharp_find_entry+0x2e0>)
 8013eb4:	f002 fbd8 	bl	8016668 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8013eb8:	68fb      	ldr	r3, [r7, #12]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d020      	beq.n	8013f00 <etharp_find_entry+0xc8>
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	6819      	ldr	r1, [r3, #0]
 8013ec2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013ec6:	4891      	ldr	r0, [pc, #580]	@ (801410c <etharp_find_entry+0x2d4>)
 8013ec8:	4613      	mov	r3, r2
 8013eca:	005b      	lsls	r3, r3, #1
 8013ecc:	4413      	add	r3, r2
 8013ece:	00db      	lsls	r3, r3, #3
 8013ed0:	4403      	add	r3, r0
 8013ed2:	3304      	adds	r3, #4
 8013ed4:	681b      	ldr	r3, [r3, #0]
 8013ed6:	4299      	cmp	r1, r3
 8013ed8:	d112      	bne.n	8013f00 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d00c      	beq.n	8013efa <etharp_find_entry+0xc2>
 8013ee0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013ee4:	4989      	ldr	r1, [pc, #548]	@ (801410c <etharp_find_entry+0x2d4>)
 8013ee6:	4613      	mov	r3, r2
 8013ee8:	005b      	lsls	r3, r3, #1
 8013eea:	4413      	add	r3, r2
 8013eec:	00db      	lsls	r3, r3, #3
 8013eee:	440b      	add	r3, r1
 8013ef0:	3308      	adds	r3, #8
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	687a      	ldr	r2, [r7, #4]
 8013ef6:	429a      	cmp	r2, r3
 8013ef8:	d102      	bne.n	8013f00 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8013efa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013efe:	e100      	b.n	8014102 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8013f00:	7dfb      	ldrb	r3, [r7, #23]
 8013f02:	2b01      	cmp	r3, #1
 8013f04:	d140      	bne.n	8013f88 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8013f06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013f0a:	4980      	ldr	r1, [pc, #512]	@ (801410c <etharp_find_entry+0x2d4>)
 8013f0c:	4613      	mov	r3, r2
 8013f0e:	005b      	lsls	r3, r3, #1
 8013f10:	4413      	add	r3, r2
 8013f12:	00db      	lsls	r3, r3, #3
 8013f14:	440b      	add	r3, r1
 8013f16:	681b      	ldr	r3, [r3, #0]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d01a      	beq.n	8013f52 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8013f1c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013f20:	497a      	ldr	r1, [pc, #488]	@ (801410c <etharp_find_entry+0x2d4>)
 8013f22:	4613      	mov	r3, r2
 8013f24:	005b      	lsls	r3, r3, #1
 8013f26:	4413      	add	r3, r2
 8013f28:	00db      	lsls	r3, r3, #3
 8013f2a:	440b      	add	r3, r1
 8013f2c:	3312      	adds	r3, #18
 8013f2e:	881b      	ldrh	r3, [r3, #0]
 8013f30:	8bba      	ldrh	r2, [r7, #28]
 8013f32:	429a      	cmp	r2, r3
 8013f34:	d845      	bhi.n	8013fc2 <etharp_find_entry+0x18a>
            old_queue = i;
 8013f36:	8c3b      	ldrh	r3, [r7, #32]
 8013f38:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8013f3a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013f3e:	4973      	ldr	r1, [pc, #460]	@ (801410c <etharp_find_entry+0x2d4>)
 8013f40:	4613      	mov	r3, r2
 8013f42:	005b      	lsls	r3, r3, #1
 8013f44:	4413      	add	r3, r2
 8013f46:	00db      	lsls	r3, r3, #3
 8013f48:	440b      	add	r3, r1
 8013f4a:	3312      	adds	r3, #18
 8013f4c:	881b      	ldrh	r3, [r3, #0]
 8013f4e:	83bb      	strh	r3, [r7, #28]
 8013f50:	e037      	b.n	8013fc2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8013f52:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013f56:	496d      	ldr	r1, [pc, #436]	@ (801410c <etharp_find_entry+0x2d4>)
 8013f58:	4613      	mov	r3, r2
 8013f5a:	005b      	lsls	r3, r3, #1
 8013f5c:	4413      	add	r3, r2
 8013f5e:	00db      	lsls	r3, r3, #3
 8013f60:	440b      	add	r3, r1
 8013f62:	3312      	adds	r3, #18
 8013f64:	881b      	ldrh	r3, [r3, #0]
 8013f66:	8b7a      	ldrh	r2, [r7, #26]
 8013f68:	429a      	cmp	r2, r3
 8013f6a:	d82a      	bhi.n	8013fc2 <etharp_find_entry+0x18a>
            old_pending = i;
 8013f6c:	8c3b      	ldrh	r3, [r7, #32]
 8013f6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8013f70:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013f74:	4965      	ldr	r1, [pc, #404]	@ (801410c <etharp_find_entry+0x2d4>)
 8013f76:	4613      	mov	r3, r2
 8013f78:	005b      	lsls	r3, r3, #1
 8013f7a:	4413      	add	r3, r2
 8013f7c:	00db      	lsls	r3, r3, #3
 8013f7e:	440b      	add	r3, r1
 8013f80:	3312      	adds	r3, #18
 8013f82:	881b      	ldrh	r3, [r3, #0]
 8013f84:	837b      	strh	r3, [r7, #26]
 8013f86:	e01c      	b.n	8013fc2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8013f88:	7dfb      	ldrb	r3, [r7, #23]
 8013f8a:	2b01      	cmp	r3, #1
 8013f8c:	d919      	bls.n	8013fc2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8013f8e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013f92:	495e      	ldr	r1, [pc, #376]	@ (801410c <etharp_find_entry+0x2d4>)
 8013f94:	4613      	mov	r3, r2
 8013f96:	005b      	lsls	r3, r3, #1
 8013f98:	4413      	add	r3, r2
 8013f9a:	00db      	lsls	r3, r3, #3
 8013f9c:	440b      	add	r3, r1
 8013f9e:	3312      	adds	r3, #18
 8013fa0:	881b      	ldrh	r3, [r3, #0]
 8013fa2:	8b3a      	ldrh	r2, [r7, #24]
 8013fa4:	429a      	cmp	r2, r3
 8013fa6:	d80c      	bhi.n	8013fc2 <etharp_find_entry+0x18a>
            old_stable = i;
 8013fa8:	8c3b      	ldrh	r3, [r7, #32]
 8013faa:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8013fac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013fb0:	4956      	ldr	r1, [pc, #344]	@ (801410c <etharp_find_entry+0x2d4>)
 8013fb2:	4613      	mov	r3, r2
 8013fb4:	005b      	lsls	r3, r3, #1
 8013fb6:	4413      	add	r3, r2
 8013fb8:	00db      	lsls	r3, r3, #3
 8013fba:	440b      	add	r3, r1
 8013fbc:	3312      	adds	r3, #18
 8013fbe:	881b      	ldrh	r3, [r3, #0]
 8013fc0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013fc2:	8c3b      	ldrh	r3, [r7, #32]
 8013fc4:	3301      	adds	r3, #1
 8013fc6:	b29b      	uxth	r3, r3
 8013fc8:	843b      	strh	r3, [r7, #32]
 8013fca:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013fce:	2b09      	cmp	r3, #9
 8013fd0:	f77f af4c 	ble.w	8013e6c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8013fd4:	7afb      	ldrb	r3, [r7, #11]
 8013fd6:	f003 0302 	and.w	r3, r3, #2
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d108      	bne.n	8013ff0 <etharp_find_entry+0x1b8>
 8013fde:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013fe2:	2b0a      	cmp	r3, #10
 8013fe4:	d107      	bne.n	8013ff6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8013fe6:	7afb      	ldrb	r3, [r7, #11]
 8013fe8:	f003 0301 	and.w	r3, r3, #1
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d102      	bne.n	8013ff6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8013ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8013ff4:	e085      	b.n	8014102 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8013ff6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013ffa:	2b09      	cmp	r3, #9
 8013ffc:	dc02      	bgt.n	8014004 <etharp_find_entry+0x1cc>
    i = empty;
 8013ffe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014000:	843b      	strh	r3, [r7, #32]
 8014002:	e039      	b.n	8014078 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8014004:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8014008:	2b09      	cmp	r3, #9
 801400a:	dc14      	bgt.n	8014036 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801400c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801400e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8014010:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014014:	493d      	ldr	r1, [pc, #244]	@ (801410c <etharp_find_entry+0x2d4>)
 8014016:	4613      	mov	r3, r2
 8014018:	005b      	lsls	r3, r3, #1
 801401a:	4413      	add	r3, r2
 801401c:	00db      	lsls	r3, r3, #3
 801401e:	440b      	add	r3, r1
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	2b00      	cmp	r3, #0
 8014024:	d018      	beq.n	8014058 <etharp_find_entry+0x220>
 8014026:	4b3a      	ldr	r3, [pc, #232]	@ (8014110 <etharp_find_entry+0x2d8>)
 8014028:	f240 126d 	movw	r2, #365	@ 0x16d
 801402c:	493b      	ldr	r1, [pc, #236]	@ (801411c <etharp_find_entry+0x2e4>)
 801402e:	483a      	ldr	r0, [pc, #232]	@ (8014118 <etharp_find_entry+0x2e0>)
 8014030:	f002 fb1a 	bl	8016668 <iprintf>
 8014034:	e010      	b.n	8014058 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8014036:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801403a:	2b09      	cmp	r3, #9
 801403c:	dc02      	bgt.n	8014044 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801403e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014040:	843b      	strh	r3, [r7, #32]
 8014042:	e009      	b.n	8014058 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8014044:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8014048:	2b09      	cmp	r3, #9
 801404a:	dc02      	bgt.n	8014052 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801404c:	8bfb      	ldrh	r3, [r7, #30]
 801404e:	843b      	strh	r3, [r7, #32]
 8014050:	e002      	b.n	8014058 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8014052:	f04f 33ff 	mov.w	r3, #4294967295
 8014056:	e054      	b.n	8014102 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8014058:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801405c:	2b09      	cmp	r3, #9
 801405e:	dd06      	ble.n	801406e <etharp_find_entry+0x236>
 8014060:	4b2b      	ldr	r3, [pc, #172]	@ (8014110 <etharp_find_entry+0x2d8>)
 8014062:	f240 127f 	movw	r2, #383	@ 0x17f
 8014066:	492e      	ldr	r1, [pc, #184]	@ (8014120 <etharp_find_entry+0x2e8>)
 8014068:	482b      	ldr	r0, [pc, #172]	@ (8014118 <etharp_find_entry+0x2e0>)
 801406a:	f002 fafd 	bl	8016668 <iprintf>
    etharp_free_entry(i);
 801406e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014072:	4618      	mov	r0, r3
 8014074:	f7ff fe06 	bl	8013c84 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8014078:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801407c:	2b09      	cmp	r3, #9
 801407e:	dd06      	ble.n	801408e <etharp_find_entry+0x256>
 8014080:	4b23      	ldr	r3, [pc, #140]	@ (8014110 <etharp_find_entry+0x2d8>)
 8014082:	f240 1283 	movw	r2, #387	@ 0x183
 8014086:	4926      	ldr	r1, [pc, #152]	@ (8014120 <etharp_find_entry+0x2e8>)
 8014088:	4823      	ldr	r0, [pc, #140]	@ (8014118 <etharp_find_entry+0x2e0>)
 801408a:	f002 faed 	bl	8016668 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801408e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014092:	491e      	ldr	r1, [pc, #120]	@ (801410c <etharp_find_entry+0x2d4>)
 8014094:	4613      	mov	r3, r2
 8014096:	005b      	lsls	r3, r3, #1
 8014098:	4413      	add	r3, r2
 801409a:	00db      	lsls	r3, r3, #3
 801409c:	440b      	add	r3, r1
 801409e:	3314      	adds	r3, #20
 80140a0:	781b      	ldrb	r3, [r3, #0]
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d006      	beq.n	80140b4 <etharp_find_entry+0x27c>
 80140a6:	4b1a      	ldr	r3, [pc, #104]	@ (8014110 <etharp_find_entry+0x2d8>)
 80140a8:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80140ac:	491d      	ldr	r1, [pc, #116]	@ (8014124 <etharp_find_entry+0x2ec>)
 80140ae:	481a      	ldr	r0, [pc, #104]	@ (8014118 <etharp_find_entry+0x2e0>)
 80140b0:	f002 fada 	bl	8016668 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d00b      	beq.n	80140d2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80140ba:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80140be:	68fb      	ldr	r3, [r7, #12]
 80140c0:	6819      	ldr	r1, [r3, #0]
 80140c2:	4812      	ldr	r0, [pc, #72]	@ (801410c <etharp_find_entry+0x2d4>)
 80140c4:	4613      	mov	r3, r2
 80140c6:	005b      	lsls	r3, r3, #1
 80140c8:	4413      	add	r3, r2
 80140ca:	00db      	lsls	r3, r3, #3
 80140cc:	4403      	add	r3, r0
 80140ce:	3304      	adds	r3, #4
 80140d0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80140d2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80140d6:	490d      	ldr	r1, [pc, #52]	@ (801410c <etharp_find_entry+0x2d4>)
 80140d8:	4613      	mov	r3, r2
 80140da:	005b      	lsls	r3, r3, #1
 80140dc:	4413      	add	r3, r2
 80140de:	00db      	lsls	r3, r3, #3
 80140e0:	440b      	add	r3, r1
 80140e2:	3312      	adds	r3, #18
 80140e4:	2200      	movs	r2, #0
 80140e6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80140e8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80140ec:	4907      	ldr	r1, [pc, #28]	@ (801410c <etharp_find_entry+0x2d4>)
 80140ee:	4613      	mov	r3, r2
 80140f0:	005b      	lsls	r3, r3, #1
 80140f2:	4413      	add	r3, r2
 80140f4:	00db      	lsls	r3, r3, #3
 80140f6:	440b      	add	r3, r1
 80140f8:	3308      	adds	r3, #8
 80140fa:	687a      	ldr	r2, [r7, #4]
 80140fc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 80140fe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8014102:	4618      	mov	r0, r3
 8014104:	3728      	adds	r7, #40	@ 0x28
 8014106:	46bd      	mov	sp, r7
 8014108:	bd80      	pop	{r7, pc}
 801410a:	bf00      	nop
 801410c:	20013a68 	.word	0x20013a68
 8014110:	0801a5a4 	.word	0x0801a5a4
 8014114:	0801a5dc 	.word	0x0801a5dc
 8014118:	0801a61c 	.word	0x0801a61c
 801411c:	0801a644 	.word	0x0801a644
 8014120:	0801a65c 	.word	0x0801a65c
 8014124:	0801a670 	.word	0x0801a670

08014128 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b088      	sub	sp, #32
 801412c:	af02      	add	r7, sp, #8
 801412e:	60f8      	str	r0, [r7, #12]
 8014130:	60b9      	str	r1, [r7, #8]
 8014132:	607a      	str	r2, [r7, #4]
 8014134:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8014136:	68fb      	ldr	r3, [r7, #12]
 8014138:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801413c:	2b06      	cmp	r3, #6
 801413e:	d006      	beq.n	801414e <etharp_update_arp_entry+0x26>
 8014140:	4b48      	ldr	r3, [pc, #288]	@ (8014264 <etharp_update_arp_entry+0x13c>)
 8014142:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8014146:	4948      	ldr	r1, [pc, #288]	@ (8014268 <etharp_update_arp_entry+0x140>)
 8014148:	4848      	ldr	r0, [pc, #288]	@ (801426c <etharp_update_arp_entry+0x144>)
 801414a:	f002 fa8d 	bl	8016668 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801414e:	68bb      	ldr	r3, [r7, #8]
 8014150:	2b00      	cmp	r3, #0
 8014152:	d012      	beq.n	801417a <etharp_update_arp_entry+0x52>
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d00e      	beq.n	801417a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801415c:	68bb      	ldr	r3, [r7, #8]
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	68f9      	ldr	r1, [r7, #12]
 8014162:	4618      	mov	r0, r3
 8014164:	f001 f8fe 	bl	8015364 <ip4_addr_isbroadcast_u32>
 8014168:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801416a:	2b00      	cmp	r3, #0
 801416c:	d105      	bne.n	801417a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801416e:	68bb      	ldr	r3, [r7, #8]
 8014170:	681b      	ldr	r3, [r3, #0]
 8014172:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8014176:	2be0      	cmp	r3, #224	@ 0xe0
 8014178:	d102      	bne.n	8014180 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801417a:	f06f 030f 	mvn.w	r3, #15
 801417e:	e06c      	b.n	801425a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8014180:	78fb      	ldrb	r3, [r7, #3]
 8014182:	68fa      	ldr	r2, [r7, #12]
 8014184:	4619      	mov	r1, r3
 8014186:	68b8      	ldr	r0, [r7, #8]
 8014188:	f7ff fe56 	bl	8013e38 <etharp_find_entry>
 801418c:	4603      	mov	r3, r0
 801418e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8014190:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8014194:	2b00      	cmp	r3, #0
 8014196:	da02      	bge.n	801419e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8014198:	8afb      	ldrh	r3, [r7, #22]
 801419a:	b25b      	sxtb	r3, r3
 801419c:	e05d      	b.n	801425a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801419e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80141a2:	4933      	ldr	r1, [pc, #204]	@ (8014270 <etharp_update_arp_entry+0x148>)
 80141a4:	4613      	mov	r3, r2
 80141a6:	005b      	lsls	r3, r3, #1
 80141a8:	4413      	add	r3, r2
 80141aa:	00db      	lsls	r3, r3, #3
 80141ac:	440b      	add	r3, r1
 80141ae:	3314      	adds	r3, #20
 80141b0:	2202      	movs	r2, #2
 80141b2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80141b4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80141b8:	492d      	ldr	r1, [pc, #180]	@ (8014270 <etharp_update_arp_entry+0x148>)
 80141ba:	4613      	mov	r3, r2
 80141bc:	005b      	lsls	r3, r3, #1
 80141be:	4413      	add	r3, r2
 80141c0:	00db      	lsls	r3, r3, #3
 80141c2:	440b      	add	r3, r1
 80141c4:	3308      	adds	r3, #8
 80141c6:	68fa      	ldr	r2, [r7, #12]
 80141c8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80141ca:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80141ce:	4613      	mov	r3, r2
 80141d0:	005b      	lsls	r3, r3, #1
 80141d2:	4413      	add	r3, r2
 80141d4:	00db      	lsls	r3, r3, #3
 80141d6:	3308      	adds	r3, #8
 80141d8:	4a25      	ldr	r2, [pc, #148]	@ (8014270 <etharp_update_arp_entry+0x148>)
 80141da:	4413      	add	r3, r2
 80141dc:	3304      	adds	r3, #4
 80141de:	2206      	movs	r2, #6
 80141e0:	6879      	ldr	r1, [r7, #4]
 80141e2:	4618      	mov	r0, r3
 80141e4:	f002 fcc1 	bl	8016b6a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80141e8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80141ec:	4920      	ldr	r1, [pc, #128]	@ (8014270 <etharp_update_arp_entry+0x148>)
 80141ee:	4613      	mov	r3, r2
 80141f0:	005b      	lsls	r3, r3, #1
 80141f2:	4413      	add	r3, r2
 80141f4:	00db      	lsls	r3, r3, #3
 80141f6:	440b      	add	r3, r1
 80141f8:	3312      	adds	r3, #18
 80141fa:	2200      	movs	r2, #0
 80141fc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80141fe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014202:	491b      	ldr	r1, [pc, #108]	@ (8014270 <etharp_update_arp_entry+0x148>)
 8014204:	4613      	mov	r3, r2
 8014206:	005b      	lsls	r3, r3, #1
 8014208:	4413      	add	r3, r2
 801420a:	00db      	lsls	r3, r3, #3
 801420c:	440b      	add	r3, r1
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	2b00      	cmp	r3, #0
 8014212:	d021      	beq.n	8014258 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8014214:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014218:	4915      	ldr	r1, [pc, #84]	@ (8014270 <etharp_update_arp_entry+0x148>)
 801421a:	4613      	mov	r3, r2
 801421c:	005b      	lsls	r3, r3, #1
 801421e:	4413      	add	r3, r2
 8014220:	00db      	lsls	r3, r3, #3
 8014222:	440b      	add	r3, r1
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8014228:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801422c:	4910      	ldr	r1, [pc, #64]	@ (8014270 <etharp_update_arp_entry+0x148>)
 801422e:	4613      	mov	r3, r2
 8014230:	005b      	lsls	r3, r3, #1
 8014232:	4413      	add	r3, r2
 8014234:	00db      	lsls	r3, r3, #3
 8014236:	440b      	add	r3, r1
 8014238:	2200      	movs	r2, #0
 801423a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8014242:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014246:	9300      	str	r3, [sp, #0]
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	6939      	ldr	r1, [r7, #16]
 801424c:	68f8      	ldr	r0, [r7, #12]
 801424e:	f001 ff97 	bl	8016180 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8014252:	6938      	ldr	r0, [r7, #16]
 8014254:	f7f8 fef8 	bl	800d048 <pbuf_free>
  }
  return ERR_OK;
 8014258:	2300      	movs	r3, #0
}
 801425a:	4618      	mov	r0, r3
 801425c:	3718      	adds	r7, #24
 801425e:	46bd      	mov	sp, r7
 8014260:	bd80      	pop	{r7, pc}
 8014262:	bf00      	nop
 8014264:	0801a5a4 	.word	0x0801a5a4
 8014268:	0801a69c 	.word	0x0801a69c
 801426c:	0801a61c 	.word	0x0801a61c
 8014270:	20013a68 	.word	0x20013a68

08014274 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8014274:	b580      	push	{r7, lr}
 8014276:	b084      	sub	sp, #16
 8014278:	af00      	add	r7, sp, #0
 801427a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801427c:	2300      	movs	r3, #0
 801427e:	60fb      	str	r3, [r7, #12]
 8014280:	e01e      	b.n	80142c0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8014282:	4913      	ldr	r1, [pc, #76]	@ (80142d0 <etharp_cleanup_netif+0x5c>)
 8014284:	68fa      	ldr	r2, [r7, #12]
 8014286:	4613      	mov	r3, r2
 8014288:	005b      	lsls	r3, r3, #1
 801428a:	4413      	add	r3, r2
 801428c:	00db      	lsls	r3, r3, #3
 801428e:	440b      	add	r3, r1
 8014290:	3314      	adds	r3, #20
 8014292:	781b      	ldrb	r3, [r3, #0]
 8014294:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8014296:	7afb      	ldrb	r3, [r7, #11]
 8014298:	2b00      	cmp	r3, #0
 801429a:	d00e      	beq.n	80142ba <etharp_cleanup_netif+0x46>
 801429c:	490c      	ldr	r1, [pc, #48]	@ (80142d0 <etharp_cleanup_netif+0x5c>)
 801429e:	68fa      	ldr	r2, [r7, #12]
 80142a0:	4613      	mov	r3, r2
 80142a2:	005b      	lsls	r3, r3, #1
 80142a4:	4413      	add	r3, r2
 80142a6:	00db      	lsls	r3, r3, #3
 80142a8:	440b      	add	r3, r1
 80142aa:	3308      	adds	r3, #8
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	687a      	ldr	r2, [r7, #4]
 80142b0:	429a      	cmp	r2, r3
 80142b2:	d102      	bne.n	80142ba <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80142b4:	68f8      	ldr	r0, [r7, #12]
 80142b6:	f7ff fce5 	bl	8013c84 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	3301      	adds	r3, #1
 80142be:	60fb      	str	r3, [r7, #12]
 80142c0:	68fb      	ldr	r3, [r7, #12]
 80142c2:	2b09      	cmp	r3, #9
 80142c4:	dddd      	ble.n	8014282 <etharp_cleanup_netif+0xe>
    }
  }
}
 80142c6:	bf00      	nop
 80142c8:	bf00      	nop
 80142ca:	3710      	adds	r7, #16
 80142cc:	46bd      	mov	sp, r7
 80142ce:	bd80      	pop	{r7, pc}
 80142d0:	20013a68 	.word	0x20013a68

080142d4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80142d4:	b5b0      	push	{r4, r5, r7, lr}
 80142d6:	b08a      	sub	sp, #40	@ 0x28
 80142d8:	af04      	add	r7, sp, #16
 80142da:	6078      	str	r0, [r7, #4]
 80142dc:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80142de:	683b      	ldr	r3, [r7, #0]
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	d107      	bne.n	80142f4 <etharp_input+0x20>
 80142e4:	4b3d      	ldr	r3, [pc, #244]	@ (80143dc <etharp_input+0x108>)
 80142e6:	f240 228a 	movw	r2, #650	@ 0x28a
 80142ea:	493d      	ldr	r1, [pc, #244]	@ (80143e0 <etharp_input+0x10c>)
 80142ec:	483d      	ldr	r0, [pc, #244]	@ (80143e4 <etharp_input+0x110>)
 80142ee:	f002 f9bb 	bl	8016668 <iprintf>
 80142f2:	e06f      	b.n	80143d4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	685b      	ldr	r3, [r3, #4]
 80142f8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80142fa:	693b      	ldr	r3, [r7, #16]
 80142fc:	881b      	ldrh	r3, [r3, #0]
 80142fe:	b29b      	uxth	r3, r3
 8014300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014304:	d10c      	bne.n	8014320 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014306:	693b      	ldr	r3, [r7, #16]
 8014308:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801430a:	2b06      	cmp	r3, #6
 801430c:	d108      	bne.n	8014320 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801430e:	693b      	ldr	r3, [r7, #16]
 8014310:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014312:	2b04      	cmp	r3, #4
 8014314:	d104      	bne.n	8014320 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8014316:	693b      	ldr	r3, [r7, #16]
 8014318:	885b      	ldrh	r3, [r3, #2]
 801431a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801431c:	2b08      	cmp	r3, #8
 801431e:	d003      	beq.n	8014328 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8014320:	6878      	ldr	r0, [r7, #4]
 8014322:	f7f8 fe91 	bl	800d048 <pbuf_free>
    return;
 8014326:	e055      	b.n	80143d4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8014328:	693b      	ldr	r3, [r7, #16]
 801432a:	330e      	adds	r3, #14
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8014330:	693b      	ldr	r3, [r7, #16]
 8014332:	3318      	adds	r3, #24
 8014334:	681b      	ldr	r3, [r3, #0]
 8014336:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014338:	683b      	ldr	r3, [r7, #0]
 801433a:	3304      	adds	r3, #4
 801433c:	681b      	ldr	r3, [r3, #0]
 801433e:	2b00      	cmp	r3, #0
 8014340:	d102      	bne.n	8014348 <etharp_input+0x74>
    for_us = 0;
 8014342:	2300      	movs	r3, #0
 8014344:	75fb      	strb	r3, [r7, #23]
 8014346:	e009      	b.n	801435c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8014348:	68ba      	ldr	r2, [r7, #8]
 801434a:	683b      	ldr	r3, [r7, #0]
 801434c:	3304      	adds	r3, #4
 801434e:	681b      	ldr	r3, [r3, #0]
 8014350:	429a      	cmp	r2, r3
 8014352:	bf0c      	ite	eq
 8014354:	2301      	moveq	r3, #1
 8014356:	2300      	movne	r3, #0
 8014358:	b2db      	uxtb	r3, r3
 801435a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801435c:	693b      	ldr	r3, [r7, #16]
 801435e:	f103 0208 	add.w	r2, r3, #8
 8014362:	7dfb      	ldrb	r3, [r7, #23]
 8014364:	2b00      	cmp	r3, #0
 8014366:	d001      	beq.n	801436c <etharp_input+0x98>
 8014368:	2301      	movs	r3, #1
 801436a:	e000      	b.n	801436e <etharp_input+0x9a>
 801436c:	2302      	movs	r3, #2
 801436e:	f107 010c 	add.w	r1, r7, #12
 8014372:	6838      	ldr	r0, [r7, #0]
 8014374:	f7ff fed8 	bl	8014128 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8014378:	693b      	ldr	r3, [r7, #16]
 801437a:	88db      	ldrh	r3, [r3, #6]
 801437c:	b29b      	uxth	r3, r3
 801437e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014382:	d003      	beq.n	801438c <etharp_input+0xb8>
 8014384:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014388:	d01e      	beq.n	80143c8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801438a:	e020      	b.n	80143ce <etharp_input+0xfa>
      if (for_us) {
 801438c:	7dfb      	ldrb	r3, [r7, #23]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d01c      	beq.n	80143cc <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8014392:	683b      	ldr	r3, [r7, #0]
 8014394:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8014398:	693b      	ldr	r3, [r7, #16]
 801439a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801439e:	683b      	ldr	r3, [r7, #0]
 80143a0:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 80143a4:	683b      	ldr	r3, [r7, #0]
 80143a6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80143a8:	693a      	ldr	r2, [r7, #16]
 80143aa:	3208      	adds	r2, #8
        etharp_raw(netif,
 80143ac:	2102      	movs	r1, #2
 80143ae:	9103      	str	r1, [sp, #12]
 80143b0:	f107 010c 	add.w	r1, r7, #12
 80143b4:	9102      	str	r1, [sp, #8]
 80143b6:	9201      	str	r2, [sp, #4]
 80143b8:	9300      	str	r3, [sp, #0]
 80143ba:	462b      	mov	r3, r5
 80143bc:	4622      	mov	r2, r4
 80143be:	4601      	mov	r1, r0
 80143c0:	6838      	ldr	r0, [r7, #0]
 80143c2:	f000 faeb 	bl	801499c <etharp_raw>
      break;
 80143c6:	e001      	b.n	80143cc <etharp_input+0xf8>
      break;
 80143c8:	bf00      	nop
 80143ca:	e000      	b.n	80143ce <etharp_input+0xfa>
      break;
 80143cc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80143ce:	6878      	ldr	r0, [r7, #4]
 80143d0:	f7f8 fe3a 	bl	800d048 <pbuf_free>
}
 80143d4:	3718      	adds	r7, #24
 80143d6:	46bd      	mov	sp, r7
 80143d8:	bdb0      	pop	{r4, r5, r7, pc}
 80143da:	bf00      	nop
 80143dc:	0801a5a4 	.word	0x0801a5a4
 80143e0:	0801a6f4 	.word	0x0801a6f4
 80143e4:	0801a61c 	.word	0x0801a61c

080143e8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b086      	sub	sp, #24
 80143ec:	af02      	add	r7, sp, #8
 80143ee:	60f8      	str	r0, [r7, #12]
 80143f0:	60b9      	str	r1, [r7, #8]
 80143f2:	4613      	mov	r3, r2
 80143f4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80143f6:	79fa      	ldrb	r2, [r7, #7]
 80143f8:	4944      	ldr	r1, [pc, #272]	@ (801450c <etharp_output_to_arp_index+0x124>)
 80143fa:	4613      	mov	r3, r2
 80143fc:	005b      	lsls	r3, r3, #1
 80143fe:	4413      	add	r3, r2
 8014400:	00db      	lsls	r3, r3, #3
 8014402:	440b      	add	r3, r1
 8014404:	3314      	adds	r3, #20
 8014406:	781b      	ldrb	r3, [r3, #0]
 8014408:	2b01      	cmp	r3, #1
 801440a:	d806      	bhi.n	801441a <etharp_output_to_arp_index+0x32>
 801440c:	4b40      	ldr	r3, [pc, #256]	@ (8014510 <etharp_output_to_arp_index+0x128>)
 801440e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8014412:	4940      	ldr	r1, [pc, #256]	@ (8014514 <etharp_output_to_arp_index+0x12c>)
 8014414:	4840      	ldr	r0, [pc, #256]	@ (8014518 <etharp_output_to_arp_index+0x130>)
 8014416:	f002 f927 	bl	8016668 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801441a:	79fa      	ldrb	r2, [r7, #7]
 801441c:	493b      	ldr	r1, [pc, #236]	@ (801450c <etharp_output_to_arp_index+0x124>)
 801441e:	4613      	mov	r3, r2
 8014420:	005b      	lsls	r3, r3, #1
 8014422:	4413      	add	r3, r2
 8014424:	00db      	lsls	r3, r3, #3
 8014426:	440b      	add	r3, r1
 8014428:	3314      	adds	r3, #20
 801442a:	781b      	ldrb	r3, [r3, #0]
 801442c:	2b02      	cmp	r3, #2
 801442e:	d153      	bne.n	80144d8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8014430:	79fa      	ldrb	r2, [r7, #7]
 8014432:	4936      	ldr	r1, [pc, #216]	@ (801450c <etharp_output_to_arp_index+0x124>)
 8014434:	4613      	mov	r3, r2
 8014436:	005b      	lsls	r3, r3, #1
 8014438:	4413      	add	r3, r2
 801443a:	00db      	lsls	r3, r3, #3
 801443c:	440b      	add	r3, r1
 801443e:	3312      	adds	r3, #18
 8014440:	881b      	ldrh	r3, [r3, #0]
 8014442:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8014446:	d919      	bls.n	801447c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8014448:	79fa      	ldrb	r2, [r7, #7]
 801444a:	4613      	mov	r3, r2
 801444c:	005b      	lsls	r3, r3, #1
 801444e:	4413      	add	r3, r2
 8014450:	00db      	lsls	r3, r3, #3
 8014452:	4a2e      	ldr	r2, [pc, #184]	@ (801450c <etharp_output_to_arp_index+0x124>)
 8014454:	4413      	add	r3, r2
 8014456:	3304      	adds	r3, #4
 8014458:	4619      	mov	r1, r3
 801445a:	68f8      	ldr	r0, [r7, #12]
 801445c:	f000 fb4c 	bl	8014af8 <etharp_request>
 8014460:	4603      	mov	r3, r0
 8014462:	2b00      	cmp	r3, #0
 8014464:	d138      	bne.n	80144d8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014466:	79fa      	ldrb	r2, [r7, #7]
 8014468:	4928      	ldr	r1, [pc, #160]	@ (801450c <etharp_output_to_arp_index+0x124>)
 801446a:	4613      	mov	r3, r2
 801446c:	005b      	lsls	r3, r3, #1
 801446e:	4413      	add	r3, r2
 8014470:	00db      	lsls	r3, r3, #3
 8014472:	440b      	add	r3, r1
 8014474:	3314      	adds	r3, #20
 8014476:	2203      	movs	r2, #3
 8014478:	701a      	strb	r2, [r3, #0]
 801447a:	e02d      	b.n	80144d8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801447c:	79fa      	ldrb	r2, [r7, #7]
 801447e:	4923      	ldr	r1, [pc, #140]	@ (801450c <etharp_output_to_arp_index+0x124>)
 8014480:	4613      	mov	r3, r2
 8014482:	005b      	lsls	r3, r3, #1
 8014484:	4413      	add	r3, r2
 8014486:	00db      	lsls	r3, r3, #3
 8014488:	440b      	add	r3, r1
 801448a:	3312      	adds	r3, #18
 801448c:	881b      	ldrh	r3, [r3, #0]
 801448e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8014492:	d321      	bcc.n	80144d8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8014494:	79fa      	ldrb	r2, [r7, #7]
 8014496:	4613      	mov	r3, r2
 8014498:	005b      	lsls	r3, r3, #1
 801449a:	4413      	add	r3, r2
 801449c:	00db      	lsls	r3, r3, #3
 801449e:	4a1b      	ldr	r2, [pc, #108]	@ (801450c <etharp_output_to_arp_index+0x124>)
 80144a0:	4413      	add	r3, r2
 80144a2:	1d19      	adds	r1, r3, #4
 80144a4:	79fa      	ldrb	r2, [r7, #7]
 80144a6:	4613      	mov	r3, r2
 80144a8:	005b      	lsls	r3, r3, #1
 80144aa:	4413      	add	r3, r2
 80144ac:	00db      	lsls	r3, r3, #3
 80144ae:	3308      	adds	r3, #8
 80144b0:	4a16      	ldr	r2, [pc, #88]	@ (801450c <etharp_output_to_arp_index+0x124>)
 80144b2:	4413      	add	r3, r2
 80144b4:	3304      	adds	r3, #4
 80144b6:	461a      	mov	r2, r3
 80144b8:	68f8      	ldr	r0, [r7, #12]
 80144ba:	f000 fafb 	bl	8014ab4 <etharp_request_dst>
 80144be:	4603      	mov	r3, r0
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d109      	bne.n	80144d8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80144c4:	79fa      	ldrb	r2, [r7, #7]
 80144c6:	4911      	ldr	r1, [pc, #68]	@ (801450c <etharp_output_to_arp_index+0x124>)
 80144c8:	4613      	mov	r3, r2
 80144ca:	005b      	lsls	r3, r3, #1
 80144cc:	4413      	add	r3, r2
 80144ce:	00db      	lsls	r3, r3, #3
 80144d0:	440b      	add	r3, r1
 80144d2:	3314      	adds	r3, #20
 80144d4:	2203      	movs	r2, #3
 80144d6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 80144de:	79fa      	ldrb	r2, [r7, #7]
 80144e0:	4613      	mov	r3, r2
 80144e2:	005b      	lsls	r3, r3, #1
 80144e4:	4413      	add	r3, r2
 80144e6:	00db      	lsls	r3, r3, #3
 80144e8:	3308      	adds	r3, #8
 80144ea:	4a08      	ldr	r2, [pc, #32]	@ (801450c <etharp_output_to_arp_index+0x124>)
 80144ec:	4413      	add	r3, r2
 80144ee:	3304      	adds	r3, #4
 80144f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80144f4:	9200      	str	r2, [sp, #0]
 80144f6:	460a      	mov	r2, r1
 80144f8:	68b9      	ldr	r1, [r7, #8]
 80144fa:	68f8      	ldr	r0, [r7, #12]
 80144fc:	f001 fe40 	bl	8016180 <ethernet_output>
 8014500:	4603      	mov	r3, r0
}
 8014502:	4618      	mov	r0, r3
 8014504:	3710      	adds	r7, #16
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
 801450a:	bf00      	nop
 801450c:	20013a68 	.word	0x20013a68
 8014510:	0801a5a4 	.word	0x0801a5a4
 8014514:	0801a714 	.word	0x0801a714
 8014518:	0801a61c 	.word	0x0801a61c

0801451c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801451c:	b580      	push	{r7, lr}
 801451e:	b08a      	sub	sp, #40	@ 0x28
 8014520:	af02      	add	r7, sp, #8
 8014522:	60f8      	str	r0, [r7, #12]
 8014524:	60b9      	str	r1, [r7, #8]
 8014526:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	2b00      	cmp	r3, #0
 8014530:	d106      	bne.n	8014540 <etharp_output+0x24>
 8014532:	4b73      	ldr	r3, [pc, #460]	@ (8014700 <etharp_output+0x1e4>)
 8014534:	f240 321e 	movw	r2, #798	@ 0x31e
 8014538:	4972      	ldr	r1, [pc, #456]	@ (8014704 <etharp_output+0x1e8>)
 801453a:	4873      	ldr	r0, [pc, #460]	@ (8014708 <etharp_output+0x1ec>)
 801453c:	f002 f894 	bl	8016668 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8014540:	68bb      	ldr	r3, [r7, #8]
 8014542:	2b00      	cmp	r3, #0
 8014544:	d106      	bne.n	8014554 <etharp_output+0x38>
 8014546:	4b6e      	ldr	r3, [pc, #440]	@ (8014700 <etharp_output+0x1e4>)
 8014548:	f240 321f 	movw	r2, #799	@ 0x31f
 801454c:	496f      	ldr	r1, [pc, #444]	@ (801470c <etharp_output+0x1f0>)
 801454e:	486e      	ldr	r0, [pc, #440]	@ (8014708 <etharp_output+0x1ec>)
 8014550:	f002 f88a 	bl	8016668 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	2b00      	cmp	r3, #0
 8014558:	d106      	bne.n	8014568 <etharp_output+0x4c>
 801455a:	4b69      	ldr	r3, [pc, #420]	@ (8014700 <etharp_output+0x1e4>)
 801455c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8014560:	496b      	ldr	r1, [pc, #428]	@ (8014710 <etharp_output+0x1f4>)
 8014562:	4869      	ldr	r0, [pc, #420]	@ (8014708 <etharp_output+0x1ec>)
 8014564:	f002 f880 	bl	8016668 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	681b      	ldr	r3, [r3, #0]
 801456c:	68f9      	ldr	r1, [r7, #12]
 801456e:	4618      	mov	r0, r3
 8014570:	f000 fef8 	bl	8015364 <ip4_addr_isbroadcast_u32>
 8014574:	4603      	mov	r3, r0
 8014576:	2b00      	cmp	r3, #0
 8014578:	d002      	beq.n	8014580 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801457a:	4b66      	ldr	r3, [pc, #408]	@ (8014714 <etharp_output+0x1f8>)
 801457c:	61fb      	str	r3, [r7, #28]
 801457e:	e0af      	b.n	80146e0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014588:	2be0      	cmp	r3, #224	@ 0xe0
 801458a:	d118      	bne.n	80145be <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801458c:	2301      	movs	r3, #1
 801458e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8014590:	2300      	movs	r3, #0
 8014592:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8014594:	235e      	movs	r3, #94	@ 0x5e
 8014596:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	3301      	adds	r3, #1
 801459c:	781b      	ldrb	r3, [r3, #0]
 801459e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80145a2:	b2db      	uxtb	r3, r3
 80145a4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	3302      	adds	r3, #2
 80145aa:	781b      	ldrb	r3, [r3, #0]
 80145ac:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	3303      	adds	r3, #3
 80145b2:	781b      	ldrb	r3, [r3, #0]
 80145b4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80145b6:	f107 0310 	add.w	r3, r7, #16
 80145ba:	61fb      	str	r3, [r7, #28]
 80145bc:	e090      	b.n	80146e0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	681a      	ldr	r2, [r3, #0]
 80145c2:	68fb      	ldr	r3, [r7, #12]
 80145c4:	3304      	adds	r3, #4
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	405a      	eors	r2, r3
 80145ca:	68fb      	ldr	r3, [r7, #12]
 80145cc:	3308      	adds	r3, #8
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	4013      	ands	r3, r2
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d012      	beq.n	80145fc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	681b      	ldr	r3, [r3, #0]
 80145da:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80145dc:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 80145e0:	4293      	cmp	r3, r2
 80145e2:	d00b      	beq.n	80145fc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80145e4:	68fb      	ldr	r3, [r7, #12]
 80145e6:	330c      	adds	r3, #12
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d003      	beq.n	80145f6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80145ee:	68fb      	ldr	r3, [r7, #12]
 80145f0:	330c      	adds	r3, #12
 80145f2:	61bb      	str	r3, [r7, #24]
 80145f4:	e002      	b.n	80145fc <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80145f6:	f06f 0303 	mvn.w	r3, #3
 80145fa:	e07d      	b.n	80146f8 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80145fc:	4b46      	ldr	r3, [pc, #280]	@ (8014718 <etharp_output+0x1fc>)
 80145fe:	781b      	ldrb	r3, [r3, #0]
 8014600:	4619      	mov	r1, r3
 8014602:	4a46      	ldr	r2, [pc, #280]	@ (801471c <etharp_output+0x200>)
 8014604:	460b      	mov	r3, r1
 8014606:	005b      	lsls	r3, r3, #1
 8014608:	440b      	add	r3, r1
 801460a:	00db      	lsls	r3, r3, #3
 801460c:	4413      	add	r3, r2
 801460e:	3314      	adds	r3, #20
 8014610:	781b      	ldrb	r3, [r3, #0]
 8014612:	2b01      	cmp	r3, #1
 8014614:	d925      	bls.n	8014662 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8014616:	4b40      	ldr	r3, [pc, #256]	@ (8014718 <etharp_output+0x1fc>)
 8014618:	781b      	ldrb	r3, [r3, #0]
 801461a:	4619      	mov	r1, r3
 801461c:	4a3f      	ldr	r2, [pc, #252]	@ (801471c <etharp_output+0x200>)
 801461e:	460b      	mov	r3, r1
 8014620:	005b      	lsls	r3, r3, #1
 8014622:	440b      	add	r3, r1
 8014624:	00db      	lsls	r3, r3, #3
 8014626:	4413      	add	r3, r2
 8014628:	3308      	adds	r3, #8
 801462a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801462c:	68fa      	ldr	r2, [r7, #12]
 801462e:	429a      	cmp	r2, r3
 8014630:	d117      	bne.n	8014662 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8014632:	69bb      	ldr	r3, [r7, #24]
 8014634:	681a      	ldr	r2, [r3, #0]
 8014636:	4b38      	ldr	r3, [pc, #224]	@ (8014718 <etharp_output+0x1fc>)
 8014638:	781b      	ldrb	r3, [r3, #0]
 801463a:	4618      	mov	r0, r3
 801463c:	4937      	ldr	r1, [pc, #220]	@ (801471c <etharp_output+0x200>)
 801463e:	4603      	mov	r3, r0
 8014640:	005b      	lsls	r3, r3, #1
 8014642:	4403      	add	r3, r0
 8014644:	00db      	lsls	r3, r3, #3
 8014646:	440b      	add	r3, r1
 8014648:	3304      	adds	r3, #4
 801464a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801464c:	429a      	cmp	r2, r3
 801464e:	d108      	bne.n	8014662 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8014650:	4b31      	ldr	r3, [pc, #196]	@ (8014718 <etharp_output+0x1fc>)
 8014652:	781b      	ldrb	r3, [r3, #0]
 8014654:	461a      	mov	r2, r3
 8014656:	68b9      	ldr	r1, [r7, #8]
 8014658:	68f8      	ldr	r0, [r7, #12]
 801465a:	f7ff fec5 	bl	80143e8 <etharp_output_to_arp_index>
 801465e:	4603      	mov	r3, r0
 8014660:	e04a      	b.n	80146f8 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014662:	2300      	movs	r3, #0
 8014664:	75fb      	strb	r3, [r7, #23]
 8014666:	e031      	b.n	80146cc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014668:	7dfa      	ldrb	r2, [r7, #23]
 801466a:	492c      	ldr	r1, [pc, #176]	@ (801471c <etharp_output+0x200>)
 801466c:	4613      	mov	r3, r2
 801466e:	005b      	lsls	r3, r3, #1
 8014670:	4413      	add	r3, r2
 8014672:	00db      	lsls	r3, r3, #3
 8014674:	440b      	add	r3, r1
 8014676:	3314      	adds	r3, #20
 8014678:	781b      	ldrb	r3, [r3, #0]
 801467a:	2b01      	cmp	r3, #1
 801467c:	d923      	bls.n	80146c6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801467e:	7dfa      	ldrb	r2, [r7, #23]
 8014680:	4926      	ldr	r1, [pc, #152]	@ (801471c <etharp_output+0x200>)
 8014682:	4613      	mov	r3, r2
 8014684:	005b      	lsls	r3, r3, #1
 8014686:	4413      	add	r3, r2
 8014688:	00db      	lsls	r3, r3, #3
 801468a:	440b      	add	r3, r1
 801468c:	3308      	adds	r3, #8
 801468e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014690:	68fa      	ldr	r2, [r7, #12]
 8014692:	429a      	cmp	r2, r3
 8014694:	d117      	bne.n	80146c6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8014696:	69bb      	ldr	r3, [r7, #24]
 8014698:	6819      	ldr	r1, [r3, #0]
 801469a:	7dfa      	ldrb	r2, [r7, #23]
 801469c:	481f      	ldr	r0, [pc, #124]	@ (801471c <etharp_output+0x200>)
 801469e:	4613      	mov	r3, r2
 80146a0:	005b      	lsls	r3, r3, #1
 80146a2:	4413      	add	r3, r2
 80146a4:	00db      	lsls	r3, r3, #3
 80146a6:	4403      	add	r3, r0
 80146a8:	3304      	adds	r3, #4
 80146aa:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80146ac:	4299      	cmp	r1, r3
 80146ae:	d10a      	bne.n	80146c6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80146b0:	4a19      	ldr	r2, [pc, #100]	@ (8014718 <etharp_output+0x1fc>)
 80146b2:	7dfb      	ldrb	r3, [r7, #23]
 80146b4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80146b6:	7dfb      	ldrb	r3, [r7, #23]
 80146b8:	461a      	mov	r2, r3
 80146ba:	68b9      	ldr	r1, [r7, #8]
 80146bc:	68f8      	ldr	r0, [r7, #12]
 80146be:	f7ff fe93 	bl	80143e8 <etharp_output_to_arp_index>
 80146c2:	4603      	mov	r3, r0
 80146c4:	e018      	b.n	80146f8 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80146c6:	7dfb      	ldrb	r3, [r7, #23]
 80146c8:	3301      	adds	r3, #1
 80146ca:	75fb      	strb	r3, [r7, #23]
 80146cc:	7dfb      	ldrb	r3, [r7, #23]
 80146ce:	2b09      	cmp	r3, #9
 80146d0:	d9ca      	bls.n	8014668 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80146d2:	68ba      	ldr	r2, [r7, #8]
 80146d4:	69b9      	ldr	r1, [r7, #24]
 80146d6:	68f8      	ldr	r0, [r7, #12]
 80146d8:	f000 f822 	bl	8014720 <etharp_query>
 80146dc:	4603      	mov	r3, r0
 80146de:	e00b      	b.n	80146f8 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80146e0:	68fb      	ldr	r3, [r7, #12]
 80146e2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80146e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80146ea:	9300      	str	r3, [sp, #0]
 80146ec:	69fb      	ldr	r3, [r7, #28]
 80146ee:	68b9      	ldr	r1, [r7, #8]
 80146f0:	68f8      	ldr	r0, [r7, #12]
 80146f2:	f001 fd45 	bl	8016180 <ethernet_output>
 80146f6:	4603      	mov	r3, r0
}
 80146f8:	4618      	mov	r0, r3
 80146fa:	3720      	adds	r7, #32
 80146fc:	46bd      	mov	sp, r7
 80146fe:	bd80      	pop	{r7, pc}
 8014700:	0801a5a4 	.word	0x0801a5a4
 8014704:	0801a6f4 	.word	0x0801a6f4
 8014708:	0801a61c 	.word	0x0801a61c
 801470c:	0801a744 	.word	0x0801a744
 8014710:	0801a6e4 	.word	0x0801a6e4
 8014714:	0801add4 	.word	0x0801add4
 8014718:	20013b58 	.word	0x20013b58
 801471c:	20013a68 	.word	0x20013a68

08014720 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8014720:	b580      	push	{r7, lr}
 8014722:	b08c      	sub	sp, #48	@ 0x30
 8014724:	af02      	add	r7, sp, #8
 8014726:	60f8      	str	r0, [r7, #12]
 8014728:	60b9      	str	r1, [r7, #8]
 801472a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801472c:	68fb      	ldr	r3, [r7, #12]
 801472e:	3326      	adds	r3, #38	@ 0x26
 8014730:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8014732:	23ff      	movs	r3, #255	@ 0xff
 8014734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8014738:	2300      	movs	r3, #0
 801473a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801473c:	68bb      	ldr	r3, [r7, #8]
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	68f9      	ldr	r1, [r7, #12]
 8014742:	4618      	mov	r0, r3
 8014744:	f000 fe0e 	bl	8015364 <ip4_addr_isbroadcast_u32>
 8014748:	4603      	mov	r3, r0
 801474a:	2b00      	cmp	r3, #0
 801474c:	d10c      	bne.n	8014768 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801474e:	68bb      	ldr	r3, [r7, #8]
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014756:	2be0      	cmp	r3, #224	@ 0xe0
 8014758:	d006      	beq.n	8014768 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801475a:	68bb      	ldr	r3, [r7, #8]
 801475c:	2b00      	cmp	r3, #0
 801475e:	d003      	beq.n	8014768 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8014760:	68bb      	ldr	r3, [r7, #8]
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	2b00      	cmp	r3, #0
 8014766:	d102      	bne.n	801476e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8014768:	f06f 030f 	mvn.w	r3, #15
 801476c:	e101      	b.n	8014972 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801476e:	68fa      	ldr	r2, [r7, #12]
 8014770:	2101      	movs	r1, #1
 8014772:	68b8      	ldr	r0, [r7, #8]
 8014774:	f7ff fb60 	bl	8013e38 <etharp_find_entry>
 8014778:	4603      	mov	r3, r0
 801477a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801477c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014780:	2b00      	cmp	r3, #0
 8014782:	da02      	bge.n	801478a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8014784:	8a7b      	ldrh	r3, [r7, #18]
 8014786:	b25b      	sxtb	r3, r3
 8014788:	e0f3      	b.n	8014972 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801478a:	8a7b      	ldrh	r3, [r7, #18]
 801478c:	2b7e      	cmp	r3, #126	@ 0x7e
 801478e:	d906      	bls.n	801479e <etharp_query+0x7e>
 8014790:	4b7a      	ldr	r3, [pc, #488]	@ (801497c <etharp_query+0x25c>)
 8014792:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8014796:	497a      	ldr	r1, [pc, #488]	@ (8014980 <etharp_query+0x260>)
 8014798:	487a      	ldr	r0, [pc, #488]	@ (8014984 <etharp_query+0x264>)
 801479a:	f001 ff65 	bl	8016668 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801479e:	8a7b      	ldrh	r3, [r7, #18]
 80147a0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80147a2:	7c7a      	ldrb	r2, [r7, #17]
 80147a4:	4978      	ldr	r1, [pc, #480]	@ (8014988 <etharp_query+0x268>)
 80147a6:	4613      	mov	r3, r2
 80147a8:	005b      	lsls	r3, r3, #1
 80147aa:	4413      	add	r3, r2
 80147ac:	00db      	lsls	r3, r3, #3
 80147ae:	440b      	add	r3, r1
 80147b0:	3314      	adds	r3, #20
 80147b2:	781b      	ldrb	r3, [r3, #0]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d115      	bne.n	80147e4 <etharp_query+0xc4>
    is_new_entry = 1;
 80147b8:	2301      	movs	r3, #1
 80147ba:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80147bc:	7c7a      	ldrb	r2, [r7, #17]
 80147be:	4972      	ldr	r1, [pc, #456]	@ (8014988 <etharp_query+0x268>)
 80147c0:	4613      	mov	r3, r2
 80147c2:	005b      	lsls	r3, r3, #1
 80147c4:	4413      	add	r3, r2
 80147c6:	00db      	lsls	r3, r3, #3
 80147c8:	440b      	add	r3, r1
 80147ca:	3314      	adds	r3, #20
 80147cc:	2201      	movs	r2, #1
 80147ce:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80147d0:	7c7a      	ldrb	r2, [r7, #17]
 80147d2:	496d      	ldr	r1, [pc, #436]	@ (8014988 <etharp_query+0x268>)
 80147d4:	4613      	mov	r3, r2
 80147d6:	005b      	lsls	r3, r3, #1
 80147d8:	4413      	add	r3, r2
 80147da:	00db      	lsls	r3, r3, #3
 80147dc:	440b      	add	r3, r1
 80147de:	3308      	adds	r3, #8
 80147e0:	68fa      	ldr	r2, [r7, #12]
 80147e2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80147e4:	7c7a      	ldrb	r2, [r7, #17]
 80147e6:	4968      	ldr	r1, [pc, #416]	@ (8014988 <etharp_query+0x268>)
 80147e8:	4613      	mov	r3, r2
 80147ea:	005b      	lsls	r3, r3, #1
 80147ec:	4413      	add	r3, r2
 80147ee:	00db      	lsls	r3, r3, #3
 80147f0:	440b      	add	r3, r1
 80147f2:	3314      	adds	r3, #20
 80147f4:	781b      	ldrb	r3, [r3, #0]
 80147f6:	2b01      	cmp	r3, #1
 80147f8:	d011      	beq.n	801481e <etharp_query+0xfe>
 80147fa:	7c7a      	ldrb	r2, [r7, #17]
 80147fc:	4962      	ldr	r1, [pc, #392]	@ (8014988 <etharp_query+0x268>)
 80147fe:	4613      	mov	r3, r2
 8014800:	005b      	lsls	r3, r3, #1
 8014802:	4413      	add	r3, r2
 8014804:	00db      	lsls	r3, r3, #3
 8014806:	440b      	add	r3, r1
 8014808:	3314      	adds	r3, #20
 801480a:	781b      	ldrb	r3, [r3, #0]
 801480c:	2b01      	cmp	r3, #1
 801480e:	d806      	bhi.n	801481e <etharp_query+0xfe>
 8014810:	4b5a      	ldr	r3, [pc, #360]	@ (801497c <etharp_query+0x25c>)
 8014812:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8014816:	495d      	ldr	r1, [pc, #372]	@ (801498c <etharp_query+0x26c>)
 8014818:	485a      	ldr	r0, [pc, #360]	@ (8014984 <etharp_query+0x264>)
 801481a:	f001 ff25 	bl	8016668 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801481e:	6a3b      	ldr	r3, [r7, #32]
 8014820:	2b00      	cmp	r3, #0
 8014822:	d102      	bne.n	801482a <etharp_query+0x10a>
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	2b00      	cmp	r3, #0
 8014828:	d10c      	bne.n	8014844 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801482a:	68b9      	ldr	r1, [r7, #8]
 801482c:	68f8      	ldr	r0, [r7, #12]
 801482e:	f000 f963 	bl	8014af8 <etharp_request>
 8014832:	4603      	mov	r3, r0
 8014834:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	2b00      	cmp	r3, #0
 801483c:	d102      	bne.n	8014844 <etharp_query+0x124>
      return result;
 801483e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8014842:	e096      	b.n	8014972 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	2b00      	cmp	r3, #0
 8014848:	d106      	bne.n	8014858 <etharp_query+0x138>
 801484a:	4b4c      	ldr	r3, [pc, #304]	@ (801497c <etharp_query+0x25c>)
 801484c:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8014850:	494f      	ldr	r1, [pc, #316]	@ (8014990 <etharp_query+0x270>)
 8014852:	484c      	ldr	r0, [pc, #304]	@ (8014984 <etharp_query+0x264>)
 8014854:	f001 ff08 	bl	8016668 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8014858:	7c7a      	ldrb	r2, [r7, #17]
 801485a:	494b      	ldr	r1, [pc, #300]	@ (8014988 <etharp_query+0x268>)
 801485c:	4613      	mov	r3, r2
 801485e:	005b      	lsls	r3, r3, #1
 8014860:	4413      	add	r3, r2
 8014862:	00db      	lsls	r3, r3, #3
 8014864:	440b      	add	r3, r1
 8014866:	3314      	adds	r3, #20
 8014868:	781b      	ldrb	r3, [r3, #0]
 801486a:	2b01      	cmp	r3, #1
 801486c:	d917      	bls.n	801489e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801486e:	4a49      	ldr	r2, [pc, #292]	@ (8014994 <etharp_query+0x274>)
 8014870:	7c7b      	ldrb	r3, [r7, #17]
 8014872:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8014874:	7c7a      	ldrb	r2, [r7, #17]
 8014876:	4613      	mov	r3, r2
 8014878:	005b      	lsls	r3, r3, #1
 801487a:	4413      	add	r3, r2
 801487c:	00db      	lsls	r3, r3, #3
 801487e:	3308      	adds	r3, #8
 8014880:	4a41      	ldr	r2, [pc, #260]	@ (8014988 <etharp_query+0x268>)
 8014882:	4413      	add	r3, r2
 8014884:	3304      	adds	r3, #4
 8014886:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801488a:	9200      	str	r2, [sp, #0]
 801488c:	697a      	ldr	r2, [r7, #20]
 801488e:	6879      	ldr	r1, [r7, #4]
 8014890:	68f8      	ldr	r0, [r7, #12]
 8014892:	f001 fc75 	bl	8016180 <ethernet_output>
 8014896:	4603      	mov	r3, r0
 8014898:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801489c:	e067      	b.n	801496e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801489e:	7c7a      	ldrb	r2, [r7, #17]
 80148a0:	4939      	ldr	r1, [pc, #228]	@ (8014988 <etharp_query+0x268>)
 80148a2:	4613      	mov	r3, r2
 80148a4:	005b      	lsls	r3, r3, #1
 80148a6:	4413      	add	r3, r2
 80148a8:	00db      	lsls	r3, r3, #3
 80148aa:	440b      	add	r3, r1
 80148ac:	3314      	adds	r3, #20
 80148ae:	781b      	ldrb	r3, [r3, #0]
 80148b0:	2b01      	cmp	r3, #1
 80148b2:	d15c      	bne.n	801496e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80148b4:	2300      	movs	r3, #0
 80148b6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	61fb      	str	r3, [r7, #28]
    while (p) {
 80148bc:	e01c      	b.n	80148f8 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80148be:	69fb      	ldr	r3, [r7, #28]
 80148c0:	895a      	ldrh	r2, [r3, #10]
 80148c2:	69fb      	ldr	r3, [r7, #28]
 80148c4:	891b      	ldrh	r3, [r3, #8]
 80148c6:	429a      	cmp	r2, r3
 80148c8:	d10a      	bne.n	80148e0 <etharp_query+0x1c0>
 80148ca:	69fb      	ldr	r3, [r7, #28]
 80148cc:	681b      	ldr	r3, [r3, #0]
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d006      	beq.n	80148e0 <etharp_query+0x1c0>
 80148d2:	4b2a      	ldr	r3, [pc, #168]	@ (801497c <etharp_query+0x25c>)
 80148d4:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 80148d8:	492f      	ldr	r1, [pc, #188]	@ (8014998 <etharp_query+0x278>)
 80148da:	482a      	ldr	r0, [pc, #168]	@ (8014984 <etharp_query+0x264>)
 80148dc:	f001 fec4 	bl	8016668 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80148e0:	69fb      	ldr	r3, [r7, #28]
 80148e2:	7b1b      	ldrb	r3, [r3, #12]
 80148e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	d002      	beq.n	80148f2 <etharp_query+0x1d2>
        copy_needed = 1;
 80148ec:	2301      	movs	r3, #1
 80148ee:	61bb      	str	r3, [r7, #24]
        break;
 80148f0:	e005      	b.n	80148fe <etharp_query+0x1de>
      }
      p = p->next;
 80148f2:	69fb      	ldr	r3, [r7, #28]
 80148f4:	681b      	ldr	r3, [r3, #0]
 80148f6:	61fb      	str	r3, [r7, #28]
    while (p) {
 80148f8:	69fb      	ldr	r3, [r7, #28]
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	d1df      	bne.n	80148be <etharp_query+0x19e>
    }
    if (copy_needed) {
 80148fe:	69bb      	ldr	r3, [r7, #24]
 8014900:	2b00      	cmp	r3, #0
 8014902:	d007      	beq.n	8014914 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8014904:	687a      	ldr	r2, [r7, #4]
 8014906:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801490a:	200e      	movs	r0, #14
 801490c:	f7f8 fe04 	bl	800d518 <pbuf_clone>
 8014910:	61f8      	str	r0, [r7, #28]
 8014912:	e004      	b.n	801491e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8014918:	69f8      	ldr	r0, [r7, #28]
 801491a:	f7f8 fc3b 	bl	800d194 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801491e:	69fb      	ldr	r3, [r7, #28]
 8014920:	2b00      	cmp	r3, #0
 8014922:	d021      	beq.n	8014968 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8014924:	7c7a      	ldrb	r2, [r7, #17]
 8014926:	4918      	ldr	r1, [pc, #96]	@ (8014988 <etharp_query+0x268>)
 8014928:	4613      	mov	r3, r2
 801492a:	005b      	lsls	r3, r3, #1
 801492c:	4413      	add	r3, r2
 801492e:	00db      	lsls	r3, r3, #3
 8014930:	440b      	add	r3, r1
 8014932:	681b      	ldr	r3, [r3, #0]
 8014934:	2b00      	cmp	r3, #0
 8014936:	d00a      	beq.n	801494e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8014938:	7c7a      	ldrb	r2, [r7, #17]
 801493a:	4913      	ldr	r1, [pc, #76]	@ (8014988 <etharp_query+0x268>)
 801493c:	4613      	mov	r3, r2
 801493e:	005b      	lsls	r3, r3, #1
 8014940:	4413      	add	r3, r2
 8014942:	00db      	lsls	r3, r3, #3
 8014944:	440b      	add	r3, r1
 8014946:	681b      	ldr	r3, [r3, #0]
 8014948:	4618      	mov	r0, r3
 801494a:	f7f8 fb7d 	bl	800d048 <pbuf_free>
      }
      arp_table[i].q = p;
 801494e:	7c7a      	ldrb	r2, [r7, #17]
 8014950:	490d      	ldr	r1, [pc, #52]	@ (8014988 <etharp_query+0x268>)
 8014952:	4613      	mov	r3, r2
 8014954:	005b      	lsls	r3, r3, #1
 8014956:	4413      	add	r3, r2
 8014958:	00db      	lsls	r3, r3, #3
 801495a:	440b      	add	r3, r1
 801495c:	69fa      	ldr	r2, [r7, #28]
 801495e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8014960:	2300      	movs	r3, #0
 8014962:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014966:	e002      	b.n	801496e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8014968:	23ff      	movs	r3, #255	@ 0xff
 801496a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801496e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8014972:	4618      	mov	r0, r3
 8014974:	3728      	adds	r7, #40	@ 0x28
 8014976:	46bd      	mov	sp, r7
 8014978:	bd80      	pop	{r7, pc}
 801497a:	bf00      	nop
 801497c:	0801a5a4 	.word	0x0801a5a4
 8014980:	0801a750 	.word	0x0801a750
 8014984:	0801a61c 	.word	0x0801a61c
 8014988:	20013a68 	.word	0x20013a68
 801498c:	0801a760 	.word	0x0801a760
 8014990:	0801a744 	.word	0x0801a744
 8014994:	20013b58 	.word	0x20013b58
 8014998:	0801a788 	.word	0x0801a788

0801499c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801499c:	b580      	push	{r7, lr}
 801499e:	b08a      	sub	sp, #40	@ 0x28
 80149a0:	af02      	add	r7, sp, #8
 80149a2:	60f8      	str	r0, [r7, #12]
 80149a4:	60b9      	str	r1, [r7, #8]
 80149a6:	607a      	str	r2, [r7, #4]
 80149a8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80149aa:	2300      	movs	r3, #0
 80149ac:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d106      	bne.n	80149c2 <etharp_raw+0x26>
 80149b4:	4b3a      	ldr	r3, [pc, #232]	@ (8014aa0 <etharp_raw+0x104>)
 80149b6:	f240 4257 	movw	r2, #1111	@ 0x457
 80149ba:	493a      	ldr	r1, [pc, #232]	@ (8014aa4 <etharp_raw+0x108>)
 80149bc:	483a      	ldr	r0, [pc, #232]	@ (8014aa8 <etharp_raw+0x10c>)
 80149be:	f001 fe53 	bl	8016668 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80149c2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80149c6:	211c      	movs	r1, #28
 80149c8:	200e      	movs	r0, #14
 80149ca:	f7f8 f859 	bl	800ca80 <pbuf_alloc>
 80149ce:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80149d0:	69bb      	ldr	r3, [r7, #24]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d102      	bne.n	80149dc <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80149d6:	f04f 33ff 	mov.w	r3, #4294967295
 80149da:	e05d      	b.n	8014a98 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80149dc:	69bb      	ldr	r3, [r7, #24]
 80149de:	895b      	ldrh	r3, [r3, #10]
 80149e0:	2b1b      	cmp	r3, #27
 80149e2:	d806      	bhi.n	80149f2 <etharp_raw+0x56>
 80149e4:	4b2e      	ldr	r3, [pc, #184]	@ (8014aa0 <etharp_raw+0x104>)
 80149e6:	f240 4262 	movw	r2, #1122	@ 0x462
 80149ea:	4930      	ldr	r1, [pc, #192]	@ (8014aac <etharp_raw+0x110>)
 80149ec:	482e      	ldr	r0, [pc, #184]	@ (8014aa8 <etharp_raw+0x10c>)
 80149ee:	f001 fe3b 	bl	8016668 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80149f2:	69bb      	ldr	r3, [r7, #24]
 80149f4:	685b      	ldr	r3, [r3, #4]
 80149f6:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80149f8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80149fa:	4618      	mov	r0, r3
 80149fc:	f7f6 ff36 	bl	800b86c <lwip_htons>
 8014a00:	4603      	mov	r3, r0
 8014a02:	461a      	mov	r2, r3
 8014a04:	697b      	ldr	r3, [r7, #20]
 8014a06:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8014a0e:	2b06      	cmp	r3, #6
 8014a10:	d006      	beq.n	8014a20 <etharp_raw+0x84>
 8014a12:	4b23      	ldr	r3, [pc, #140]	@ (8014aa0 <etharp_raw+0x104>)
 8014a14:	f240 4269 	movw	r2, #1129	@ 0x469
 8014a18:	4925      	ldr	r1, [pc, #148]	@ (8014ab0 <etharp_raw+0x114>)
 8014a1a:	4823      	ldr	r0, [pc, #140]	@ (8014aa8 <etharp_raw+0x10c>)
 8014a1c:	f001 fe24 	bl	8016668 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8014a20:	697b      	ldr	r3, [r7, #20]
 8014a22:	3308      	adds	r3, #8
 8014a24:	2206      	movs	r2, #6
 8014a26:	6839      	ldr	r1, [r7, #0]
 8014a28:	4618      	mov	r0, r3
 8014a2a:	f002 f89e 	bl	8016b6a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8014a2e:	697b      	ldr	r3, [r7, #20]
 8014a30:	3312      	adds	r3, #18
 8014a32:	2206      	movs	r2, #6
 8014a34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014a36:	4618      	mov	r0, r3
 8014a38:	f002 f897 	bl	8016b6a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8014a3c:	697b      	ldr	r3, [r7, #20]
 8014a3e:	330e      	adds	r3, #14
 8014a40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014a42:	6812      	ldr	r2, [r2, #0]
 8014a44:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8014a46:	697b      	ldr	r3, [r7, #20]
 8014a48:	3318      	adds	r3, #24
 8014a4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014a4c:	6812      	ldr	r2, [r2, #0]
 8014a4e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8014a50:	697b      	ldr	r3, [r7, #20]
 8014a52:	2200      	movs	r2, #0
 8014a54:	701a      	strb	r2, [r3, #0]
 8014a56:	2200      	movs	r2, #0
 8014a58:	f042 0201 	orr.w	r2, r2, #1
 8014a5c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8014a5e:	697b      	ldr	r3, [r7, #20]
 8014a60:	2200      	movs	r2, #0
 8014a62:	f042 0208 	orr.w	r2, r2, #8
 8014a66:	709a      	strb	r2, [r3, #2]
 8014a68:	2200      	movs	r2, #0
 8014a6a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8014a6c:	697b      	ldr	r3, [r7, #20]
 8014a6e:	2206      	movs	r2, #6
 8014a70:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8014a72:	697b      	ldr	r3, [r7, #20]
 8014a74:	2204      	movs	r2, #4
 8014a76:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8014a78:	f640 0306 	movw	r3, #2054	@ 0x806
 8014a7c:	9300      	str	r3, [sp, #0]
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	68ba      	ldr	r2, [r7, #8]
 8014a82:	69b9      	ldr	r1, [r7, #24]
 8014a84:	68f8      	ldr	r0, [r7, #12]
 8014a86:	f001 fb7b 	bl	8016180 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8014a8a:	69b8      	ldr	r0, [r7, #24]
 8014a8c:	f7f8 fadc 	bl	800d048 <pbuf_free>
  p = NULL;
 8014a90:	2300      	movs	r3, #0
 8014a92:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8014a94:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014a98:	4618      	mov	r0, r3
 8014a9a:	3720      	adds	r7, #32
 8014a9c:	46bd      	mov	sp, r7
 8014a9e:	bd80      	pop	{r7, pc}
 8014aa0:	0801a5a4 	.word	0x0801a5a4
 8014aa4:	0801a6f4 	.word	0x0801a6f4
 8014aa8:	0801a61c 	.word	0x0801a61c
 8014aac:	0801a7a4 	.word	0x0801a7a4
 8014ab0:	0801a7d8 	.word	0x0801a7d8

08014ab4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8014ab4:	b580      	push	{r7, lr}
 8014ab6:	b088      	sub	sp, #32
 8014ab8:	af04      	add	r7, sp, #16
 8014aba:	60f8      	str	r0, [r7, #12]
 8014abc:	60b9      	str	r1, [r7, #8]
 8014abe:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014ac0:	68fb      	ldr	r3, [r7, #12]
 8014ac2:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8014ad0:	2201      	movs	r2, #1
 8014ad2:	9203      	str	r2, [sp, #12]
 8014ad4:	68ba      	ldr	r2, [r7, #8]
 8014ad6:	9202      	str	r2, [sp, #8]
 8014ad8:	4a06      	ldr	r2, [pc, #24]	@ (8014af4 <etharp_request_dst+0x40>)
 8014ada:	9201      	str	r2, [sp, #4]
 8014adc:	9300      	str	r3, [sp, #0]
 8014ade:	4603      	mov	r3, r0
 8014ae0:	687a      	ldr	r2, [r7, #4]
 8014ae2:	68f8      	ldr	r0, [r7, #12]
 8014ae4:	f7ff ff5a 	bl	801499c <etharp_raw>
 8014ae8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8014aea:	4618      	mov	r0, r3
 8014aec:	3710      	adds	r7, #16
 8014aee:	46bd      	mov	sp, r7
 8014af0:	bd80      	pop	{r7, pc}
 8014af2:	bf00      	nop
 8014af4:	0801addc 	.word	0x0801addc

08014af8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8014af8:	b580      	push	{r7, lr}
 8014afa:	b082      	sub	sp, #8
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	6078      	str	r0, [r7, #4]
 8014b00:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8014b02:	4a05      	ldr	r2, [pc, #20]	@ (8014b18 <etharp_request+0x20>)
 8014b04:	6839      	ldr	r1, [r7, #0]
 8014b06:	6878      	ldr	r0, [r7, #4]
 8014b08:	f7ff ffd4 	bl	8014ab4 <etharp_request_dst>
 8014b0c:	4603      	mov	r3, r0
}
 8014b0e:	4618      	mov	r0, r3
 8014b10:	3708      	adds	r7, #8
 8014b12:	46bd      	mov	sp, r7
 8014b14:	bd80      	pop	{r7, pc}
 8014b16:	bf00      	nop
 8014b18:	0801add4 	.word	0x0801add4

08014b1c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8014b1c:	b580      	push	{r7, lr}
 8014b1e:	b08e      	sub	sp, #56	@ 0x38
 8014b20:	af04      	add	r7, sp, #16
 8014b22:	6078      	str	r0, [r7, #4]
 8014b24:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8014b26:	4b79      	ldr	r3, [pc, #484]	@ (8014d0c <icmp_input+0x1f0>)
 8014b28:	689b      	ldr	r3, [r3, #8]
 8014b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8014b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b2e:	781b      	ldrb	r3, [r3, #0]
 8014b30:	f003 030f 	and.w	r3, r3, #15
 8014b34:	b2db      	uxtb	r3, r3
 8014b36:	009b      	lsls	r3, r3, #2
 8014b38:	b2db      	uxtb	r3, r3
 8014b3a:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8014b3c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014b3e:	2b13      	cmp	r3, #19
 8014b40:	f240 80cd 	bls.w	8014cde <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	895b      	ldrh	r3, [r3, #10]
 8014b48:	2b03      	cmp	r3, #3
 8014b4a:	f240 80ca 	bls.w	8014ce2 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8014b4e:	687b      	ldr	r3, [r7, #4]
 8014b50:	685b      	ldr	r3, [r3, #4]
 8014b52:	781b      	ldrb	r3, [r3, #0]
 8014b54:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8014b58:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	f000 80b7 	beq.w	8014cd0 <icmp_input+0x1b4>
 8014b62:	2b08      	cmp	r3, #8
 8014b64:	f040 80b7 	bne.w	8014cd6 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8014b68:	4b69      	ldr	r3, [pc, #420]	@ (8014d10 <icmp_input+0x1f4>)
 8014b6a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014b6c:	4b67      	ldr	r3, [pc, #412]	@ (8014d0c <icmp_input+0x1f0>)
 8014b6e:	695b      	ldr	r3, [r3, #20]
 8014b70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014b74:	2be0      	cmp	r3, #224	@ 0xe0
 8014b76:	f000 80bb 	beq.w	8014cf0 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8014b7a:	4b64      	ldr	r3, [pc, #400]	@ (8014d0c <icmp_input+0x1f0>)
 8014b7c:	695b      	ldr	r3, [r3, #20]
 8014b7e:	4a63      	ldr	r2, [pc, #396]	@ (8014d0c <icmp_input+0x1f0>)
 8014b80:	6812      	ldr	r2, [r2, #0]
 8014b82:	4611      	mov	r1, r2
 8014b84:	4618      	mov	r0, r3
 8014b86:	f000 fbed 	bl	8015364 <ip4_addr_isbroadcast_u32>
 8014b8a:	4603      	mov	r3, r0
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	f040 80b1 	bne.w	8014cf4 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	891b      	ldrh	r3, [r3, #8]
 8014b96:	2b07      	cmp	r3, #7
 8014b98:	f240 80a5 	bls.w	8014ce6 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8014b9c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014b9e:	330e      	adds	r3, #14
 8014ba0:	4619      	mov	r1, r3
 8014ba2:	6878      	ldr	r0, [r7, #4]
 8014ba4:	f7f8 f9ba 	bl	800cf1c <pbuf_add_header>
 8014ba8:	4603      	mov	r3, r0
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d04b      	beq.n	8014c46 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	891a      	ldrh	r2, [r3, #8]
 8014bb2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014bb4:	4413      	add	r3, r2
 8014bb6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	891b      	ldrh	r3, [r3, #8]
 8014bbc:	8b7a      	ldrh	r2, [r7, #26]
 8014bbe:	429a      	cmp	r2, r3
 8014bc0:	f0c0 809a 	bcc.w	8014cf8 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8014bc4:	8b7b      	ldrh	r3, [r7, #26]
 8014bc6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014bca:	4619      	mov	r1, r3
 8014bcc:	200e      	movs	r0, #14
 8014bce:	f7f7 ff57 	bl	800ca80 <pbuf_alloc>
 8014bd2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8014bd4:	697b      	ldr	r3, [r7, #20]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	f000 8090 	beq.w	8014cfc <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8014bdc:	697b      	ldr	r3, [r7, #20]
 8014bde:	895b      	ldrh	r3, [r3, #10]
 8014be0:	461a      	mov	r2, r3
 8014be2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014be4:	3308      	adds	r3, #8
 8014be6:	429a      	cmp	r2, r3
 8014be8:	d203      	bcs.n	8014bf2 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8014bea:	6978      	ldr	r0, [r7, #20]
 8014bec:	f7f8 fa2c 	bl	800d048 <pbuf_free>
          goto icmperr;
 8014bf0:	e085      	b.n	8014cfe <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8014bf2:	697b      	ldr	r3, [r7, #20]
 8014bf4:	685b      	ldr	r3, [r3, #4]
 8014bf6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8014bf8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014bfa:	4618      	mov	r0, r3
 8014bfc:	f001 ffb5 	bl	8016b6a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8014c00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014c02:	4619      	mov	r1, r3
 8014c04:	6978      	ldr	r0, [r7, #20]
 8014c06:	f7f8 f999 	bl	800cf3c <pbuf_remove_header>
 8014c0a:	4603      	mov	r3, r0
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d009      	beq.n	8014c24 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8014c10:	4b40      	ldr	r3, [pc, #256]	@ (8014d14 <icmp_input+0x1f8>)
 8014c12:	22b6      	movs	r2, #182	@ 0xb6
 8014c14:	4940      	ldr	r1, [pc, #256]	@ (8014d18 <icmp_input+0x1fc>)
 8014c16:	4841      	ldr	r0, [pc, #260]	@ (8014d1c <icmp_input+0x200>)
 8014c18:	f001 fd26 	bl	8016668 <iprintf>
          pbuf_free(r);
 8014c1c:	6978      	ldr	r0, [r7, #20]
 8014c1e:	f7f8 fa13 	bl	800d048 <pbuf_free>
          goto icmperr;
 8014c22:	e06c      	b.n	8014cfe <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8014c24:	6879      	ldr	r1, [r7, #4]
 8014c26:	6978      	ldr	r0, [r7, #20]
 8014c28:	f7f8 fb32 	bl	800d290 <pbuf_copy>
 8014c2c:	4603      	mov	r3, r0
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d003      	beq.n	8014c3a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8014c32:	6978      	ldr	r0, [r7, #20]
 8014c34:	f7f8 fa08 	bl	800d048 <pbuf_free>
          goto icmperr;
 8014c38:	e061      	b.n	8014cfe <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8014c3a:	6878      	ldr	r0, [r7, #4]
 8014c3c:	f7f8 fa04 	bl	800d048 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8014c40:	697b      	ldr	r3, [r7, #20]
 8014c42:	607b      	str	r3, [r7, #4]
 8014c44:	e00f      	b.n	8014c66 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8014c46:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014c48:	330e      	adds	r3, #14
 8014c4a:	4619      	mov	r1, r3
 8014c4c:	6878      	ldr	r0, [r7, #4]
 8014c4e:	f7f8 f975 	bl	800cf3c <pbuf_remove_header>
 8014c52:	4603      	mov	r3, r0
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d006      	beq.n	8014c66 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8014c58:	4b2e      	ldr	r3, [pc, #184]	@ (8014d14 <icmp_input+0x1f8>)
 8014c5a:	22c7      	movs	r2, #199	@ 0xc7
 8014c5c:	4930      	ldr	r1, [pc, #192]	@ (8014d20 <icmp_input+0x204>)
 8014c5e:	482f      	ldr	r0, [pc, #188]	@ (8014d1c <icmp_input+0x200>)
 8014c60:	f001 fd02 	bl	8016668 <iprintf>
          goto icmperr;
 8014c64:	e04b      	b.n	8014cfe <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	685b      	ldr	r3, [r3, #4]
 8014c6a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8014c6c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014c6e:	4619      	mov	r1, r3
 8014c70:	6878      	ldr	r0, [r7, #4]
 8014c72:	f7f8 f953 	bl	800cf1c <pbuf_add_header>
 8014c76:	4603      	mov	r3, r0
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d12b      	bne.n	8014cd4 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	685b      	ldr	r3, [r3, #4]
 8014c80:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8014c82:	69fb      	ldr	r3, [r7, #28]
 8014c84:	681a      	ldr	r2, [r3, #0]
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8014c8a:	4b20      	ldr	r3, [pc, #128]	@ (8014d0c <icmp_input+0x1f0>)
 8014c8c:	691a      	ldr	r2, [r3, #16]
 8014c8e:	68fb      	ldr	r3, [r7, #12]
 8014c90:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8014c92:	693b      	ldr	r3, [r7, #16]
 8014c94:	2200      	movs	r2, #0
 8014c96:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8014c98:	693b      	ldr	r3, [r7, #16]
 8014c9a:	2200      	movs	r2, #0
 8014c9c:	709a      	strb	r2, [r3, #2]
 8014c9e:	2200      	movs	r2, #0
 8014ca0:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8014ca2:	68fb      	ldr	r3, [r7, #12]
 8014ca4:	22ff      	movs	r2, #255	@ 0xff
 8014ca6:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8014ca8:	68fb      	ldr	r3, [r7, #12]
 8014caa:	2200      	movs	r2, #0
 8014cac:	729a      	strb	r2, [r3, #10]
 8014cae:	2200      	movs	r2, #0
 8014cb0:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8014cb2:	683b      	ldr	r3, [r7, #0]
 8014cb4:	9302      	str	r3, [sp, #8]
 8014cb6:	2301      	movs	r3, #1
 8014cb8:	9301      	str	r3, [sp, #4]
 8014cba:	2300      	movs	r3, #0
 8014cbc:	9300      	str	r3, [sp, #0]
 8014cbe:	23ff      	movs	r3, #255	@ 0xff
 8014cc0:	2200      	movs	r2, #0
 8014cc2:	69f9      	ldr	r1, [r7, #28]
 8014cc4:	6878      	ldr	r0, [r7, #4]
 8014cc6:	f000 fa75 	bl	80151b4 <ip4_output_if>
 8014cca:	4603      	mov	r3, r0
 8014ccc:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8014cce:	e001      	b.n	8014cd4 <icmp_input+0x1b8>
      break;
 8014cd0:	bf00      	nop
 8014cd2:	e000      	b.n	8014cd6 <icmp_input+0x1ba>
      break;
 8014cd4:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8014cd6:	6878      	ldr	r0, [r7, #4]
 8014cd8:	f7f8 f9b6 	bl	800d048 <pbuf_free>
  return;
 8014cdc:	e013      	b.n	8014d06 <icmp_input+0x1ea>
    goto lenerr;
 8014cde:	bf00      	nop
 8014ce0:	e002      	b.n	8014ce8 <icmp_input+0x1cc>
    goto lenerr;
 8014ce2:	bf00      	nop
 8014ce4:	e000      	b.n	8014ce8 <icmp_input+0x1cc>
        goto lenerr;
 8014ce6:	bf00      	nop
lenerr:
  pbuf_free(p);
 8014ce8:	6878      	ldr	r0, [r7, #4]
 8014cea:	f7f8 f9ad 	bl	800d048 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8014cee:	e00a      	b.n	8014d06 <icmp_input+0x1ea>
        goto icmperr;
 8014cf0:	bf00      	nop
 8014cf2:	e004      	b.n	8014cfe <icmp_input+0x1e2>
        goto icmperr;
 8014cf4:	bf00      	nop
 8014cf6:	e002      	b.n	8014cfe <icmp_input+0x1e2>
          goto icmperr;
 8014cf8:	bf00      	nop
 8014cfa:	e000      	b.n	8014cfe <icmp_input+0x1e2>
          goto icmperr;
 8014cfc:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8014cfe:	6878      	ldr	r0, [r7, #4]
 8014d00:	f7f8 f9a2 	bl	800d048 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8014d04:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8014d06:	3728      	adds	r7, #40	@ 0x28
 8014d08:	46bd      	mov	sp, r7
 8014d0a:	bd80      	pop	{r7, pc}
 8014d0c:	20010908 	.word	0x20010908
 8014d10:	2001091c 	.word	0x2001091c
 8014d14:	0801a81c 	.word	0x0801a81c
 8014d18:	0801a854 	.word	0x0801a854
 8014d1c:	0801a88c 	.word	0x0801a88c
 8014d20:	0801a8b4 	.word	0x0801a8b4

08014d24 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b082      	sub	sp, #8
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	6078      	str	r0, [r7, #4]
 8014d2c:	460b      	mov	r3, r1
 8014d2e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8014d30:	78fb      	ldrb	r3, [r7, #3]
 8014d32:	461a      	mov	r2, r3
 8014d34:	2103      	movs	r1, #3
 8014d36:	6878      	ldr	r0, [r7, #4]
 8014d38:	f000 f814 	bl	8014d64 <icmp_send_response>
}
 8014d3c:	bf00      	nop
 8014d3e:	3708      	adds	r7, #8
 8014d40:	46bd      	mov	sp, r7
 8014d42:	bd80      	pop	{r7, pc}

08014d44 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8014d44:	b580      	push	{r7, lr}
 8014d46:	b082      	sub	sp, #8
 8014d48:	af00      	add	r7, sp, #0
 8014d4a:	6078      	str	r0, [r7, #4]
 8014d4c:	460b      	mov	r3, r1
 8014d4e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8014d50:	78fb      	ldrb	r3, [r7, #3]
 8014d52:	461a      	mov	r2, r3
 8014d54:	210b      	movs	r1, #11
 8014d56:	6878      	ldr	r0, [r7, #4]
 8014d58:	f000 f804 	bl	8014d64 <icmp_send_response>
}
 8014d5c:	bf00      	nop
 8014d5e:	3708      	adds	r7, #8
 8014d60:	46bd      	mov	sp, r7
 8014d62:	bd80      	pop	{r7, pc}

08014d64 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8014d64:	b580      	push	{r7, lr}
 8014d66:	b08c      	sub	sp, #48	@ 0x30
 8014d68:	af04      	add	r7, sp, #16
 8014d6a:	6078      	str	r0, [r7, #4]
 8014d6c:	460b      	mov	r3, r1
 8014d6e:	70fb      	strb	r3, [r7, #3]
 8014d70:	4613      	mov	r3, r2
 8014d72:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8014d74:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014d78:	2124      	movs	r1, #36	@ 0x24
 8014d7a:	2022      	movs	r0, #34	@ 0x22
 8014d7c:	f7f7 fe80 	bl	800ca80 <pbuf_alloc>
 8014d80:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8014d82:	69fb      	ldr	r3, [r7, #28]
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	d04c      	beq.n	8014e22 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8014d88:	69fb      	ldr	r3, [r7, #28]
 8014d8a:	895b      	ldrh	r3, [r3, #10]
 8014d8c:	2b23      	cmp	r3, #35	@ 0x23
 8014d8e:	d806      	bhi.n	8014d9e <icmp_send_response+0x3a>
 8014d90:	4b26      	ldr	r3, [pc, #152]	@ (8014e2c <icmp_send_response+0xc8>)
 8014d92:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8014d96:	4926      	ldr	r1, [pc, #152]	@ (8014e30 <icmp_send_response+0xcc>)
 8014d98:	4826      	ldr	r0, [pc, #152]	@ (8014e34 <icmp_send_response+0xd0>)
 8014d9a:	f001 fc65 	bl	8016668 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	685b      	ldr	r3, [r3, #4]
 8014da2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8014da4:	69fb      	ldr	r3, [r7, #28]
 8014da6:	685b      	ldr	r3, [r3, #4]
 8014da8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8014daa:	697b      	ldr	r3, [r7, #20]
 8014dac:	78fa      	ldrb	r2, [r7, #3]
 8014dae:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8014db0:	697b      	ldr	r3, [r7, #20]
 8014db2:	78ba      	ldrb	r2, [r7, #2]
 8014db4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8014db6:	697b      	ldr	r3, [r7, #20]
 8014db8:	2200      	movs	r2, #0
 8014dba:	711a      	strb	r2, [r3, #4]
 8014dbc:	2200      	movs	r2, #0
 8014dbe:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8014dc0:	697b      	ldr	r3, [r7, #20]
 8014dc2:	2200      	movs	r2, #0
 8014dc4:	719a      	strb	r2, [r3, #6]
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8014dca:	69fb      	ldr	r3, [r7, #28]
 8014dcc:	685b      	ldr	r3, [r3, #4]
 8014dce:	f103 0008 	add.w	r0, r3, #8
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	685b      	ldr	r3, [r3, #4]
 8014dd6:	221c      	movs	r2, #28
 8014dd8:	4619      	mov	r1, r3
 8014dda:	f001 fec6 	bl	8016b6a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8014dde:	69bb      	ldr	r3, [r7, #24]
 8014de0:	68db      	ldr	r3, [r3, #12]
 8014de2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8014de4:	f107 030c 	add.w	r3, r7, #12
 8014de8:	4618      	mov	r0, r3
 8014dea:	f000 f825 	bl	8014e38 <ip4_route>
 8014dee:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8014df0:	693b      	ldr	r3, [r7, #16]
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d011      	beq.n	8014e1a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8014df6:	697b      	ldr	r3, [r7, #20]
 8014df8:	2200      	movs	r2, #0
 8014dfa:	709a      	strb	r2, [r3, #2]
 8014dfc:	2200      	movs	r2, #0
 8014dfe:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8014e00:	f107 020c 	add.w	r2, r7, #12
 8014e04:	693b      	ldr	r3, [r7, #16]
 8014e06:	9302      	str	r3, [sp, #8]
 8014e08:	2301      	movs	r3, #1
 8014e0a:	9301      	str	r3, [sp, #4]
 8014e0c:	2300      	movs	r3, #0
 8014e0e:	9300      	str	r3, [sp, #0]
 8014e10:	23ff      	movs	r3, #255	@ 0xff
 8014e12:	2100      	movs	r1, #0
 8014e14:	69f8      	ldr	r0, [r7, #28]
 8014e16:	f000 f9cd 	bl	80151b4 <ip4_output_if>
  }
  pbuf_free(q);
 8014e1a:	69f8      	ldr	r0, [r7, #28]
 8014e1c:	f7f8 f914 	bl	800d048 <pbuf_free>
 8014e20:	e000      	b.n	8014e24 <icmp_send_response+0xc0>
    return;
 8014e22:	bf00      	nop
}
 8014e24:	3720      	adds	r7, #32
 8014e26:	46bd      	mov	sp, r7
 8014e28:	bd80      	pop	{r7, pc}
 8014e2a:	bf00      	nop
 8014e2c:	0801a81c 	.word	0x0801a81c
 8014e30:	0801a8e8 	.word	0x0801a8e8
 8014e34:	0801a88c 	.word	0x0801a88c

08014e38 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8014e38:	b480      	push	{r7}
 8014e3a:	b085      	sub	sp, #20
 8014e3c:	af00      	add	r7, sp, #0
 8014e3e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8014e40:	4b33      	ldr	r3, [pc, #204]	@ (8014f10 <ip4_route+0xd8>)
 8014e42:	681b      	ldr	r3, [r3, #0]
 8014e44:	60fb      	str	r3, [r7, #12]
 8014e46:	e036      	b.n	8014eb6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014e48:	68fb      	ldr	r3, [r7, #12]
 8014e4a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014e4e:	f003 0301 	and.w	r3, r3, #1
 8014e52:	b2db      	uxtb	r3, r3
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d02b      	beq.n	8014eb0 <ip4_route+0x78>
 8014e58:	68fb      	ldr	r3, [r7, #12]
 8014e5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014e5e:	089b      	lsrs	r3, r3, #2
 8014e60:	f003 0301 	and.w	r3, r3, #1
 8014e64:	b2db      	uxtb	r3, r3
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d022      	beq.n	8014eb0 <ip4_route+0x78>
 8014e6a:	68fb      	ldr	r3, [r7, #12]
 8014e6c:	3304      	adds	r3, #4
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d01d      	beq.n	8014eb0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	681a      	ldr	r2, [r3, #0]
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	3304      	adds	r3, #4
 8014e7c:	681b      	ldr	r3, [r3, #0]
 8014e7e:	405a      	eors	r2, r3
 8014e80:	68fb      	ldr	r3, [r7, #12]
 8014e82:	3308      	adds	r3, #8
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	4013      	ands	r3, r2
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d101      	bne.n	8014e90 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	e038      	b.n	8014f02 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8014e90:	68fb      	ldr	r3, [r7, #12]
 8014e92:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014e96:	f003 0302 	and.w	r3, r3, #2
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d108      	bne.n	8014eb0 <ip4_route+0x78>
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	681a      	ldr	r2, [r3, #0]
 8014ea2:	68fb      	ldr	r3, [r7, #12]
 8014ea4:	330c      	adds	r3, #12
 8014ea6:	681b      	ldr	r3, [r3, #0]
 8014ea8:	429a      	cmp	r2, r3
 8014eaa:	d101      	bne.n	8014eb0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	e028      	b.n	8014f02 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8014eb0:	68fb      	ldr	r3, [r7, #12]
 8014eb2:	681b      	ldr	r3, [r3, #0]
 8014eb4:	60fb      	str	r3, [r7, #12]
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	d1c5      	bne.n	8014e48 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014ebc:	4b15      	ldr	r3, [pc, #84]	@ (8014f14 <ip4_route+0xdc>)
 8014ebe:	681b      	ldr	r3, [r3, #0]
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d01a      	beq.n	8014efa <ip4_route+0xc2>
 8014ec4:	4b13      	ldr	r3, [pc, #76]	@ (8014f14 <ip4_route+0xdc>)
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014ecc:	f003 0301 	and.w	r3, r3, #1
 8014ed0:	2b00      	cmp	r3, #0
 8014ed2:	d012      	beq.n	8014efa <ip4_route+0xc2>
 8014ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8014f14 <ip4_route+0xdc>)
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014edc:	f003 0304 	and.w	r3, r3, #4
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d00a      	beq.n	8014efa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8014ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8014f14 <ip4_route+0xdc>)
 8014ee6:	681b      	ldr	r3, [r3, #0]
 8014ee8:	3304      	adds	r3, #4
 8014eea:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d004      	beq.n	8014efa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	681b      	ldr	r3, [r3, #0]
 8014ef4:	b2db      	uxtb	r3, r3
 8014ef6:	2b7f      	cmp	r3, #127	@ 0x7f
 8014ef8:	d101      	bne.n	8014efe <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8014efa:	2300      	movs	r3, #0
 8014efc:	e001      	b.n	8014f02 <ip4_route+0xca>
  }

  return netif_default;
 8014efe:	4b05      	ldr	r3, [pc, #20]	@ (8014f14 <ip4_route+0xdc>)
 8014f00:	681b      	ldr	r3, [r3, #0]
}
 8014f02:	4618      	mov	r0, r3
 8014f04:	3714      	adds	r7, #20
 8014f06:	46bd      	mov	sp, r7
 8014f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f0c:	4770      	bx	lr
 8014f0e:	bf00      	nop
 8014f10:	200139fc 	.word	0x200139fc
 8014f14:	20013a00 	.word	0x20013a00

08014f18 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b082      	sub	sp, #8
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014f26:	f003 0301 	and.w	r3, r3, #1
 8014f2a:	b2db      	uxtb	r3, r3
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d016      	beq.n	8014f5e <ip4_input_accept+0x46>
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	3304      	adds	r3, #4
 8014f34:	681b      	ldr	r3, [r3, #0]
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	d011      	beq.n	8014f5e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8014f68 <ip4_input_accept+0x50>)
 8014f3c:	695a      	ldr	r2, [r3, #20]
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	3304      	adds	r3, #4
 8014f42:	681b      	ldr	r3, [r3, #0]
 8014f44:	429a      	cmp	r2, r3
 8014f46:	d008      	beq.n	8014f5a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8014f48:	4b07      	ldr	r3, [pc, #28]	@ (8014f68 <ip4_input_accept+0x50>)
 8014f4a:	695b      	ldr	r3, [r3, #20]
 8014f4c:	6879      	ldr	r1, [r7, #4]
 8014f4e:	4618      	mov	r0, r3
 8014f50:	f000 fa08 	bl	8015364 <ip4_addr_isbroadcast_u32>
 8014f54:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	d001      	beq.n	8014f5e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8014f5a:	2301      	movs	r3, #1
 8014f5c:	e000      	b.n	8014f60 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8014f5e:	2300      	movs	r3, #0
}
 8014f60:	4618      	mov	r0, r3
 8014f62:	3708      	adds	r7, #8
 8014f64:	46bd      	mov	sp, r7
 8014f66:	bd80      	pop	{r7, pc}
 8014f68:	20010908 	.word	0x20010908

08014f6c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8014f6c:	b580      	push	{r7, lr}
 8014f6e:	b086      	sub	sp, #24
 8014f70:	af00      	add	r7, sp, #0
 8014f72:	6078      	str	r0, [r7, #4]
 8014f74:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	685b      	ldr	r3, [r3, #4]
 8014f7a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8014f7c:	697b      	ldr	r3, [r7, #20]
 8014f7e:	781b      	ldrb	r3, [r3, #0]
 8014f80:	091b      	lsrs	r3, r3, #4
 8014f82:	b2db      	uxtb	r3, r3
 8014f84:	2b04      	cmp	r3, #4
 8014f86:	d004      	beq.n	8014f92 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8014f88:	6878      	ldr	r0, [r7, #4]
 8014f8a:	f7f8 f85d 	bl	800d048 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8014f8e:	2300      	movs	r3, #0
 8014f90:	e107      	b.n	80151a2 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8014f92:	697b      	ldr	r3, [r7, #20]
 8014f94:	781b      	ldrb	r3, [r3, #0]
 8014f96:	f003 030f 	and.w	r3, r3, #15
 8014f9a:	b2db      	uxtb	r3, r3
 8014f9c:	009b      	lsls	r3, r3, #2
 8014f9e:	b2db      	uxtb	r3, r3
 8014fa0:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8014fa2:	697b      	ldr	r3, [r7, #20]
 8014fa4:	885b      	ldrh	r3, [r3, #2]
 8014fa6:	b29b      	uxth	r3, r3
 8014fa8:	4618      	mov	r0, r3
 8014faa:	f7f6 fc5f 	bl	800b86c <lwip_htons>
 8014fae:	4603      	mov	r3, r0
 8014fb0:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	891b      	ldrh	r3, [r3, #8]
 8014fb6:	89ba      	ldrh	r2, [r7, #12]
 8014fb8:	429a      	cmp	r2, r3
 8014fba:	d204      	bcs.n	8014fc6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8014fbc:	89bb      	ldrh	r3, [r7, #12]
 8014fbe:	4619      	mov	r1, r3
 8014fc0:	6878      	ldr	r0, [r7, #4]
 8014fc2:	f7f7 febb 	bl	800cd3c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	895b      	ldrh	r3, [r3, #10]
 8014fca:	89fa      	ldrh	r2, [r7, #14]
 8014fcc:	429a      	cmp	r2, r3
 8014fce:	d807      	bhi.n	8014fe0 <ip4_input+0x74>
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	891b      	ldrh	r3, [r3, #8]
 8014fd4:	89ba      	ldrh	r2, [r7, #12]
 8014fd6:	429a      	cmp	r2, r3
 8014fd8:	d802      	bhi.n	8014fe0 <ip4_input+0x74>
 8014fda:	89fb      	ldrh	r3, [r7, #14]
 8014fdc:	2b13      	cmp	r3, #19
 8014fde:	d804      	bhi.n	8014fea <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8014fe0:	6878      	ldr	r0, [r7, #4]
 8014fe2:	f7f8 f831 	bl	800d048 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8014fe6:	2300      	movs	r3, #0
 8014fe8:	e0db      	b.n	80151a2 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8014fea:	697b      	ldr	r3, [r7, #20]
 8014fec:	691b      	ldr	r3, [r3, #16]
 8014fee:	4a6f      	ldr	r2, [pc, #444]	@ (80151ac <ip4_input+0x240>)
 8014ff0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8014ff2:	697b      	ldr	r3, [r7, #20]
 8014ff4:	68db      	ldr	r3, [r3, #12]
 8014ff6:	4a6d      	ldr	r2, [pc, #436]	@ (80151ac <ip4_input+0x240>)
 8014ff8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014ffa:	4b6c      	ldr	r3, [pc, #432]	@ (80151ac <ip4_input+0x240>)
 8014ffc:	695b      	ldr	r3, [r3, #20]
 8014ffe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8015002:	2be0      	cmp	r3, #224	@ 0xe0
 8015004:	d112      	bne.n	801502c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8015006:	683b      	ldr	r3, [r7, #0]
 8015008:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801500c:	f003 0301 	and.w	r3, r3, #1
 8015010:	b2db      	uxtb	r3, r3
 8015012:	2b00      	cmp	r3, #0
 8015014:	d007      	beq.n	8015026 <ip4_input+0xba>
 8015016:	683b      	ldr	r3, [r7, #0]
 8015018:	3304      	adds	r3, #4
 801501a:	681b      	ldr	r3, [r3, #0]
 801501c:	2b00      	cmp	r3, #0
 801501e:	d002      	beq.n	8015026 <ip4_input+0xba>
      netif = inp;
 8015020:	683b      	ldr	r3, [r7, #0]
 8015022:	613b      	str	r3, [r7, #16]
 8015024:	e02a      	b.n	801507c <ip4_input+0x110>
    } else {
      netif = NULL;
 8015026:	2300      	movs	r3, #0
 8015028:	613b      	str	r3, [r7, #16]
 801502a:	e027      	b.n	801507c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801502c:	6838      	ldr	r0, [r7, #0]
 801502e:	f7ff ff73 	bl	8014f18 <ip4_input_accept>
 8015032:	4603      	mov	r3, r0
 8015034:	2b00      	cmp	r3, #0
 8015036:	d002      	beq.n	801503e <ip4_input+0xd2>
      netif = inp;
 8015038:	683b      	ldr	r3, [r7, #0]
 801503a:	613b      	str	r3, [r7, #16]
 801503c:	e01e      	b.n	801507c <ip4_input+0x110>
    } else {
      netif = NULL;
 801503e:	2300      	movs	r3, #0
 8015040:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8015042:	4b5a      	ldr	r3, [pc, #360]	@ (80151ac <ip4_input+0x240>)
 8015044:	695b      	ldr	r3, [r3, #20]
 8015046:	b2db      	uxtb	r3, r3
 8015048:	2b7f      	cmp	r3, #127	@ 0x7f
 801504a:	d017      	beq.n	801507c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801504c:	4b58      	ldr	r3, [pc, #352]	@ (80151b0 <ip4_input+0x244>)
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	613b      	str	r3, [r7, #16]
 8015052:	e00e      	b.n	8015072 <ip4_input+0x106>
          if (netif == inp) {
 8015054:	693a      	ldr	r2, [r7, #16]
 8015056:	683b      	ldr	r3, [r7, #0]
 8015058:	429a      	cmp	r2, r3
 801505a:	d006      	beq.n	801506a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801505c:	6938      	ldr	r0, [r7, #16]
 801505e:	f7ff ff5b 	bl	8014f18 <ip4_input_accept>
 8015062:	4603      	mov	r3, r0
 8015064:	2b00      	cmp	r3, #0
 8015066:	d108      	bne.n	801507a <ip4_input+0x10e>
 8015068:	e000      	b.n	801506c <ip4_input+0x100>
            continue;
 801506a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801506c:	693b      	ldr	r3, [r7, #16]
 801506e:	681b      	ldr	r3, [r3, #0]
 8015070:	613b      	str	r3, [r7, #16]
 8015072:	693b      	ldr	r3, [r7, #16]
 8015074:	2b00      	cmp	r3, #0
 8015076:	d1ed      	bne.n	8015054 <ip4_input+0xe8>
 8015078:	e000      	b.n	801507c <ip4_input+0x110>
            break;
 801507a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801507c:	4b4b      	ldr	r3, [pc, #300]	@ (80151ac <ip4_input+0x240>)
 801507e:	691b      	ldr	r3, [r3, #16]
 8015080:	6839      	ldr	r1, [r7, #0]
 8015082:	4618      	mov	r0, r3
 8015084:	f000 f96e 	bl	8015364 <ip4_addr_isbroadcast_u32>
 8015088:	4603      	mov	r3, r0
 801508a:	2b00      	cmp	r3, #0
 801508c:	d105      	bne.n	801509a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801508e:	4b47      	ldr	r3, [pc, #284]	@ (80151ac <ip4_input+0x240>)
 8015090:	691b      	ldr	r3, [r3, #16]
 8015092:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8015096:	2be0      	cmp	r3, #224	@ 0xe0
 8015098:	d104      	bne.n	80150a4 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801509a:	6878      	ldr	r0, [r7, #4]
 801509c:	f7f7 ffd4 	bl	800d048 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80150a0:	2300      	movs	r3, #0
 80150a2:	e07e      	b.n	80151a2 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80150a4:	693b      	ldr	r3, [r7, #16]
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d104      	bne.n	80150b4 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80150aa:	6878      	ldr	r0, [r7, #4]
 80150ac:	f7f7 ffcc 	bl	800d048 <pbuf_free>
    return ERR_OK;
 80150b0:	2300      	movs	r3, #0
 80150b2:	e076      	b.n	80151a2 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80150b4:	697b      	ldr	r3, [r7, #20]
 80150b6:	88db      	ldrh	r3, [r3, #6]
 80150b8:	b29b      	uxth	r3, r3
 80150ba:	461a      	mov	r2, r3
 80150bc:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 80150c0:	4013      	ands	r3, r2
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d00b      	beq.n	80150de <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80150c6:	6878      	ldr	r0, [r7, #4]
 80150c8:	f000 fc92 	bl	80159f0 <ip4_reass>
 80150cc:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d101      	bne.n	80150d8 <ip4_input+0x16c>
      return ERR_OK;
 80150d4:	2300      	movs	r3, #0
 80150d6:	e064      	b.n	80151a2 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	685b      	ldr	r3, [r3, #4]
 80150dc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80150de:	4a33      	ldr	r2, [pc, #204]	@ (80151ac <ip4_input+0x240>)
 80150e0:	693b      	ldr	r3, [r7, #16]
 80150e2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80150e4:	4a31      	ldr	r2, [pc, #196]	@ (80151ac <ip4_input+0x240>)
 80150e6:	683b      	ldr	r3, [r7, #0]
 80150e8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80150ea:	4a30      	ldr	r2, [pc, #192]	@ (80151ac <ip4_input+0x240>)
 80150ec:	697b      	ldr	r3, [r7, #20]
 80150ee:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80150f0:	697b      	ldr	r3, [r7, #20]
 80150f2:	781b      	ldrb	r3, [r3, #0]
 80150f4:	f003 030f 	and.w	r3, r3, #15
 80150f8:	b2db      	uxtb	r3, r3
 80150fa:	009b      	lsls	r3, r3, #2
 80150fc:	b2db      	uxtb	r3, r3
 80150fe:	461a      	mov	r2, r3
 8015100:	4b2a      	ldr	r3, [pc, #168]	@ (80151ac <ip4_input+0x240>)
 8015102:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8015104:	89fb      	ldrh	r3, [r7, #14]
 8015106:	4619      	mov	r1, r3
 8015108:	6878      	ldr	r0, [r7, #4]
 801510a:	f7f7 ff17 	bl	800cf3c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801510e:	697b      	ldr	r3, [r7, #20]
 8015110:	7a5b      	ldrb	r3, [r3, #9]
 8015112:	2b11      	cmp	r3, #17
 8015114:	d006      	beq.n	8015124 <ip4_input+0x1b8>
 8015116:	2b11      	cmp	r3, #17
 8015118:	dc13      	bgt.n	8015142 <ip4_input+0x1d6>
 801511a:	2b01      	cmp	r3, #1
 801511c:	d00c      	beq.n	8015138 <ip4_input+0x1cc>
 801511e:	2b06      	cmp	r3, #6
 8015120:	d005      	beq.n	801512e <ip4_input+0x1c2>
 8015122:	e00e      	b.n	8015142 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8015124:	6839      	ldr	r1, [r7, #0]
 8015126:	6878      	ldr	r0, [r7, #4]
 8015128:	f7fe fc68 	bl	80139fc <udp_input>
        break;
 801512c:	e026      	b.n	801517c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801512e:	6839      	ldr	r1, [r7, #0]
 8015130:	6878      	ldr	r0, [r7, #4]
 8015132:	f7fa f85f 	bl	800f1f4 <tcp_input>
        break;
 8015136:	e021      	b.n	801517c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8015138:	6839      	ldr	r1, [r7, #0]
 801513a:	6878      	ldr	r0, [r7, #4]
 801513c:	f7ff fcee 	bl	8014b1c <icmp_input>
        break;
 8015140:	e01c      	b.n	801517c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8015142:	4b1a      	ldr	r3, [pc, #104]	@ (80151ac <ip4_input+0x240>)
 8015144:	695b      	ldr	r3, [r3, #20]
 8015146:	6939      	ldr	r1, [r7, #16]
 8015148:	4618      	mov	r0, r3
 801514a:	f000 f90b 	bl	8015364 <ip4_addr_isbroadcast_u32>
 801514e:	4603      	mov	r3, r0
 8015150:	2b00      	cmp	r3, #0
 8015152:	d10f      	bne.n	8015174 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8015154:	4b15      	ldr	r3, [pc, #84]	@ (80151ac <ip4_input+0x240>)
 8015156:	695b      	ldr	r3, [r3, #20]
 8015158:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801515c:	2be0      	cmp	r3, #224	@ 0xe0
 801515e:	d009      	beq.n	8015174 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8015160:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8015164:	4619      	mov	r1, r3
 8015166:	6878      	ldr	r0, [r7, #4]
 8015168:	f7f7 ff5b 	bl	800d022 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801516c:	2102      	movs	r1, #2
 801516e:	6878      	ldr	r0, [r7, #4]
 8015170:	f7ff fdd8 	bl	8014d24 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8015174:	6878      	ldr	r0, [r7, #4]
 8015176:	f7f7 ff67 	bl	800d048 <pbuf_free>
        break;
 801517a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801517c:	4b0b      	ldr	r3, [pc, #44]	@ (80151ac <ip4_input+0x240>)
 801517e:	2200      	movs	r2, #0
 8015180:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8015182:	4b0a      	ldr	r3, [pc, #40]	@ (80151ac <ip4_input+0x240>)
 8015184:	2200      	movs	r2, #0
 8015186:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8015188:	4b08      	ldr	r3, [pc, #32]	@ (80151ac <ip4_input+0x240>)
 801518a:	2200      	movs	r2, #0
 801518c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801518e:	4b07      	ldr	r3, [pc, #28]	@ (80151ac <ip4_input+0x240>)
 8015190:	2200      	movs	r2, #0
 8015192:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8015194:	4b05      	ldr	r3, [pc, #20]	@ (80151ac <ip4_input+0x240>)
 8015196:	2200      	movs	r2, #0
 8015198:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801519a:	4b04      	ldr	r3, [pc, #16]	@ (80151ac <ip4_input+0x240>)
 801519c:	2200      	movs	r2, #0
 801519e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80151a0:	2300      	movs	r3, #0
}
 80151a2:	4618      	mov	r0, r3
 80151a4:	3718      	adds	r7, #24
 80151a6:	46bd      	mov	sp, r7
 80151a8:	bd80      	pop	{r7, pc}
 80151aa:	bf00      	nop
 80151ac:	20010908 	.word	0x20010908
 80151b0:	200139fc 	.word	0x200139fc

080151b4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80151b4:	b580      	push	{r7, lr}
 80151b6:	b08a      	sub	sp, #40	@ 0x28
 80151b8:	af04      	add	r7, sp, #16
 80151ba:	60f8      	str	r0, [r7, #12]
 80151bc:	60b9      	str	r1, [r7, #8]
 80151be:	607a      	str	r2, [r7, #4]
 80151c0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80151c2:	68bb      	ldr	r3, [r7, #8]
 80151c4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d009      	beq.n	80151e0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80151cc:	68bb      	ldr	r3, [r7, #8]
 80151ce:	2b00      	cmp	r3, #0
 80151d0:	d003      	beq.n	80151da <ip4_output_if+0x26>
 80151d2:	68bb      	ldr	r3, [r7, #8]
 80151d4:	681b      	ldr	r3, [r3, #0]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d102      	bne.n	80151e0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80151da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151dc:	3304      	adds	r3, #4
 80151de:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80151e0:	78fa      	ldrb	r2, [r7, #3]
 80151e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80151e4:	9302      	str	r3, [sp, #8]
 80151e6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80151ea:	9301      	str	r3, [sp, #4]
 80151ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80151f0:	9300      	str	r3, [sp, #0]
 80151f2:	4613      	mov	r3, r2
 80151f4:	687a      	ldr	r2, [r7, #4]
 80151f6:	6979      	ldr	r1, [r7, #20]
 80151f8:	68f8      	ldr	r0, [r7, #12]
 80151fa:	f000 f805 	bl	8015208 <ip4_output_if_src>
 80151fe:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8015200:	4618      	mov	r0, r3
 8015202:	3718      	adds	r7, #24
 8015204:	46bd      	mov	sp, r7
 8015206:	bd80      	pop	{r7, pc}

08015208 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8015208:	b580      	push	{r7, lr}
 801520a:	b088      	sub	sp, #32
 801520c:	af00      	add	r7, sp, #0
 801520e:	60f8      	str	r0, [r7, #12]
 8015210:	60b9      	str	r1, [r7, #8]
 8015212:	607a      	str	r2, [r7, #4]
 8015214:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	7b9b      	ldrb	r3, [r3, #14]
 801521a:	2b01      	cmp	r3, #1
 801521c:	d006      	beq.n	801522c <ip4_output_if_src+0x24>
 801521e:	4b4b      	ldr	r3, [pc, #300]	@ (801534c <ip4_output_if_src+0x144>)
 8015220:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8015224:	494a      	ldr	r1, [pc, #296]	@ (8015350 <ip4_output_if_src+0x148>)
 8015226:	484b      	ldr	r0, [pc, #300]	@ (8015354 <ip4_output_if_src+0x14c>)
 8015228:	f001 fa1e 	bl	8016668 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	2b00      	cmp	r3, #0
 8015230:	d060      	beq.n	80152f4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8015232:	2314      	movs	r3, #20
 8015234:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8015236:	2114      	movs	r1, #20
 8015238:	68f8      	ldr	r0, [r7, #12]
 801523a:	f7f7 fe6f 	bl	800cf1c <pbuf_add_header>
 801523e:	4603      	mov	r3, r0
 8015240:	2b00      	cmp	r3, #0
 8015242:	d002      	beq.n	801524a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8015244:	f06f 0301 	mvn.w	r3, #1
 8015248:	e07c      	b.n	8015344 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	685b      	ldr	r3, [r3, #4]
 801524e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8015250:	68fb      	ldr	r3, [r7, #12]
 8015252:	895b      	ldrh	r3, [r3, #10]
 8015254:	2b13      	cmp	r3, #19
 8015256:	d806      	bhi.n	8015266 <ip4_output_if_src+0x5e>
 8015258:	4b3c      	ldr	r3, [pc, #240]	@ (801534c <ip4_output_if_src+0x144>)
 801525a:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801525e:	493e      	ldr	r1, [pc, #248]	@ (8015358 <ip4_output_if_src+0x150>)
 8015260:	483c      	ldr	r0, [pc, #240]	@ (8015354 <ip4_output_if_src+0x14c>)
 8015262:	f001 fa01 	bl	8016668 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8015266:	69fb      	ldr	r3, [r7, #28]
 8015268:	78fa      	ldrb	r2, [r7, #3]
 801526a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801526c:	69fb      	ldr	r3, [r7, #28]
 801526e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8015272:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	681a      	ldr	r2, [r3, #0]
 8015278:	69fb      	ldr	r3, [r7, #28]
 801527a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801527c:	8b7b      	ldrh	r3, [r7, #26]
 801527e:	089b      	lsrs	r3, r3, #2
 8015280:	b29b      	uxth	r3, r3
 8015282:	b2db      	uxtb	r3, r3
 8015284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015288:	b2da      	uxtb	r2, r3
 801528a:	69fb      	ldr	r3, [r7, #28]
 801528c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801528e:	69fb      	ldr	r3, [r7, #28]
 8015290:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8015294:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8015296:	68fb      	ldr	r3, [r7, #12]
 8015298:	891b      	ldrh	r3, [r3, #8]
 801529a:	4618      	mov	r0, r3
 801529c:	f7f6 fae6 	bl	800b86c <lwip_htons>
 80152a0:	4603      	mov	r3, r0
 80152a2:	461a      	mov	r2, r3
 80152a4:	69fb      	ldr	r3, [r7, #28]
 80152a6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80152a8:	69fb      	ldr	r3, [r7, #28]
 80152aa:	2200      	movs	r2, #0
 80152ac:	719a      	strb	r2, [r3, #6]
 80152ae:	2200      	movs	r2, #0
 80152b0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80152b2:	4b2a      	ldr	r3, [pc, #168]	@ (801535c <ip4_output_if_src+0x154>)
 80152b4:	881b      	ldrh	r3, [r3, #0]
 80152b6:	4618      	mov	r0, r3
 80152b8:	f7f6 fad8 	bl	800b86c <lwip_htons>
 80152bc:	4603      	mov	r3, r0
 80152be:	461a      	mov	r2, r3
 80152c0:	69fb      	ldr	r3, [r7, #28]
 80152c2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80152c4:	4b25      	ldr	r3, [pc, #148]	@ (801535c <ip4_output_if_src+0x154>)
 80152c6:	881b      	ldrh	r3, [r3, #0]
 80152c8:	3301      	adds	r3, #1
 80152ca:	b29a      	uxth	r2, r3
 80152cc:	4b23      	ldr	r3, [pc, #140]	@ (801535c <ip4_output_if_src+0x154>)
 80152ce:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80152d0:	68bb      	ldr	r3, [r7, #8]
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d104      	bne.n	80152e0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80152d6:	4b22      	ldr	r3, [pc, #136]	@ (8015360 <ip4_output_if_src+0x158>)
 80152d8:	681a      	ldr	r2, [r3, #0]
 80152da:	69fb      	ldr	r3, [r7, #28]
 80152dc:	60da      	str	r2, [r3, #12]
 80152de:	e003      	b.n	80152e8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80152e0:	68bb      	ldr	r3, [r7, #8]
 80152e2:	681a      	ldr	r2, [r3, #0]
 80152e4:	69fb      	ldr	r3, [r7, #28]
 80152e6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80152e8:	69fb      	ldr	r3, [r7, #28]
 80152ea:	2200      	movs	r2, #0
 80152ec:	729a      	strb	r2, [r3, #10]
 80152ee:	2200      	movs	r2, #0
 80152f0:	72da      	strb	r2, [r3, #11]
 80152f2:	e00f      	b.n	8015314 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80152f4:	68fb      	ldr	r3, [r7, #12]
 80152f6:	895b      	ldrh	r3, [r3, #10]
 80152f8:	2b13      	cmp	r3, #19
 80152fa:	d802      	bhi.n	8015302 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80152fc:	f06f 0301 	mvn.w	r3, #1
 8015300:	e020      	b.n	8015344 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8015302:	68fb      	ldr	r3, [r7, #12]
 8015304:	685b      	ldr	r3, [r3, #4]
 8015306:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8015308:	69fb      	ldr	r3, [r7, #28]
 801530a:	691b      	ldr	r3, [r3, #16]
 801530c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801530e:	f107 0314 	add.w	r3, r7, #20
 8015312:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8015314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015316:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015318:	2b00      	cmp	r3, #0
 801531a:	d00c      	beq.n	8015336 <ip4_output_if_src+0x12e>
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	891a      	ldrh	r2, [r3, #8]
 8015320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015322:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015324:	429a      	cmp	r2, r3
 8015326:	d906      	bls.n	8015336 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8015328:	687a      	ldr	r2, [r7, #4]
 801532a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801532c:	68f8      	ldr	r0, [r7, #12]
 801532e:	f000 fd53 	bl	8015dd8 <ip4_frag>
 8015332:	4603      	mov	r3, r0
 8015334:	e006      	b.n	8015344 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8015336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015338:	695b      	ldr	r3, [r3, #20]
 801533a:	687a      	ldr	r2, [r7, #4]
 801533c:	68f9      	ldr	r1, [r7, #12]
 801533e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015340:	4798      	blx	r3
 8015342:	4603      	mov	r3, r0
}
 8015344:	4618      	mov	r0, r3
 8015346:	3720      	adds	r7, #32
 8015348:	46bd      	mov	sp, r7
 801534a:	bd80      	pop	{r7, pc}
 801534c:	0801a914 	.word	0x0801a914
 8015350:	0801a948 	.word	0x0801a948
 8015354:	0801a954 	.word	0x0801a954
 8015358:	0801a97c 	.word	0x0801a97c
 801535c:	20013b5a 	.word	0x20013b5a
 8015360:	0801add0 	.word	0x0801add0

08015364 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8015364:	b480      	push	{r7}
 8015366:	b085      	sub	sp, #20
 8015368:	af00      	add	r7, sp, #0
 801536a:	6078      	str	r0, [r7, #4]
 801536c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015378:	d002      	beq.n	8015380 <ip4_addr_isbroadcast_u32+0x1c>
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	2b00      	cmp	r3, #0
 801537e:	d101      	bne.n	8015384 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8015380:	2301      	movs	r3, #1
 8015382:	e02a      	b.n	80153da <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8015384:	683b      	ldr	r3, [r7, #0]
 8015386:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801538a:	f003 0302 	and.w	r3, r3, #2
 801538e:	2b00      	cmp	r3, #0
 8015390:	d101      	bne.n	8015396 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8015392:	2300      	movs	r3, #0
 8015394:	e021      	b.n	80153da <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8015396:	683b      	ldr	r3, [r7, #0]
 8015398:	3304      	adds	r3, #4
 801539a:	681b      	ldr	r3, [r3, #0]
 801539c:	687a      	ldr	r2, [r7, #4]
 801539e:	429a      	cmp	r2, r3
 80153a0:	d101      	bne.n	80153a6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80153a2:	2300      	movs	r3, #0
 80153a4:	e019      	b.n	80153da <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80153a6:	68fa      	ldr	r2, [r7, #12]
 80153a8:	683b      	ldr	r3, [r7, #0]
 80153aa:	3304      	adds	r3, #4
 80153ac:	681b      	ldr	r3, [r3, #0]
 80153ae:	405a      	eors	r2, r3
 80153b0:	683b      	ldr	r3, [r7, #0]
 80153b2:	3308      	adds	r3, #8
 80153b4:	681b      	ldr	r3, [r3, #0]
 80153b6:	4013      	ands	r3, r2
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d10d      	bne.n	80153d8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80153bc:	683b      	ldr	r3, [r7, #0]
 80153be:	3308      	adds	r3, #8
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	43da      	mvns	r2, r3
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80153c8:	683b      	ldr	r3, [r7, #0]
 80153ca:	3308      	adds	r3, #8
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80153d0:	429a      	cmp	r2, r3
 80153d2:	d101      	bne.n	80153d8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80153d4:	2301      	movs	r3, #1
 80153d6:	e000      	b.n	80153da <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80153d8:	2300      	movs	r3, #0
  }
}
 80153da:	4618      	mov	r0, r3
 80153dc:	3714      	adds	r7, #20
 80153de:	46bd      	mov	sp, r7
 80153e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153e4:	4770      	bx	lr
	...

080153e8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80153e8:	b580      	push	{r7, lr}
 80153ea:	b084      	sub	sp, #16
 80153ec:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80153ee:	2300      	movs	r3, #0
 80153f0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80153f2:	4b12      	ldr	r3, [pc, #72]	@ (801543c <ip_reass_tmr+0x54>)
 80153f4:	681b      	ldr	r3, [r3, #0]
 80153f6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80153f8:	e018      	b.n	801542c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80153fa:	68fb      	ldr	r3, [r7, #12]
 80153fc:	7fdb      	ldrb	r3, [r3, #31]
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d00b      	beq.n	801541a <ip_reass_tmr+0x32>
      r->timer--;
 8015402:	68fb      	ldr	r3, [r7, #12]
 8015404:	7fdb      	ldrb	r3, [r3, #31]
 8015406:	3b01      	subs	r3, #1
 8015408:	b2da      	uxtb	r2, r3
 801540a:	68fb      	ldr	r3, [r7, #12]
 801540c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801540e:	68fb      	ldr	r3, [r7, #12]
 8015410:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	681b      	ldr	r3, [r3, #0]
 8015416:	60fb      	str	r3, [r7, #12]
 8015418:	e008      	b.n	801542c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801541a:	68fb      	ldr	r3, [r7, #12]
 801541c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801541e:	68fb      	ldr	r3, [r7, #12]
 8015420:	681b      	ldr	r3, [r3, #0]
 8015422:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8015424:	68b9      	ldr	r1, [r7, #8]
 8015426:	6878      	ldr	r0, [r7, #4]
 8015428:	f000 f80a 	bl	8015440 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801542c:	68fb      	ldr	r3, [r7, #12]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d1e3      	bne.n	80153fa <ip_reass_tmr+0x12>
    }
  }
}
 8015432:	bf00      	nop
 8015434:	bf00      	nop
 8015436:	3710      	adds	r7, #16
 8015438:	46bd      	mov	sp, r7
 801543a:	bd80      	pop	{r7, pc}
 801543c:	20013b5c 	.word	0x20013b5c

08015440 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015440:	b580      	push	{r7, lr}
 8015442:	b088      	sub	sp, #32
 8015444:	af00      	add	r7, sp, #0
 8015446:	6078      	str	r0, [r7, #4]
 8015448:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801544a:	2300      	movs	r3, #0
 801544c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801544e:	683a      	ldr	r2, [r7, #0]
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	429a      	cmp	r2, r3
 8015454:	d105      	bne.n	8015462 <ip_reass_free_complete_datagram+0x22>
 8015456:	4b45      	ldr	r3, [pc, #276]	@ (801556c <ip_reass_free_complete_datagram+0x12c>)
 8015458:	22ab      	movs	r2, #171	@ 0xab
 801545a:	4945      	ldr	r1, [pc, #276]	@ (8015570 <ip_reass_free_complete_datagram+0x130>)
 801545c:	4845      	ldr	r0, [pc, #276]	@ (8015574 <ip_reass_free_complete_datagram+0x134>)
 801545e:	f001 f903 	bl	8016668 <iprintf>
  if (prev != NULL) {
 8015462:	683b      	ldr	r3, [r7, #0]
 8015464:	2b00      	cmp	r3, #0
 8015466:	d00a      	beq.n	801547e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8015468:	683b      	ldr	r3, [r7, #0]
 801546a:	681b      	ldr	r3, [r3, #0]
 801546c:	687a      	ldr	r2, [r7, #4]
 801546e:	429a      	cmp	r2, r3
 8015470:	d005      	beq.n	801547e <ip_reass_free_complete_datagram+0x3e>
 8015472:	4b3e      	ldr	r3, [pc, #248]	@ (801556c <ip_reass_free_complete_datagram+0x12c>)
 8015474:	22ad      	movs	r2, #173	@ 0xad
 8015476:	4940      	ldr	r1, [pc, #256]	@ (8015578 <ip_reass_free_complete_datagram+0x138>)
 8015478:	483e      	ldr	r0, [pc, #248]	@ (8015574 <ip_reass_free_complete_datagram+0x134>)
 801547a:	f001 f8f5 	bl	8016668 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	685b      	ldr	r3, [r3, #4]
 8015482:	685b      	ldr	r3, [r3, #4]
 8015484:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8015486:	697b      	ldr	r3, [r7, #20]
 8015488:	889b      	ldrh	r3, [r3, #4]
 801548a:	b29b      	uxth	r3, r3
 801548c:	2b00      	cmp	r3, #0
 801548e:	d12a      	bne.n	80154e6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	685b      	ldr	r3, [r3, #4]
 8015494:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8015496:	697b      	ldr	r3, [r7, #20]
 8015498:	681a      	ldr	r2, [r3, #0]
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801549e:	69bb      	ldr	r3, [r7, #24]
 80154a0:	6858      	ldr	r0, [r3, #4]
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	3308      	adds	r3, #8
 80154a6:	2214      	movs	r2, #20
 80154a8:	4619      	mov	r1, r3
 80154aa:	f001 fb5e 	bl	8016b6a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80154ae:	2101      	movs	r1, #1
 80154b0:	69b8      	ldr	r0, [r7, #24]
 80154b2:	f7ff fc47 	bl	8014d44 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80154b6:	69b8      	ldr	r0, [r7, #24]
 80154b8:	f7f7 fe54 	bl	800d164 <pbuf_clen>
 80154bc:	4603      	mov	r3, r0
 80154be:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80154c0:	8bfa      	ldrh	r2, [r7, #30]
 80154c2:	8a7b      	ldrh	r3, [r7, #18]
 80154c4:	4413      	add	r3, r2
 80154c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80154ca:	db05      	blt.n	80154d8 <ip_reass_free_complete_datagram+0x98>
 80154cc:	4b27      	ldr	r3, [pc, #156]	@ (801556c <ip_reass_free_complete_datagram+0x12c>)
 80154ce:	22bc      	movs	r2, #188	@ 0xbc
 80154d0:	492a      	ldr	r1, [pc, #168]	@ (801557c <ip_reass_free_complete_datagram+0x13c>)
 80154d2:	4828      	ldr	r0, [pc, #160]	@ (8015574 <ip_reass_free_complete_datagram+0x134>)
 80154d4:	f001 f8c8 	bl	8016668 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80154d8:	8bfa      	ldrh	r2, [r7, #30]
 80154da:	8a7b      	ldrh	r3, [r7, #18]
 80154dc:	4413      	add	r3, r2
 80154de:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80154e0:	69b8      	ldr	r0, [r7, #24]
 80154e2:	f7f7 fdb1 	bl	800d048 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	685b      	ldr	r3, [r3, #4]
 80154ea:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80154ec:	e01f      	b.n	801552e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80154ee:	69bb      	ldr	r3, [r7, #24]
 80154f0:	685b      	ldr	r3, [r3, #4]
 80154f2:	617b      	str	r3, [r7, #20]
    pcur = p;
 80154f4:	69bb      	ldr	r3, [r7, #24]
 80154f6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80154f8:	697b      	ldr	r3, [r7, #20]
 80154fa:	681b      	ldr	r3, [r3, #0]
 80154fc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80154fe:	68f8      	ldr	r0, [r7, #12]
 8015500:	f7f7 fe30 	bl	800d164 <pbuf_clen>
 8015504:	4603      	mov	r3, r0
 8015506:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015508:	8bfa      	ldrh	r2, [r7, #30]
 801550a:	8a7b      	ldrh	r3, [r7, #18]
 801550c:	4413      	add	r3, r2
 801550e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015512:	db05      	blt.n	8015520 <ip_reass_free_complete_datagram+0xe0>
 8015514:	4b15      	ldr	r3, [pc, #84]	@ (801556c <ip_reass_free_complete_datagram+0x12c>)
 8015516:	22cc      	movs	r2, #204	@ 0xcc
 8015518:	4918      	ldr	r1, [pc, #96]	@ (801557c <ip_reass_free_complete_datagram+0x13c>)
 801551a:	4816      	ldr	r0, [pc, #88]	@ (8015574 <ip_reass_free_complete_datagram+0x134>)
 801551c:	f001 f8a4 	bl	8016668 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015520:	8bfa      	ldrh	r2, [r7, #30]
 8015522:	8a7b      	ldrh	r3, [r7, #18]
 8015524:	4413      	add	r3, r2
 8015526:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8015528:	68f8      	ldr	r0, [r7, #12]
 801552a:	f7f7 fd8d 	bl	800d048 <pbuf_free>
  while (p != NULL) {
 801552e:	69bb      	ldr	r3, [r7, #24]
 8015530:	2b00      	cmp	r3, #0
 8015532:	d1dc      	bne.n	80154ee <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8015534:	6839      	ldr	r1, [r7, #0]
 8015536:	6878      	ldr	r0, [r7, #4]
 8015538:	f000 f8c2 	bl	80156c0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801553c:	4b10      	ldr	r3, [pc, #64]	@ (8015580 <ip_reass_free_complete_datagram+0x140>)
 801553e:	881b      	ldrh	r3, [r3, #0]
 8015540:	8bfa      	ldrh	r2, [r7, #30]
 8015542:	429a      	cmp	r2, r3
 8015544:	d905      	bls.n	8015552 <ip_reass_free_complete_datagram+0x112>
 8015546:	4b09      	ldr	r3, [pc, #36]	@ (801556c <ip_reass_free_complete_datagram+0x12c>)
 8015548:	22d2      	movs	r2, #210	@ 0xd2
 801554a:	490e      	ldr	r1, [pc, #56]	@ (8015584 <ip_reass_free_complete_datagram+0x144>)
 801554c:	4809      	ldr	r0, [pc, #36]	@ (8015574 <ip_reass_free_complete_datagram+0x134>)
 801554e:	f001 f88b 	bl	8016668 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8015552:	4b0b      	ldr	r3, [pc, #44]	@ (8015580 <ip_reass_free_complete_datagram+0x140>)
 8015554:	881a      	ldrh	r2, [r3, #0]
 8015556:	8bfb      	ldrh	r3, [r7, #30]
 8015558:	1ad3      	subs	r3, r2, r3
 801555a:	b29a      	uxth	r2, r3
 801555c:	4b08      	ldr	r3, [pc, #32]	@ (8015580 <ip_reass_free_complete_datagram+0x140>)
 801555e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8015560:	8bfb      	ldrh	r3, [r7, #30]
}
 8015562:	4618      	mov	r0, r3
 8015564:	3720      	adds	r7, #32
 8015566:	46bd      	mov	sp, r7
 8015568:	bd80      	pop	{r7, pc}
 801556a:	bf00      	nop
 801556c:	0801a9ac 	.word	0x0801a9ac
 8015570:	0801a9e8 	.word	0x0801a9e8
 8015574:	0801a9f4 	.word	0x0801a9f4
 8015578:	0801aa1c 	.word	0x0801aa1c
 801557c:	0801aa30 	.word	0x0801aa30
 8015580:	20013b60 	.word	0x20013b60
 8015584:	0801aa50 	.word	0x0801aa50

08015588 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8015588:	b580      	push	{r7, lr}
 801558a:	b08a      	sub	sp, #40	@ 0x28
 801558c:	af00      	add	r7, sp, #0
 801558e:	6078      	str	r0, [r7, #4]
 8015590:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8015592:	2300      	movs	r3, #0
 8015594:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8015596:	2300      	movs	r3, #0
 8015598:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801559a:	2300      	movs	r3, #0
 801559c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801559e:	2300      	movs	r3, #0
 80155a0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80155a2:	2300      	movs	r3, #0
 80155a4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80155a6:	4b28      	ldr	r3, [pc, #160]	@ (8015648 <ip_reass_remove_oldest_datagram+0xc0>)
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 80155ac:	e030      	b.n	8015610 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80155ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155b0:	695a      	ldr	r2, [r3, #20]
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	68db      	ldr	r3, [r3, #12]
 80155b6:	429a      	cmp	r2, r3
 80155b8:	d10c      	bne.n	80155d4 <ip_reass_remove_oldest_datagram+0x4c>
 80155ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155bc:	699a      	ldr	r2, [r3, #24]
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	691b      	ldr	r3, [r3, #16]
 80155c2:	429a      	cmp	r2, r3
 80155c4:	d106      	bne.n	80155d4 <ip_reass_remove_oldest_datagram+0x4c>
 80155c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155c8:	899a      	ldrh	r2, [r3, #12]
 80155ca:	687b      	ldr	r3, [r7, #4]
 80155cc:	889b      	ldrh	r3, [r3, #4]
 80155ce:	b29b      	uxth	r3, r3
 80155d0:	429a      	cmp	r2, r3
 80155d2:	d014      	beq.n	80155fe <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80155d4:	693b      	ldr	r3, [r7, #16]
 80155d6:	3301      	adds	r3, #1
 80155d8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80155da:	6a3b      	ldr	r3, [r7, #32]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d104      	bne.n	80155ea <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80155e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155e2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80155e4:	69fb      	ldr	r3, [r7, #28]
 80155e6:	61bb      	str	r3, [r7, #24]
 80155e8:	e009      	b.n	80155fe <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80155ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155ec:	7fda      	ldrb	r2, [r3, #31]
 80155ee:	6a3b      	ldr	r3, [r7, #32]
 80155f0:	7fdb      	ldrb	r3, [r3, #31]
 80155f2:	429a      	cmp	r2, r3
 80155f4:	d803      	bhi.n	80155fe <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80155f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155f8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80155fa:	69fb      	ldr	r3, [r7, #28]
 80155fc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80155fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015600:	681b      	ldr	r3, [r3, #0]
 8015602:	2b00      	cmp	r3, #0
 8015604:	d001      	beq.n	801560a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8015606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015608:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801560a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801560c:	681b      	ldr	r3, [r3, #0]
 801560e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015612:	2b00      	cmp	r3, #0
 8015614:	d1cb      	bne.n	80155ae <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8015616:	6a3b      	ldr	r3, [r7, #32]
 8015618:	2b00      	cmp	r3, #0
 801561a:	d008      	beq.n	801562e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801561c:	69b9      	ldr	r1, [r7, #24]
 801561e:	6a38      	ldr	r0, [r7, #32]
 8015620:	f7ff ff0e 	bl	8015440 <ip_reass_free_complete_datagram>
 8015624:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8015626:	697a      	ldr	r2, [r7, #20]
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	4413      	add	r3, r2
 801562c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801562e:	697a      	ldr	r2, [r7, #20]
 8015630:	683b      	ldr	r3, [r7, #0]
 8015632:	429a      	cmp	r2, r3
 8015634:	da02      	bge.n	801563c <ip_reass_remove_oldest_datagram+0xb4>
 8015636:	693b      	ldr	r3, [r7, #16]
 8015638:	2b01      	cmp	r3, #1
 801563a:	dcac      	bgt.n	8015596 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801563c:	697b      	ldr	r3, [r7, #20]
}
 801563e:	4618      	mov	r0, r3
 8015640:	3728      	adds	r7, #40	@ 0x28
 8015642:	46bd      	mov	sp, r7
 8015644:	bd80      	pop	{r7, pc}
 8015646:	bf00      	nop
 8015648:	20013b5c 	.word	0x20013b5c

0801564c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801564c:	b580      	push	{r7, lr}
 801564e:	b084      	sub	sp, #16
 8015650:	af00      	add	r7, sp, #0
 8015652:	6078      	str	r0, [r7, #4]
 8015654:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015656:	2004      	movs	r0, #4
 8015658:	f7f6 fddc 	bl	800c214 <memp_malloc>
 801565c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801565e:	68fb      	ldr	r3, [r7, #12]
 8015660:	2b00      	cmp	r3, #0
 8015662:	d110      	bne.n	8015686 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8015664:	6839      	ldr	r1, [r7, #0]
 8015666:	6878      	ldr	r0, [r7, #4]
 8015668:	f7ff ff8e 	bl	8015588 <ip_reass_remove_oldest_datagram>
 801566c:	4602      	mov	r2, r0
 801566e:	683b      	ldr	r3, [r7, #0]
 8015670:	4293      	cmp	r3, r2
 8015672:	dc03      	bgt.n	801567c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8015674:	2004      	movs	r0, #4
 8015676:	f7f6 fdcd 	bl	800c214 <memp_malloc>
 801567a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801567c:	68fb      	ldr	r3, [r7, #12]
 801567e:	2b00      	cmp	r3, #0
 8015680:	d101      	bne.n	8015686 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8015682:	2300      	movs	r3, #0
 8015684:	e016      	b.n	80156b4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8015686:	2220      	movs	r2, #32
 8015688:	2100      	movs	r1, #0
 801568a:	68f8      	ldr	r0, [r7, #12]
 801568c:	f001 f99a 	bl	80169c4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	220f      	movs	r2, #15
 8015694:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8015696:	4b09      	ldr	r3, [pc, #36]	@ (80156bc <ip_reass_enqueue_new_datagram+0x70>)
 8015698:	681a      	ldr	r2, [r3, #0]
 801569a:	68fb      	ldr	r3, [r7, #12]
 801569c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801569e:	4a07      	ldr	r2, [pc, #28]	@ (80156bc <ip_reass_enqueue_new_datagram+0x70>)
 80156a0:	68fb      	ldr	r3, [r7, #12]
 80156a2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80156a4:	68fb      	ldr	r3, [r7, #12]
 80156a6:	3308      	adds	r3, #8
 80156a8:	2214      	movs	r2, #20
 80156aa:	6879      	ldr	r1, [r7, #4]
 80156ac:	4618      	mov	r0, r3
 80156ae:	f001 fa5c 	bl	8016b6a <memcpy>
  return ipr;
 80156b2:	68fb      	ldr	r3, [r7, #12]
}
 80156b4:	4618      	mov	r0, r3
 80156b6:	3710      	adds	r7, #16
 80156b8:	46bd      	mov	sp, r7
 80156ba:	bd80      	pop	{r7, pc}
 80156bc:	20013b5c 	.word	0x20013b5c

080156c0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80156c0:	b580      	push	{r7, lr}
 80156c2:	b082      	sub	sp, #8
 80156c4:	af00      	add	r7, sp, #0
 80156c6:	6078      	str	r0, [r7, #4]
 80156c8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80156ca:	4b10      	ldr	r3, [pc, #64]	@ (801570c <ip_reass_dequeue_datagram+0x4c>)
 80156cc:	681b      	ldr	r3, [r3, #0]
 80156ce:	687a      	ldr	r2, [r7, #4]
 80156d0:	429a      	cmp	r2, r3
 80156d2:	d104      	bne.n	80156de <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80156d4:	687b      	ldr	r3, [r7, #4]
 80156d6:	681b      	ldr	r3, [r3, #0]
 80156d8:	4a0c      	ldr	r2, [pc, #48]	@ (801570c <ip_reass_dequeue_datagram+0x4c>)
 80156da:	6013      	str	r3, [r2, #0]
 80156dc:	e00d      	b.n	80156fa <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80156de:	683b      	ldr	r3, [r7, #0]
 80156e0:	2b00      	cmp	r3, #0
 80156e2:	d106      	bne.n	80156f2 <ip_reass_dequeue_datagram+0x32>
 80156e4:	4b0a      	ldr	r3, [pc, #40]	@ (8015710 <ip_reass_dequeue_datagram+0x50>)
 80156e6:	f240 1245 	movw	r2, #325	@ 0x145
 80156ea:	490a      	ldr	r1, [pc, #40]	@ (8015714 <ip_reass_dequeue_datagram+0x54>)
 80156ec:	480a      	ldr	r0, [pc, #40]	@ (8015718 <ip_reass_dequeue_datagram+0x58>)
 80156ee:	f000 ffbb 	bl	8016668 <iprintf>
    prev->next = ipr->next;
 80156f2:	687b      	ldr	r3, [r7, #4]
 80156f4:	681a      	ldr	r2, [r3, #0]
 80156f6:	683b      	ldr	r3, [r7, #0]
 80156f8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80156fa:	6879      	ldr	r1, [r7, #4]
 80156fc:	2004      	movs	r0, #4
 80156fe:	f7f6 fdff 	bl	800c300 <memp_free>
}
 8015702:	bf00      	nop
 8015704:	3708      	adds	r7, #8
 8015706:	46bd      	mov	sp, r7
 8015708:	bd80      	pop	{r7, pc}
 801570a:	bf00      	nop
 801570c:	20013b5c 	.word	0x20013b5c
 8015710:	0801a9ac 	.word	0x0801a9ac
 8015714:	0801aa74 	.word	0x0801aa74
 8015718:	0801a9f4 	.word	0x0801a9f4

0801571c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801571c:	b580      	push	{r7, lr}
 801571e:	b08c      	sub	sp, #48	@ 0x30
 8015720:	af00      	add	r7, sp, #0
 8015722:	60f8      	str	r0, [r7, #12]
 8015724:	60b9      	str	r1, [r7, #8]
 8015726:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8015728:	2300      	movs	r3, #0
 801572a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801572c:	2301      	movs	r3, #1
 801572e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8015730:	68bb      	ldr	r3, [r7, #8]
 8015732:	685b      	ldr	r3, [r3, #4]
 8015734:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8015736:	69fb      	ldr	r3, [r7, #28]
 8015738:	885b      	ldrh	r3, [r3, #2]
 801573a:	b29b      	uxth	r3, r3
 801573c:	4618      	mov	r0, r3
 801573e:	f7f6 f895 	bl	800b86c <lwip_htons>
 8015742:	4603      	mov	r3, r0
 8015744:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8015746:	69fb      	ldr	r3, [r7, #28]
 8015748:	781b      	ldrb	r3, [r3, #0]
 801574a:	f003 030f 	and.w	r3, r3, #15
 801574e:	b2db      	uxtb	r3, r3
 8015750:	009b      	lsls	r3, r3, #2
 8015752:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8015754:	7e7b      	ldrb	r3, [r7, #25]
 8015756:	b29b      	uxth	r3, r3
 8015758:	8b7a      	ldrh	r2, [r7, #26]
 801575a:	429a      	cmp	r2, r3
 801575c:	d202      	bcs.n	8015764 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801575e:	f04f 33ff 	mov.w	r3, #4294967295
 8015762:	e135      	b.n	80159d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8015764:	7e7b      	ldrb	r3, [r7, #25]
 8015766:	b29b      	uxth	r3, r3
 8015768:	8b7a      	ldrh	r2, [r7, #26]
 801576a:	1ad3      	subs	r3, r2, r3
 801576c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801576e:	69fb      	ldr	r3, [r7, #28]
 8015770:	88db      	ldrh	r3, [r3, #6]
 8015772:	b29b      	uxth	r3, r3
 8015774:	4618      	mov	r0, r3
 8015776:	f7f6 f879 	bl	800b86c <lwip_htons>
 801577a:	4603      	mov	r3, r0
 801577c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015780:	b29b      	uxth	r3, r3
 8015782:	00db      	lsls	r3, r3, #3
 8015784:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8015786:	68bb      	ldr	r3, [r7, #8]
 8015788:	685b      	ldr	r3, [r3, #4]
 801578a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801578c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801578e:	2200      	movs	r2, #0
 8015790:	701a      	strb	r2, [r3, #0]
 8015792:	2200      	movs	r2, #0
 8015794:	705a      	strb	r2, [r3, #1]
 8015796:	2200      	movs	r2, #0
 8015798:	709a      	strb	r2, [r3, #2]
 801579a:	2200      	movs	r2, #0
 801579c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801579e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157a0:	8afa      	ldrh	r2, [r7, #22]
 80157a2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80157a4:	8afa      	ldrh	r2, [r7, #22]
 80157a6:	8b7b      	ldrh	r3, [r7, #26]
 80157a8:	4413      	add	r3, r2
 80157aa:	b29a      	uxth	r2, r3
 80157ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157ae:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80157b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157b2:	88db      	ldrh	r3, [r3, #6]
 80157b4:	b29b      	uxth	r3, r3
 80157b6:	8afa      	ldrh	r2, [r7, #22]
 80157b8:	429a      	cmp	r2, r3
 80157ba:	d902      	bls.n	80157c2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80157bc:	f04f 33ff 	mov.w	r3, #4294967295
 80157c0:	e106      	b.n	80159d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	685b      	ldr	r3, [r3, #4]
 80157c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80157c8:	e068      	b.n	801589c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80157ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157cc:	685b      	ldr	r3, [r3, #4]
 80157ce:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80157d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157d2:	889b      	ldrh	r3, [r3, #4]
 80157d4:	b29a      	uxth	r2, r3
 80157d6:	693b      	ldr	r3, [r7, #16]
 80157d8:	889b      	ldrh	r3, [r3, #4]
 80157da:	b29b      	uxth	r3, r3
 80157dc:	429a      	cmp	r2, r3
 80157de:	d235      	bcs.n	801584c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80157e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80157e4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80157e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d020      	beq.n	801582e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80157ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157ee:	889b      	ldrh	r3, [r3, #4]
 80157f0:	b29a      	uxth	r2, r3
 80157f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157f4:	88db      	ldrh	r3, [r3, #6]
 80157f6:	b29b      	uxth	r3, r3
 80157f8:	429a      	cmp	r2, r3
 80157fa:	d307      	bcc.n	801580c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80157fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157fe:	88db      	ldrh	r3, [r3, #6]
 8015800:	b29a      	uxth	r2, r3
 8015802:	693b      	ldr	r3, [r7, #16]
 8015804:	889b      	ldrh	r3, [r3, #4]
 8015806:	b29b      	uxth	r3, r3
 8015808:	429a      	cmp	r2, r3
 801580a:	d902      	bls.n	8015812 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801580c:	f04f 33ff 	mov.w	r3, #4294967295
 8015810:	e0de      	b.n	80159d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015814:	68ba      	ldr	r2, [r7, #8]
 8015816:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8015818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801581a:	88db      	ldrh	r3, [r3, #6]
 801581c:	b29a      	uxth	r2, r3
 801581e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015820:	889b      	ldrh	r3, [r3, #4]
 8015822:	b29b      	uxth	r3, r3
 8015824:	429a      	cmp	r2, r3
 8015826:	d03d      	beq.n	80158a4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015828:	2300      	movs	r3, #0
 801582a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801582c:	e03a      	b.n	80158a4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801582e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015830:	88db      	ldrh	r3, [r3, #6]
 8015832:	b29a      	uxth	r2, r3
 8015834:	693b      	ldr	r3, [r7, #16]
 8015836:	889b      	ldrh	r3, [r3, #4]
 8015838:	b29b      	uxth	r3, r3
 801583a:	429a      	cmp	r2, r3
 801583c:	d902      	bls.n	8015844 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801583e:	f04f 33ff 	mov.w	r3, #4294967295
 8015842:	e0c5      	b.n	80159d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8015844:	68fb      	ldr	r3, [r7, #12]
 8015846:	68ba      	ldr	r2, [r7, #8]
 8015848:	605a      	str	r2, [r3, #4]
      break;
 801584a:	e02b      	b.n	80158a4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801584c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801584e:	889b      	ldrh	r3, [r3, #4]
 8015850:	b29a      	uxth	r2, r3
 8015852:	693b      	ldr	r3, [r7, #16]
 8015854:	889b      	ldrh	r3, [r3, #4]
 8015856:	b29b      	uxth	r3, r3
 8015858:	429a      	cmp	r2, r3
 801585a:	d102      	bne.n	8015862 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801585c:	f04f 33ff 	mov.w	r3, #4294967295
 8015860:	e0b6      	b.n	80159d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8015862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015864:	889b      	ldrh	r3, [r3, #4]
 8015866:	b29a      	uxth	r2, r3
 8015868:	693b      	ldr	r3, [r7, #16]
 801586a:	88db      	ldrh	r3, [r3, #6]
 801586c:	b29b      	uxth	r3, r3
 801586e:	429a      	cmp	r2, r3
 8015870:	d202      	bcs.n	8015878 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015872:	f04f 33ff 	mov.w	r3, #4294967295
 8015876:	e0ab      	b.n	80159d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8015878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801587a:	2b00      	cmp	r3, #0
 801587c:	d009      	beq.n	8015892 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801587e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015880:	88db      	ldrh	r3, [r3, #6]
 8015882:	b29a      	uxth	r2, r3
 8015884:	693b      	ldr	r3, [r7, #16]
 8015886:	889b      	ldrh	r3, [r3, #4]
 8015888:	b29b      	uxth	r3, r3
 801588a:	429a      	cmp	r2, r3
 801588c:	d001      	beq.n	8015892 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801588e:	2300      	movs	r3, #0
 8015890:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8015892:	693b      	ldr	r3, [r7, #16]
 8015894:	681b      	ldr	r3, [r3, #0]
 8015896:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8015898:	693b      	ldr	r3, [r7, #16]
 801589a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d193      	bne.n	80157ca <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80158a2:	e000      	b.n	80158a6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80158a4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80158a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d12d      	bne.n	8015908 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80158ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158ae:	2b00      	cmp	r3, #0
 80158b0:	d01c      	beq.n	80158ec <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80158b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158b4:	88db      	ldrh	r3, [r3, #6]
 80158b6:	b29a      	uxth	r2, r3
 80158b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158ba:	889b      	ldrh	r3, [r3, #4]
 80158bc:	b29b      	uxth	r3, r3
 80158be:	429a      	cmp	r2, r3
 80158c0:	d906      	bls.n	80158d0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80158c2:	4b45      	ldr	r3, [pc, #276]	@ (80159d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80158c4:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 80158c8:	4944      	ldr	r1, [pc, #272]	@ (80159dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80158ca:	4845      	ldr	r0, [pc, #276]	@ (80159e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80158cc:	f000 fecc 	bl	8016668 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80158d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158d2:	68ba      	ldr	r2, [r7, #8]
 80158d4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80158d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158d8:	88db      	ldrh	r3, [r3, #6]
 80158da:	b29a      	uxth	r2, r3
 80158dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158de:	889b      	ldrh	r3, [r3, #4]
 80158e0:	b29b      	uxth	r3, r3
 80158e2:	429a      	cmp	r2, r3
 80158e4:	d010      	beq.n	8015908 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80158e6:	2300      	movs	r3, #0
 80158e8:	623b      	str	r3, [r7, #32]
 80158ea:	e00d      	b.n	8015908 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80158ec:	68fb      	ldr	r3, [r7, #12]
 80158ee:	685b      	ldr	r3, [r3, #4]
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d006      	beq.n	8015902 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80158f4:	4b38      	ldr	r3, [pc, #224]	@ (80159d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80158f6:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 80158fa:	493a      	ldr	r1, [pc, #232]	@ (80159e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80158fc:	4838      	ldr	r0, [pc, #224]	@ (80159e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80158fe:	f000 feb3 	bl	8016668 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8015902:	68fb      	ldr	r3, [r7, #12]
 8015904:	68ba      	ldr	r2, [r7, #8]
 8015906:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	2b00      	cmp	r3, #0
 801590c:	d105      	bne.n	801591a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801590e:	68fb      	ldr	r3, [r7, #12]
 8015910:	7f9b      	ldrb	r3, [r3, #30]
 8015912:	f003 0301 	and.w	r3, r3, #1
 8015916:	2b00      	cmp	r3, #0
 8015918:	d059      	beq.n	80159ce <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801591a:	6a3b      	ldr	r3, [r7, #32]
 801591c:	2b00      	cmp	r3, #0
 801591e:	d04f      	beq.n	80159c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8015920:	68fb      	ldr	r3, [r7, #12]
 8015922:	685b      	ldr	r3, [r3, #4]
 8015924:	2b00      	cmp	r3, #0
 8015926:	d006      	beq.n	8015936 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8015928:	68fb      	ldr	r3, [r7, #12]
 801592a:	685b      	ldr	r3, [r3, #4]
 801592c:	685b      	ldr	r3, [r3, #4]
 801592e:	889b      	ldrh	r3, [r3, #4]
 8015930:	b29b      	uxth	r3, r3
 8015932:	2b00      	cmp	r3, #0
 8015934:	d002      	beq.n	801593c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8015936:	2300      	movs	r3, #0
 8015938:	623b      	str	r3, [r7, #32]
 801593a:	e041      	b.n	80159c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801593c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801593e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8015940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015942:	681b      	ldr	r3, [r3, #0]
 8015944:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8015946:	e012      	b.n	801596e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8015948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801594a:	685b      	ldr	r3, [r3, #4]
 801594c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801594e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015950:	88db      	ldrh	r3, [r3, #6]
 8015952:	b29a      	uxth	r2, r3
 8015954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015956:	889b      	ldrh	r3, [r3, #4]
 8015958:	b29b      	uxth	r3, r3
 801595a:	429a      	cmp	r2, r3
 801595c:	d002      	beq.n	8015964 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801595e:	2300      	movs	r3, #0
 8015960:	623b      	str	r3, [r7, #32]
            break;
 8015962:	e007      	b.n	8015974 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8015964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015966:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8015968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801596a:	681b      	ldr	r3, [r3, #0]
 801596c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801596e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015970:	2b00      	cmp	r3, #0
 8015972:	d1e9      	bne.n	8015948 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8015974:	6a3b      	ldr	r3, [r7, #32]
 8015976:	2b00      	cmp	r3, #0
 8015978:	d022      	beq.n	80159c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801597a:	68fb      	ldr	r3, [r7, #12]
 801597c:	685b      	ldr	r3, [r3, #4]
 801597e:	2b00      	cmp	r3, #0
 8015980:	d106      	bne.n	8015990 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8015982:	4b15      	ldr	r3, [pc, #84]	@ (80159d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015984:	f240 12df 	movw	r2, #479	@ 0x1df
 8015988:	4917      	ldr	r1, [pc, #92]	@ (80159e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801598a:	4815      	ldr	r0, [pc, #84]	@ (80159e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801598c:	f000 fe6c 	bl	8016668 <iprintf>
          LWIP_ASSERT("sanity check",
 8015990:	68fb      	ldr	r3, [r7, #12]
 8015992:	685b      	ldr	r3, [r3, #4]
 8015994:	685b      	ldr	r3, [r3, #4]
 8015996:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015998:	429a      	cmp	r2, r3
 801599a:	d106      	bne.n	80159aa <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801599c:	4b0e      	ldr	r3, [pc, #56]	@ (80159d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801599e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80159a2:	4911      	ldr	r1, [pc, #68]	@ (80159e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80159a4:	480e      	ldr	r0, [pc, #56]	@ (80159e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80159a6:	f000 fe5f 	bl	8016668 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80159aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159ac:	681b      	ldr	r3, [r3, #0]
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	d006      	beq.n	80159c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80159b2:	4b09      	ldr	r3, [pc, #36]	@ (80159d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80159b4:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 80159b8:	490c      	ldr	r1, [pc, #48]	@ (80159ec <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80159ba:	4809      	ldr	r0, [pc, #36]	@ (80159e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80159bc:	f000 fe54 	bl	8016668 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80159c0:	6a3b      	ldr	r3, [r7, #32]
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	bf14      	ite	ne
 80159c6:	2301      	movne	r3, #1
 80159c8:	2300      	moveq	r3, #0
 80159ca:	b2db      	uxtb	r3, r3
 80159cc:	e000      	b.n	80159d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80159ce:	2300      	movs	r3, #0
}
 80159d0:	4618      	mov	r0, r3
 80159d2:	3730      	adds	r7, #48	@ 0x30
 80159d4:	46bd      	mov	sp, r7
 80159d6:	bd80      	pop	{r7, pc}
 80159d8:	0801a9ac 	.word	0x0801a9ac
 80159dc:	0801aa90 	.word	0x0801aa90
 80159e0:	0801a9f4 	.word	0x0801a9f4
 80159e4:	0801aab0 	.word	0x0801aab0
 80159e8:	0801aae8 	.word	0x0801aae8
 80159ec:	0801aaf8 	.word	0x0801aaf8

080159f0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80159f0:	b580      	push	{r7, lr}
 80159f2:	b08e      	sub	sp, #56	@ 0x38
 80159f4:	af00      	add	r7, sp, #0
 80159f6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	685b      	ldr	r3, [r3, #4]
 80159fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80159fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a00:	781b      	ldrb	r3, [r3, #0]
 8015a02:	f003 030f 	and.w	r3, r3, #15
 8015a06:	b2db      	uxtb	r3, r3
 8015a08:	009b      	lsls	r3, r3, #2
 8015a0a:	b2db      	uxtb	r3, r3
 8015a0c:	2b14      	cmp	r3, #20
 8015a0e:	f040 8171 	bne.w	8015cf4 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8015a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a14:	88db      	ldrh	r3, [r3, #6]
 8015a16:	b29b      	uxth	r3, r3
 8015a18:	4618      	mov	r0, r3
 8015a1a:	f7f5 ff27 	bl	800b86c <lwip_htons>
 8015a1e:	4603      	mov	r3, r0
 8015a20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015a24:	b29b      	uxth	r3, r3
 8015a26:	00db      	lsls	r3, r3, #3
 8015a28:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8015a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a2c:	885b      	ldrh	r3, [r3, #2]
 8015a2e:	b29b      	uxth	r3, r3
 8015a30:	4618      	mov	r0, r3
 8015a32:	f7f5 ff1b 	bl	800b86c <lwip_htons>
 8015a36:	4603      	mov	r3, r0
 8015a38:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8015a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a3c:	781b      	ldrb	r3, [r3, #0]
 8015a3e:	f003 030f 	and.w	r3, r3, #15
 8015a42:	b2db      	uxtb	r3, r3
 8015a44:	009b      	lsls	r3, r3, #2
 8015a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 8015a4a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015a4e:	b29b      	uxth	r3, r3
 8015a50:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015a52:	429a      	cmp	r2, r3
 8015a54:	f0c0 8150 	bcc.w	8015cf8 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8015a58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015a5c:	b29b      	uxth	r3, r3
 8015a5e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015a60:	1ad3      	subs	r3, r2, r3
 8015a62:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8015a64:	6878      	ldr	r0, [r7, #4]
 8015a66:	f7f7 fb7d 	bl	800d164 <pbuf_clen>
 8015a6a:	4603      	mov	r3, r0
 8015a6c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8015a6e:	4b8c      	ldr	r3, [pc, #560]	@ (8015ca0 <ip4_reass+0x2b0>)
 8015a70:	881b      	ldrh	r3, [r3, #0]
 8015a72:	461a      	mov	r2, r3
 8015a74:	8c3b      	ldrh	r3, [r7, #32]
 8015a76:	4413      	add	r3, r2
 8015a78:	2b0a      	cmp	r3, #10
 8015a7a:	dd10      	ble.n	8015a9e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8015a7c:	8c3b      	ldrh	r3, [r7, #32]
 8015a7e:	4619      	mov	r1, r3
 8015a80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015a82:	f7ff fd81 	bl	8015588 <ip_reass_remove_oldest_datagram>
 8015a86:	4603      	mov	r3, r0
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	f000 8137 	beq.w	8015cfc <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8015a8e:	4b84      	ldr	r3, [pc, #528]	@ (8015ca0 <ip4_reass+0x2b0>)
 8015a90:	881b      	ldrh	r3, [r3, #0]
 8015a92:	461a      	mov	r2, r3
 8015a94:	8c3b      	ldrh	r3, [r7, #32]
 8015a96:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8015a98:	2b0a      	cmp	r3, #10
 8015a9a:	f300 812f 	bgt.w	8015cfc <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8015a9e:	4b81      	ldr	r3, [pc, #516]	@ (8015ca4 <ip4_reass+0x2b4>)
 8015aa0:	681b      	ldr	r3, [r3, #0]
 8015aa2:	633b      	str	r3, [r7, #48]	@ 0x30
 8015aa4:	e015      	b.n	8015ad2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8015aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015aa8:	695a      	ldr	r2, [r3, #20]
 8015aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aac:	68db      	ldr	r3, [r3, #12]
 8015aae:	429a      	cmp	r2, r3
 8015ab0:	d10c      	bne.n	8015acc <ip4_reass+0xdc>
 8015ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ab4:	699a      	ldr	r2, [r3, #24]
 8015ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ab8:	691b      	ldr	r3, [r3, #16]
 8015aba:	429a      	cmp	r2, r3
 8015abc:	d106      	bne.n	8015acc <ip4_reass+0xdc>
 8015abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ac0:	899a      	ldrh	r2, [r3, #12]
 8015ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ac4:	889b      	ldrh	r3, [r3, #4]
 8015ac6:	b29b      	uxth	r3, r3
 8015ac8:	429a      	cmp	r2, r3
 8015aca:	d006      	beq.n	8015ada <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8015acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ace:	681b      	ldr	r3, [r3, #0]
 8015ad0:	633b      	str	r3, [r7, #48]	@ 0x30
 8015ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d1e6      	bne.n	8015aa6 <ip4_reass+0xb6>
 8015ad8:	e000      	b.n	8015adc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8015ada:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8015adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d109      	bne.n	8015af6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8015ae2:	8c3b      	ldrh	r3, [r7, #32]
 8015ae4:	4619      	mov	r1, r3
 8015ae6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ae8:	f7ff fdb0 	bl	801564c <ip_reass_enqueue_new_datagram>
 8015aec:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8015aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	d11c      	bne.n	8015b2e <ip4_reass+0x13e>
      goto nullreturn;
 8015af4:	e105      	b.n	8015d02 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8015af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015af8:	88db      	ldrh	r3, [r3, #6]
 8015afa:	b29b      	uxth	r3, r3
 8015afc:	4618      	mov	r0, r3
 8015afe:	f7f5 feb5 	bl	800b86c <lwip_htons>
 8015b02:	4603      	mov	r3, r0
 8015b04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d110      	bne.n	8015b2e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8015b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b0e:	89db      	ldrh	r3, [r3, #14]
 8015b10:	4618      	mov	r0, r3
 8015b12:	f7f5 feab 	bl	800b86c <lwip_htons>
 8015b16:	4603      	mov	r3, r0
 8015b18:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8015b1c:	2b00      	cmp	r3, #0
 8015b1e:	d006      	beq.n	8015b2e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8015b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b22:	3308      	adds	r3, #8
 8015b24:	2214      	movs	r2, #20
 8015b26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015b28:	4618      	mov	r0, r3
 8015b2a:	f001 f81e 	bl	8016b6a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8015b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b30:	88db      	ldrh	r3, [r3, #6]
 8015b32:	b29b      	uxth	r3, r3
 8015b34:	f003 0320 	and.w	r3, r3, #32
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	bf0c      	ite	eq
 8015b3c:	2301      	moveq	r3, #1
 8015b3e:	2300      	movne	r3, #0
 8015b40:	b2db      	uxtb	r3, r3
 8015b42:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8015b44:	69fb      	ldr	r3, [r7, #28]
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	d00e      	beq.n	8015b68 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8015b4a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8015b4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b4e:	4413      	add	r3, r2
 8015b50:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8015b52:	8b7a      	ldrh	r2, [r7, #26]
 8015b54:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015b56:	429a      	cmp	r2, r3
 8015b58:	f0c0 80a0 	bcc.w	8015c9c <ip4_reass+0x2ac>
 8015b5c:	8b7b      	ldrh	r3, [r7, #26]
 8015b5e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 8015b62:	4293      	cmp	r3, r2
 8015b64:	f200 809a 	bhi.w	8015c9c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8015b68:	69fa      	ldr	r2, [r7, #28]
 8015b6a:	6879      	ldr	r1, [r7, #4]
 8015b6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015b6e:	f7ff fdd5 	bl	801571c <ip_reass_chain_frag_into_datagram_and_validate>
 8015b72:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8015b74:	697b      	ldr	r3, [r7, #20]
 8015b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b7a:	f000 809b 	beq.w	8015cb4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8015b7e:	4b48      	ldr	r3, [pc, #288]	@ (8015ca0 <ip4_reass+0x2b0>)
 8015b80:	881a      	ldrh	r2, [r3, #0]
 8015b82:	8c3b      	ldrh	r3, [r7, #32]
 8015b84:	4413      	add	r3, r2
 8015b86:	b29a      	uxth	r2, r3
 8015b88:	4b45      	ldr	r3, [pc, #276]	@ (8015ca0 <ip4_reass+0x2b0>)
 8015b8a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8015b8c:	69fb      	ldr	r3, [r7, #28]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d00d      	beq.n	8015bae <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8015b92:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8015b94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b96:	4413      	add	r3, r2
 8015b98:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8015b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b9c:	8a7a      	ldrh	r2, [r7, #18]
 8015b9e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8015ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ba2:	7f9b      	ldrb	r3, [r3, #30]
 8015ba4:	f043 0301 	orr.w	r3, r3, #1
 8015ba8:	b2da      	uxtb	r2, r3
 8015baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bac:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8015bae:	697b      	ldr	r3, [r7, #20]
 8015bb0:	2b01      	cmp	r3, #1
 8015bb2:	d171      	bne.n	8015c98 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8015bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bb6:	8b9b      	ldrh	r3, [r3, #28]
 8015bb8:	3314      	adds	r3, #20
 8015bba:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8015bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bbe:	685b      	ldr	r3, [r3, #4]
 8015bc0:	685b      	ldr	r3, [r3, #4]
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8015bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bc8:	685b      	ldr	r3, [r3, #4]
 8015bca:	685b      	ldr	r3, [r3, #4]
 8015bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8015bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bd0:	3308      	adds	r3, #8
 8015bd2:	2214      	movs	r2, #20
 8015bd4:	4619      	mov	r1, r3
 8015bd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015bd8:	f000 ffc7 	bl	8016b6a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8015bdc:	8a3b      	ldrh	r3, [r7, #16]
 8015bde:	4618      	mov	r0, r3
 8015be0:	f7f5 fe44 	bl	800b86c <lwip_htons>
 8015be4:	4603      	mov	r3, r0
 8015be6:	461a      	mov	r2, r3
 8015be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bea:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8015bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bee:	2200      	movs	r2, #0
 8015bf0:	719a      	strb	r2, [r3, #6]
 8015bf2:	2200      	movs	r2, #0
 8015bf4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8015bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bf8:	2200      	movs	r2, #0
 8015bfa:	729a      	strb	r2, [r3, #10]
 8015bfc:	2200      	movs	r2, #0
 8015bfe:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8015c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c02:	685b      	ldr	r3, [r3, #4]
 8015c04:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8015c06:	e00d      	b.n	8015c24 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8015c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015c0a:	685b      	ldr	r3, [r3, #4]
 8015c0c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8015c0e:	2114      	movs	r1, #20
 8015c10:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8015c12:	f7f7 f993 	bl	800cf3c <pbuf_remove_header>
      pbuf_cat(p, r);
 8015c16:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015c18:	6878      	ldr	r0, [r7, #4]
 8015c1a:	f7f7 fae3 	bl	800d1e4 <pbuf_cat>
      r = iprh->next_pbuf;
 8015c1e:	68fb      	ldr	r3, [r7, #12]
 8015c20:	681b      	ldr	r3, [r3, #0]
 8015c22:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8015c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d1ee      	bne.n	8015c08 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8015c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8015ca4 <ip4_reass+0x2b4>)
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c30:	429a      	cmp	r2, r3
 8015c32:	d102      	bne.n	8015c3a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8015c34:	2300      	movs	r3, #0
 8015c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015c38:	e010      	b.n	8015c5c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8015c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8015ca4 <ip4_reass+0x2b4>)
 8015c3c:	681b      	ldr	r3, [r3, #0]
 8015c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015c40:	e007      	b.n	8015c52 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8015c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c44:	681b      	ldr	r3, [r3, #0]
 8015c46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c48:	429a      	cmp	r2, r3
 8015c4a:	d006      	beq.n	8015c5a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8015c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c4e:	681b      	ldr	r3, [r3, #0]
 8015c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c54:	2b00      	cmp	r3, #0
 8015c56:	d1f4      	bne.n	8015c42 <ip4_reass+0x252>
 8015c58:	e000      	b.n	8015c5c <ip4_reass+0x26c>
          break;
 8015c5a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8015c5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015c5e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015c60:	f7ff fd2e 	bl	80156c0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8015c64:	6878      	ldr	r0, [r7, #4]
 8015c66:	f7f7 fa7d 	bl	800d164 <pbuf_clen>
 8015c6a:	4603      	mov	r3, r0
 8015c6c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8015c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8015ca0 <ip4_reass+0x2b0>)
 8015c70:	881b      	ldrh	r3, [r3, #0]
 8015c72:	8c3a      	ldrh	r2, [r7, #32]
 8015c74:	429a      	cmp	r2, r3
 8015c76:	d906      	bls.n	8015c86 <ip4_reass+0x296>
 8015c78:	4b0b      	ldr	r3, [pc, #44]	@ (8015ca8 <ip4_reass+0x2b8>)
 8015c7a:	f240 229b 	movw	r2, #667	@ 0x29b
 8015c7e:	490b      	ldr	r1, [pc, #44]	@ (8015cac <ip4_reass+0x2bc>)
 8015c80:	480b      	ldr	r0, [pc, #44]	@ (8015cb0 <ip4_reass+0x2c0>)
 8015c82:	f000 fcf1 	bl	8016668 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8015c86:	4b06      	ldr	r3, [pc, #24]	@ (8015ca0 <ip4_reass+0x2b0>)
 8015c88:	881a      	ldrh	r2, [r3, #0]
 8015c8a:	8c3b      	ldrh	r3, [r7, #32]
 8015c8c:	1ad3      	subs	r3, r2, r3
 8015c8e:	b29a      	uxth	r2, r3
 8015c90:	4b03      	ldr	r3, [pc, #12]	@ (8015ca0 <ip4_reass+0x2b0>)
 8015c92:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	e038      	b.n	8015d0a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8015c98:	2300      	movs	r3, #0
 8015c9a:	e036      	b.n	8015d0a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8015c9c:	bf00      	nop
 8015c9e:	e00a      	b.n	8015cb6 <ip4_reass+0x2c6>
 8015ca0:	20013b60 	.word	0x20013b60
 8015ca4:	20013b5c 	.word	0x20013b5c
 8015ca8:	0801a9ac 	.word	0x0801a9ac
 8015cac:	0801ab1c 	.word	0x0801ab1c
 8015cb0:	0801a9f4 	.word	0x0801a9f4
    goto nullreturn_ipr;
 8015cb4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8015cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d106      	bne.n	8015cca <ip4_reass+0x2da>
 8015cbc:	4b15      	ldr	r3, [pc, #84]	@ (8015d14 <ip4_reass+0x324>)
 8015cbe:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8015cc2:	4915      	ldr	r1, [pc, #84]	@ (8015d18 <ip4_reass+0x328>)
 8015cc4:	4815      	ldr	r0, [pc, #84]	@ (8015d1c <ip4_reass+0x32c>)
 8015cc6:	f000 fccf 	bl	8016668 <iprintf>
  if (ipr->p == NULL) {
 8015cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ccc:	685b      	ldr	r3, [r3, #4]
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	d116      	bne.n	8015d00 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8015cd2:	4b13      	ldr	r3, [pc, #76]	@ (8015d20 <ip4_reass+0x330>)
 8015cd4:	681b      	ldr	r3, [r3, #0]
 8015cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015cd8:	429a      	cmp	r2, r3
 8015cda:	d006      	beq.n	8015cea <ip4_reass+0x2fa>
 8015cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8015d14 <ip4_reass+0x324>)
 8015cde:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8015ce2:	4910      	ldr	r1, [pc, #64]	@ (8015d24 <ip4_reass+0x334>)
 8015ce4:	480d      	ldr	r0, [pc, #52]	@ (8015d1c <ip4_reass+0x32c>)
 8015ce6:	f000 fcbf 	bl	8016668 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8015cea:	2100      	movs	r1, #0
 8015cec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015cee:	f7ff fce7 	bl	80156c0 <ip_reass_dequeue_datagram>
 8015cf2:	e006      	b.n	8015d02 <ip4_reass+0x312>
    goto nullreturn;
 8015cf4:	bf00      	nop
 8015cf6:	e004      	b.n	8015d02 <ip4_reass+0x312>
    goto nullreturn;
 8015cf8:	bf00      	nop
 8015cfa:	e002      	b.n	8015d02 <ip4_reass+0x312>
      goto nullreturn;
 8015cfc:	bf00      	nop
 8015cfe:	e000      	b.n	8015d02 <ip4_reass+0x312>
  }

nullreturn:
 8015d00:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8015d02:	6878      	ldr	r0, [r7, #4]
 8015d04:	f7f7 f9a0 	bl	800d048 <pbuf_free>
  return NULL;
 8015d08:	2300      	movs	r3, #0
}
 8015d0a:	4618      	mov	r0, r3
 8015d0c:	3738      	adds	r7, #56	@ 0x38
 8015d0e:	46bd      	mov	sp, r7
 8015d10:	bd80      	pop	{r7, pc}
 8015d12:	bf00      	nop
 8015d14:	0801a9ac 	.word	0x0801a9ac
 8015d18:	0801ab38 	.word	0x0801ab38
 8015d1c:	0801a9f4 	.word	0x0801a9f4
 8015d20:	20013b5c 	.word	0x20013b5c
 8015d24:	0801ab44 	.word	0x0801ab44

08015d28 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8015d28:	b580      	push	{r7, lr}
 8015d2a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8015d2c:	2005      	movs	r0, #5
 8015d2e:	f7f6 fa71 	bl	800c214 <memp_malloc>
 8015d32:	4603      	mov	r3, r0
}
 8015d34:	4618      	mov	r0, r3
 8015d36:	bd80      	pop	{r7, pc}

08015d38 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8015d38:	b580      	push	{r7, lr}
 8015d3a:	b082      	sub	sp, #8
 8015d3c:	af00      	add	r7, sp, #0
 8015d3e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d106      	bne.n	8015d54 <ip_frag_free_pbuf_custom_ref+0x1c>
 8015d46:	4b07      	ldr	r3, [pc, #28]	@ (8015d64 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8015d48:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8015d4c:	4906      	ldr	r1, [pc, #24]	@ (8015d68 <ip_frag_free_pbuf_custom_ref+0x30>)
 8015d4e:	4807      	ldr	r0, [pc, #28]	@ (8015d6c <ip_frag_free_pbuf_custom_ref+0x34>)
 8015d50:	f000 fc8a 	bl	8016668 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8015d54:	6879      	ldr	r1, [r7, #4]
 8015d56:	2005      	movs	r0, #5
 8015d58:	f7f6 fad2 	bl	800c300 <memp_free>
}
 8015d5c:	bf00      	nop
 8015d5e:	3708      	adds	r7, #8
 8015d60:	46bd      	mov	sp, r7
 8015d62:	bd80      	pop	{r7, pc}
 8015d64:	0801a9ac 	.word	0x0801a9ac
 8015d68:	0801ab64 	.word	0x0801ab64
 8015d6c:	0801a9f4 	.word	0x0801a9f4

08015d70 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8015d70:	b580      	push	{r7, lr}
 8015d72:	b084      	sub	sp, #16
 8015d74:	af00      	add	r7, sp, #0
 8015d76:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8015d7c:	68fb      	ldr	r3, [r7, #12]
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d106      	bne.n	8015d90 <ipfrag_free_pbuf_custom+0x20>
 8015d82:	4b11      	ldr	r3, [pc, #68]	@ (8015dc8 <ipfrag_free_pbuf_custom+0x58>)
 8015d84:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8015d88:	4910      	ldr	r1, [pc, #64]	@ (8015dcc <ipfrag_free_pbuf_custom+0x5c>)
 8015d8a:	4811      	ldr	r0, [pc, #68]	@ (8015dd0 <ipfrag_free_pbuf_custom+0x60>)
 8015d8c:	f000 fc6c 	bl	8016668 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8015d90:	68fa      	ldr	r2, [r7, #12]
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	429a      	cmp	r2, r3
 8015d96:	d006      	beq.n	8015da6 <ipfrag_free_pbuf_custom+0x36>
 8015d98:	4b0b      	ldr	r3, [pc, #44]	@ (8015dc8 <ipfrag_free_pbuf_custom+0x58>)
 8015d9a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8015d9e:	490d      	ldr	r1, [pc, #52]	@ (8015dd4 <ipfrag_free_pbuf_custom+0x64>)
 8015da0:	480b      	ldr	r0, [pc, #44]	@ (8015dd0 <ipfrag_free_pbuf_custom+0x60>)
 8015da2:	f000 fc61 	bl	8016668 <iprintf>
  if (pcr->original != NULL) {
 8015da6:	68fb      	ldr	r3, [r7, #12]
 8015da8:	695b      	ldr	r3, [r3, #20]
 8015daa:	2b00      	cmp	r3, #0
 8015dac:	d004      	beq.n	8015db8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	695b      	ldr	r3, [r3, #20]
 8015db2:	4618      	mov	r0, r3
 8015db4:	f7f7 f948 	bl	800d048 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8015db8:	68f8      	ldr	r0, [r7, #12]
 8015dba:	f7ff ffbd 	bl	8015d38 <ip_frag_free_pbuf_custom_ref>
}
 8015dbe:	bf00      	nop
 8015dc0:	3710      	adds	r7, #16
 8015dc2:	46bd      	mov	sp, r7
 8015dc4:	bd80      	pop	{r7, pc}
 8015dc6:	bf00      	nop
 8015dc8:	0801a9ac 	.word	0x0801a9ac
 8015dcc:	0801ab70 	.word	0x0801ab70
 8015dd0:	0801a9f4 	.word	0x0801a9f4
 8015dd4:	0801ab7c 	.word	0x0801ab7c

08015dd8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8015dd8:	b580      	push	{r7, lr}
 8015dda:	b094      	sub	sp, #80	@ 0x50
 8015ddc:	af02      	add	r7, sp, #8
 8015dde:	60f8      	str	r0, [r7, #12]
 8015de0:	60b9      	str	r1, [r7, #8]
 8015de2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8015de4:	2300      	movs	r3, #0
 8015de6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8015dea:	68bb      	ldr	r3, [r7, #8]
 8015dec:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015dee:	3b14      	subs	r3, #20
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	da00      	bge.n	8015df6 <ip4_frag+0x1e>
 8015df4:	3307      	adds	r3, #7
 8015df6:	10db      	asrs	r3, r3, #3
 8015df8:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8015dfa:	2314      	movs	r3, #20
 8015dfc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8015dfe:	68fb      	ldr	r3, [r7, #12]
 8015e00:	685b      	ldr	r3, [r3, #4]
 8015e02:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8015e04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015e06:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8015e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e0a:	781b      	ldrb	r3, [r3, #0]
 8015e0c:	f003 030f 	and.w	r3, r3, #15
 8015e10:	b2db      	uxtb	r3, r3
 8015e12:	009b      	lsls	r3, r3, #2
 8015e14:	b2db      	uxtb	r3, r3
 8015e16:	2b14      	cmp	r3, #20
 8015e18:	d002      	beq.n	8015e20 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8015e1a:	f06f 0305 	mvn.w	r3, #5
 8015e1e:	e110      	b.n	8016042 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8015e20:	68fb      	ldr	r3, [r7, #12]
 8015e22:	895b      	ldrh	r3, [r3, #10]
 8015e24:	2b13      	cmp	r3, #19
 8015e26:	d809      	bhi.n	8015e3c <ip4_frag+0x64>
 8015e28:	4b88      	ldr	r3, [pc, #544]	@ (801604c <ip4_frag+0x274>)
 8015e2a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8015e2e:	4988      	ldr	r1, [pc, #544]	@ (8016050 <ip4_frag+0x278>)
 8015e30:	4888      	ldr	r0, [pc, #544]	@ (8016054 <ip4_frag+0x27c>)
 8015e32:	f000 fc19 	bl	8016668 <iprintf>
 8015e36:	f06f 0305 	mvn.w	r3, #5
 8015e3a:	e102      	b.n	8016042 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8015e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e3e:	88db      	ldrh	r3, [r3, #6]
 8015e40:	b29b      	uxth	r3, r3
 8015e42:	4618      	mov	r0, r3
 8015e44:	f7f5 fd12 	bl	800b86c <lwip_htons>
 8015e48:	4603      	mov	r3, r0
 8015e4a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8015e4c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015e4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015e52:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8015e56:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015e58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8015e5e:	68fb      	ldr	r3, [r7, #12]
 8015e60:	891b      	ldrh	r3, [r3, #8]
 8015e62:	3b14      	subs	r3, #20
 8015e64:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8015e68:	e0e1      	b.n	801602e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8015e6a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015e6c:	00db      	lsls	r3, r3, #3
 8015e6e:	b29b      	uxth	r3, r3
 8015e70:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015e74:	4293      	cmp	r3, r2
 8015e76:	bf28      	it	cs
 8015e78:	4613      	movcs	r3, r2
 8015e7a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8015e7c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015e80:	2114      	movs	r1, #20
 8015e82:	200e      	movs	r0, #14
 8015e84:	f7f6 fdfc 	bl	800ca80 <pbuf_alloc>
 8015e88:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8015e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	f000 80d5 	beq.w	801603c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8015e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e94:	895b      	ldrh	r3, [r3, #10]
 8015e96:	2b13      	cmp	r3, #19
 8015e98:	d806      	bhi.n	8015ea8 <ip4_frag+0xd0>
 8015e9a:	4b6c      	ldr	r3, [pc, #432]	@ (801604c <ip4_frag+0x274>)
 8015e9c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8015ea0:	496d      	ldr	r1, [pc, #436]	@ (8016058 <ip4_frag+0x280>)
 8015ea2:	486c      	ldr	r0, [pc, #432]	@ (8016054 <ip4_frag+0x27c>)
 8015ea4:	f000 fbe0 	bl	8016668 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8015ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015eaa:	685b      	ldr	r3, [r3, #4]
 8015eac:	2214      	movs	r2, #20
 8015eae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015eb0:	4618      	mov	r0, r3
 8015eb2:	f000 fe5a 	bl	8016b6a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8015eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015eb8:	685b      	ldr	r3, [r3, #4]
 8015eba:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8015ebc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015ebe:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8015ec2:	e064      	b.n	8015f8e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8015ec4:	68fb      	ldr	r3, [r7, #12]
 8015ec6:	895a      	ldrh	r2, [r3, #10]
 8015ec8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015eca:	1ad3      	subs	r3, r2, r3
 8015ecc:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8015ece:	68fb      	ldr	r3, [r7, #12]
 8015ed0:	895b      	ldrh	r3, [r3, #10]
 8015ed2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015ed4:	429a      	cmp	r2, r3
 8015ed6:	d906      	bls.n	8015ee6 <ip4_frag+0x10e>
 8015ed8:	4b5c      	ldr	r3, [pc, #368]	@ (801604c <ip4_frag+0x274>)
 8015eda:	f240 322d 	movw	r2, #813	@ 0x32d
 8015ede:	495f      	ldr	r1, [pc, #380]	@ (801605c <ip4_frag+0x284>)
 8015ee0:	485c      	ldr	r0, [pc, #368]	@ (8016054 <ip4_frag+0x27c>)
 8015ee2:	f000 fbc1 	bl	8016668 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8015ee6:	8bfa      	ldrh	r2, [r7, #30]
 8015ee8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015eec:	4293      	cmp	r3, r2
 8015eee:	bf28      	it	cs
 8015ef0:	4613      	movcs	r3, r2
 8015ef2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8015ef6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	d105      	bne.n	8015f0a <ip4_frag+0x132>
        poff = 0;
 8015efe:	2300      	movs	r3, #0
 8015f00:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015f02:	68fb      	ldr	r3, [r7, #12]
 8015f04:	681b      	ldr	r3, [r3, #0]
 8015f06:	60fb      	str	r3, [r7, #12]
        continue;
 8015f08:	e041      	b.n	8015f8e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8015f0a:	f7ff ff0d 	bl	8015d28 <ip_frag_alloc_pbuf_custom_ref>
 8015f0e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8015f10:	69bb      	ldr	r3, [r7, #24]
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d103      	bne.n	8015f1e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8015f16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015f18:	f7f7 f896 	bl	800d048 <pbuf_free>
        goto memerr;
 8015f1c:	e08f      	b.n	801603e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015f1e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8015f20:	68fb      	ldr	r3, [r7, #12]
 8015f22:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015f24:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015f26:	4413      	add	r3, r2
 8015f28:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8015f2c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8015f30:	9201      	str	r2, [sp, #4]
 8015f32:	9300      	str	r3, [sp, #0]
 8015f34:	4603      	mov	r3, r0
 8015f36:	2241      	movs	r2, #65	@ 0x41
 8015f38:	2000      	movs	r0, #0
 8015f3a:	f7f6 fecb 	bl	800ccd4 <pbuf_alloced_custom>
 8015f3e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8015f40:	697b      	ldr	r3, [r7, #20]
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d106      	bne.n	8015f54 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8015f46:	69b8      	ldr	r0, [r7, #24]
 8015f48:	f7ff fef6 	bl	8015d38 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8015f4c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015f4e:	f7f7 f87b 	bl	800d048 <pbuf_free>
        goto memerr;
 8015f52:	e074      	b.n	801603e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8015f54:	68f8      	ldr	r0, [r7, #12]
 8015f56:	f7f7 f91d 	bl	800d194 <pbuf_ref>
      pcr->original = p;
 8015f5a:	69bb      	ldr	r3, [r7, #24]
 8015f5c:	68fa      	ldr	r2, [r7, #12]
 8015f5e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8015f60:	69bb      	ldr	r3, [r7, #24]
 8015f62:	4a3f      	ldr	r2, [pc, #252]	@ (8016060 <ip4_frag+0x288>)
 8015f64:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8015f66:	6979      	ldr	r1, [r7, #20]
 8015f68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015f6a:	f7f7 f93b 	bl	800d1e4 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8015f6e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8015f72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015f76:	1ad3      	subs	r3, r2, r3
 8015f78:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8015f7c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d004      	beq.n	8015f8e <ip4_frag+0x1b6>
        poff = 0;
 8015f84:	2300      	movs	r3, #0
 8015f86:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	681b      	ldr	r3, [r3, #0]
 8015f8c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8015f8e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d196      	bne.n	8015ec4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8015f96:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015f98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015f9c:	4413      	add	r3, r2
 8015f9e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8015fa0:	68bb      	ldr	r3, [r7, #8]
 8015fa2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015fa4:	f1a3 0213 	sub.w	r2, r3, #19
 8015fa8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015fac:	429a      	cmp	r2, r3
 8015fae:	bfcc      	ite	gt
 8015fb0:	2301      	movgt	r3, #1
 8015fb2:	2300      	movle	r3, #0
 8015fb4:	b2db      	uxtb	r3, r3
 8015fb6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8015fb8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015fbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015fc0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8015fc2:	6a3b      	ldr	r3, [r7, #32]
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d002      	beq.n	8015fce <ip4_frag+0x1f6>
 8015fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d003      	beq.n	8015fd6 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8015fce:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015fd0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015fd4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8015fd6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015fd8:	4618      	mov	r0, r3
 8015fda:	f7f5 fc47 	bl	800b86c <lwip_htons>
 8015fde:	4603      	mov	r3, r0
 8015fe0:	461a      	mov	r2, r3
 8015fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fe4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8015fe6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015fe8:	3314      	adds	r3, #20
 8015fea:	b29b      	uxth	r3, r3
 8015fec:	4618      	mov	r0, r3
 8015fee:	f7f5 fc3d 	bl	800b86c <lwip_htons>
 8015ff2:	4603      	mov	r3, r0
 8015ff4:	461a      	mov	r2, r3
 8015ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ff8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8015ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ffc:	2200      	movs	r2, #0
 8015ffe:	729a      	strb	r2, [r3, #10]
 8016000:	2200      	movs	r2, #0
 8016002:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8016004:	68bb      	ldr	r3, [r7, #8]
 8016006:	695b      	ldr	r3, [r3, #20]
 8016008:	687a      	ldr	r2, [r7, #4]
 801600a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801600c:	68b8      	ldr	r0, [r7, #8]
 801600e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8016010:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016012:	f7f7 f819 	bl	800d048 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8016016:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801601a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801601c:	1ad3      	subs	r3, r2, r3
 801601e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8016022:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8016026:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8016028:	4413      	add	r3, r2
 801602a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801602e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016032:	2b00      	cmp	r3, #0
 8016034:	f47f af19 	bne.w	8015e6a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8016038:	2300      	movs	r3, #0
 801603a:	e002      	b.n	8016042 <ip4_frag+0x26a>
      goto memerr;
 801603c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801603e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016042:	4618      	mov	r0, r3
 8016044:	3748      	adds	r7, #72	@ 0x48
 8016046:	46bd      	mov	sp, r7
 8016048:	bd80      	pop	{r7, pc}
 801604a:	bf00      	nop
 801604c:	0801a9ac 	.word	0x0801a9ac
 8016050:	0801ab88 	.word	0x0801ab88
 8016054:	0801a9f4 	.word	0x0801a9f4
 8016058:	0801aba4 	.word	0x0801aba4
 801605c:	0801abc4 	.word	0x0801abc4
 8016060:	08015d71 	.word	0x08015d71

08016064 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8016064:	b580      	push	{r7, lr}
 8016066:	b086      	sub	sp, #24
 8016068:	af00      	add	r7, sp, #0
 801606a:	6078      	str	r0, [r7, #4]
 801606c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801606e:	230e      	movs	r3, #14
 8016070:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	895b      	ldrh	r3, [r3, #10]
 8016076:	2b0e      	cmp	r3, #14
 8016078:	d96e      	bls.n	8016158 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	7bdb      	ldrb	r3, [r3, #15]
 801607e:	2b00      	cmp	r3, #0
 8016080:	d106      	bne.n	8016090 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8016082:	683b      	ldr	r3, [r7, #0]
 8016084:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016088:	3301      	adds	r3, #1
 801608a:	b2da      	uxtb	r2, r3
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	685b      	ldr	r3, [r3, #4]
 8016094:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8016096:	693b      	ldr	r3, [r7, #16]
 8016098:	7b1a      	ldrb	r2, [r3, #12]
 801609a:	7b5b      	ldrb	r3, [r3, #13]
 801609c:	021b      	lsls	r3, r3, #8
 801609e:	4313      	orrs	r3, r2
 80160a0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80160a2:	693b      	ldr	r3, [r7, #16]
 80160a4:	781b      	ldrb	r3, [r3, #0]
 80160a6:	f003 0301 	and.w	r3, r3, #1
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d023      	beq.n	80160f6 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80160ae:	693b      	ldr	r3, [r7, #16]
 80160b0:	781b      	ldrb	r3, [r3, #0]
 80160b2:	2b01      	cmp	r3, #1
 80160b4:	d10f      	bne.n	80160d6 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80160b6:	693b      	ldr	r3, [r7, #16]
 80160b8:	785b      	ldrb	r3, [r3, #1]
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d11b      	bne.n	80160f6 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80160be:	693b      	ldr	r3, [r7, #16]
 80160c0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80160c2:	2b5e      	cmp	r3, #94	@ 0x5e
 80160c4:	d117      	bne.n	80160f6 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80160c6:	687b      	ldr	r3, [r7, #4]
 80160c8:	7b5b      	ldrb	r3, [r3, #13]
 80160ca:	f043 0310 	orr.w	r3, r3, #16
 80160ce:	b2da      	uxtb	r2, r3
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	735a      	strb	r2, [r3, #13]
 80160d4:	e00f      	b.n	80160f6 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80160d6:	693b      	ldr	r3, [r7, #16]
 80160d8:	2206      	movs	r2, #6
 80160da:	4928      	ldr	r1, [pc, #160]	@ (801617c <ethernet_input+0x118>)
 80160dc:	4618      	mov	r0, r3
 80160de:	f000 fc47 	bl	8016970 <memcmp>
 80160e2:	4603      	mov	r3, r0
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d106      	bne.n	80160f6 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	7b5b      	ldrb	r3, [r3, #13]
 80160ec:	f043 0308 	orr.w	r3, r3, #8
 80160f0:	b2da      	uxtb	r2, r3
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80160f6:	89fb      	ldrh	r3, [r7, #14]
 80160f8:	2b08      	cmp	r3, #8
 80160fa:	d003      	beq.n	8016104 <ethernet_input+0xa0>
 80160fc:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8016100:	d014      	beq.n	801612c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8016102:	e032      	b.n	801616a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8016104:	683b      	ldr	r3, [r7, #0]
 8016106:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801610a:	f003 0308 	and.w	r3, r3, #8
 801610e:	2b00      	cmp	r3, #0
 8016110:	d024      	beq.n	801615c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8016112:	8afb      	ldrh	r3, [r7, #22]
 8016114:	4619      	mov	r1, r3
 8016116:	6878      	ldr	r0, [r7, #4]
 8016118:	f7f6 ff10 	bl	800cf3c <pbuf_remove_header>
 801611c:	4603      	mov	r3, r0
 801611e:	2b00      	cmp	r3, #0
 8016120:	d11e      	bne.n	8016160 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8016122:	6839      	ldr	r1, [r7, #0]
 8016124:	6878      	ldr	r0, [r7, #4]
 8016126:	f7fe ff21 	bl	8014f6c <ip4_input>
      break;
 801612a:	e013      	b.n	8016154 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801612c:	683b      	ldr	r3, [r7, #0]
 801612e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016132:	f003 0308 	and.w	r3, r3, #8
 8016136:	2b00      	cmp	r3, #0
 8016138:	d014      	beq.n	8016164 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801613a:	8afb      	ldrh	r3, [r7, #22]
 801613c:	4619      	mov	r1, r3
 801613e:	6878      	ldr	r0, [r7, #4]
 8016140:	f7f6 fefc 	bl	800cf3c <pbuf_remove_header>
 8016144:	4603      	mov	r3, r0
 8016146:	2b00      	cmp	r3, #0
 8016148:	d10e      	bne.n	8016168 <ethernet_input+0x104>
        etharp_input(p, netif);
 801614a:	6839      	ldr	r1, [r7, #0]
 801614c:	6878      	ldr	r0, [r7, #4]
 801614e:	f7fe f8c1 	bl	80142d4 <etharp_input>
      break;
 8016152:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8016154:	2300      	movs	r3, #0
 8016156:	e00c      	b.n	8016172 <ethernet_input+0x10e>
    goto free_and_return;
 8016158:	bf00      	nop
 801615a:	e006      	b.n	801616a <ethernet_input+0x106>
        goto free_and_return;
 801615c:	bf00      	nop
 801615e:	e004      	b.n	801616a <ethernet_input+0x106>
        goto free_and_return;
 8016160:	bf00      	nop
 8016162:	e002      	b.n	801616a <ethernet_input+0x106>
        goto free_and_return;
 8016164:	bf00      	nop
 8016166:	e000      	b.n	801616a <ethernet_input+0x106>
        goto free_and_return;
 8016168:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801616a:	6878      	ldr	r0, [r7, #4]
 801616c:	f7f6 ff6c 	bl	800d048 <pbuf_free>
  return ERR_OK;
 8016170:	2300      	movs	r3, #0
}
 8016172:	4618      	mov	r0, r3
 8016174:	3718      	adds	r7, #24
 8016176:	46bd      	mov	sp, r7
 8016178:	bd80      	pop	{r7, pc}
 801617a:	bf00      	nop
 801617c:	0801add4 	.word	0x0801add4

08016180 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8016180:	b580      	push	{r7, lr}
 8016182:	b086      	sub	sp, #24
 8016184:	af00      	add	r7, sp, #0
 8016186:	60f8      	str	r0, [r7, #12]
 8016188:	60b9      	str	r1, [r7, #8]
 801618a:	607a      	str	r2, [r7, #4]
 801618c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801618e:	8c3b      	ldrh	r3, [r7, #32]
 8016190:	4618      	mov	r0, r3
 8016192:	f7f5 fb6b 	bl	800b86c <lwip_htons>
 8016196:	4603      	mov	r3, r0
 8016198:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801619a:	210e      	movs	r1, #14
 801619c:	68b8      	ldr	r0, [r7, #8]
 801619e:	f7f6 febd 	bl	800cf1c <pbuf_add_header>
 80161a2:	4603      	mov	r3, r0
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	d125      	bne.n	80161f4 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80161a8:	68bb      	ldr	r3, [r7, #8]
 80161aa:	685b      	ldr	r3, [r3, #4]
 80161ac:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80161ae:	693b      	ldr	r3, [r7, #16]
 80161b0:	8afa      	ldrh	r2, [r7, #22]
 80161b2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80161b4:	693b      	ldr	r3, [r7, #16]
 80161b6:	2206      	movs	r2, #6
 80161b8:	6839      	ldr	r1, [r7, #0]
 80161ba:	4618      	mov	r0, r3
 80161bc:	f000 fcd5 	bl	8016b6a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80161c0:	693b      	ldr	r3, [r7, #16]
 80161c2:	3306      	adds	r3, #6
 80161c4:	2206      	movs	r2, #6
 80161c6:	6879      	ldr	r1, [r7, #4]
 80161c8:	4618      	mov	r0, r3
 80161ca:	f000 fcce 	bl	8016b6a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80161ce:	68fb      	ldr	r3, [r7, #12]
 80161d0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80161d4:	2b06      	cmp	r3, #6
 80161d6:	d006      	beq.n	80161e6 <ethernet_output+0x66>
 80161d8:	4b0a      	ldr	r3, [pc, #40]	@ (8016204 <ethernet_output+0x84>)
 80161da:	f44f 7299 	mov.w	r2, #306	@ 0x132
 80161de:	490a      	ldr	r1, [pc, #40]	@ (8016208 <ethernet_output+0x88>)
 80161e0:	480a      	ldr	r0, [pc, #40]	@ (801620c <ethernet_output+0x8c>)
 80161e2:	f000 fa41 	bl	8016668 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80161e6:	68fb      	ldr	r3, [r7, #12]
 80161e8:	699b      	ldr	r3, [r3, #24]
 80161ea:	68b9      	ldr	r1, [r7, #8]
 80161ec:	68f8      	ldr	r0, [r7, #12]
 80161ee:	4798      	blx	r3
 80161f0:	4603      	mov	r3, r0
 80161f2:	e002      	b.n	80161fa <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80161f4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80161f6:	f06f 0301 	mvn.w	r3, #1
}
 80161fa:	4618      	mov	r0, r3
 80161fc:	3718      	adds	r7, #24
 80161fe:	46bd      	mov	sp, r7
 8016200:	bd80      	pop	{r7, pc}
 8016202:	bf00      	nop
 8016204:	0801abd4 	.word	0x0801abd4
 8016208:	0801ac0c 	.word	0x0801ac0c
 801620c:	0801ac40 	.word	0x0801ac40

08016210 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8016210:	b580      	push	{r7, lr}
 8016212:	b086      	sub	sp, #24
 8016214:	af00      	add	r7, sp, #0
 8016216:	6078      	str	r0, [r7, #4]
 8016218:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801621a:	683b      	ldr	r3, [r7, #0]
 801621c:	60bb      	str	r3, [r7, #8]
 801621e:	2304      	movs	r3, #4
 8016220:	60fb      	str	r3, [r7, #12]
 8016222:	2300      	movs	r3, #0
 8016224:	613b      	str	r3, [r7, #16]
 8016226:	2300      	movs	r3, #0
 8016228:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801622a:	f107 0308 	add.w	r3, r7, #8
 801622e:	2100      	movs	r1, #0
 8016230:	4618      	mov	r0, r3
 8016232:	f7f2 fa61 	bl	80086f8 <osMessageCreate>
 8016236:	4602      	mov	r2, r0
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	681b      	ldr	r3, [r3, #0]
 8016240:	2b00      	cmp	r3, #0
 8016242:	d102      	bne.n	801624a <sys_mbox_new+0x3a>
    return ERR_MEM;
 8016244:	f04f 33ff 	mov.w	r3, #4294967295
 8016248:	e000      	b.n	801624c <sys_mbox_new+0x3c>

  return ERR_OK;
 801624a:	2300      	movs	r3, #0
}
 801624c:	4618      	mov	r0, r3
 801624e:	3718      	adds	r7, #24
 8016250:	46bd      	mov	sp, r7
 8016252:	bd80      	pop	{r7, pc}

08016254 <sys_mbox_post>:
}

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 8016254:	b580      	push	{r7, lr}
 8016256:	b082      	sub	sp, #8
 8016258:	af00      	add	r7, sp, #0
 801625a:	6078      	str	r0, [r7, #4]
 801625c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 801625e:	bf00      	nop
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	681b      	ldr	r3, [r3, #0]
 8016264:	6839      	ldr	r1, [r7, #0]
 8016266:	f04f 32ff 	mov.w	r2, #4294967295
 801626a:	4618      	mov	r0, r3
 801626c:	f7f2 fa6c 	bl	8008748 <osMessagePut>
 8016270:	4603      	mov	r3, r0
 8016272:	2b00      	cmp	r3, #0
 8016274:	d1f4      	bne.n	8016260 <sys_mbox_post+0xc>
#else
  while(osMessageQueuePut(*mbox, &data, 0, osWaitForever) != osOK);
#endif
}
 8016276:	bf00      	nop
 8016278:	bf00      	nop
 801627a:	3708      	adds	r7, #8
 801627c:	46bd      	mov	sp, r7
 801627e:	bd80      	pop	{r7, pc}

08016280 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8016280:	b580      	push	{r7, lr}
 8016282:	b084      	sub	sp, #16
 8016284:	af00      	add	r7, sp, #0
 8016286:	6078      	str	r0, [r7, #4]
 8016288:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801628a:	687b      	ldr	r3, [r7, #4]
 801628c:	681b      	ldr	r3, [r3, #0]
 801628e:	6839      	ldr	r1, [r7, #0]
 8016290:	2200      	movs	r2, #0
 8016292:	4618      	mov	r0, r3
 8016294:	f7f2 fa58 	bl	8008748 <osMessagePut>
 8016298:	4603      	mov	r3, r0
 801629a:	2b00      	cmp	r3, #0
 801629c:	d102      	bne.n	80162a4 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801629e:	2300      	movs	r3, #0
 80162a0:	73fb      	strb	r3, [r7, #15]
 80162a2:	e001      	b.n	80162a8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 80162a4:	23ff      	movs	r3, #255	@ 0xff
 80162a6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 80162a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80162ac:	4618      	mov	r0, r3
 80162ae:	3710      	adds	r7, #16
 80162b0:	46bd      	mov	sp, r7
 80162b2:	bd80      	pop	{r7, pc}

080162b4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 80162b4:	b580      	push	{r7, lr}
 80162b6:	b08c      	sub	sp, #48	@ 0x30
 80162b8:	af00      	add	r7, sp, #0
 80162ba:	61f8      	str	r0, [r7, #28]
 80162bc:	61b9      	str	r1, [r7, #24]
 80162be:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 80162c0:	f7f2 f83d 	bl	800833e <osKernelSysTick>
 80162c4:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 80162c6:	697b      	ldr	r3, [r7, #20]
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	d017      	beq.n	80162fc <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 80162cc:	69fb      	ldr	r3, [r7, #28]
 80162ce:	6819      	ldr	r1, [r3, #0]
 80162d0:	f107 0320 	add.w	r3, r7, #32
 80162d4:	697a      	ldr	r2, [r7, #20]
 80162d6:	4618      	mov	r0, r3
 80162d8:	f7f2 fa76 	bl	80087c8 <osMessageGet>

    if(event.status == osEventMessage)
 80162dc:	6a3b      	ldr	r3, [r7, #32]
 80162de:	2b10      	cmp	r3, #16
 80162e0:	d109      	bne.n	80162f6 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 80162e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162e4:	461a      	mov	r2, r3
 80162e6:	69bb      	ldr	r3, [r7, #24]
 80162e8:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 80162ea:	f7f2 f828 	bl	800833e <osKernelSysTick>
 80162ee:	4602      	mov	r2, r0
 80162f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80162f2:	1ad3      	subs	r3, r2, r3
 80162f4:	e019      	b.n	801632a <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 80162f6:	f04f 33ff 	mov.w	r3, #4294967295
 80162fa:	e016      	b.n	801632a <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 80162fc:	69fb      	ldr	r3, [r7, #28]
 80162fe:	6819      	ldr	r1, [r3, #0]
 8016300:	463b      	mov	r3, r7
 8016302:	f04f 32ff 	mov.w	r2, #4294967295
 8016306:	4618      	mov	r0, r3
 8016308:	f7f2 fa5e 	bl	80087c8 <osMessageGet>
 801630c:	f107 0320 	add.w	r3, r7, #32
 8016310:	463a      	mov	r2, r7
 8016312:	ca07      	ldmia	r2, {r0, r1, r2}
 8016314:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8016318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801631a:	461a      	mov	r2, r3
 801631c:	69bb      	ldr	r3, [r7, #24]
 801631e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8016320:	f7f2 f80d 	bl	800833e <osKernelSysTick>
 8016324:	4602      	mov	r2, r0
 8016326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016328:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801632a:	4618      	mov	r0, r3
 801632c:	3730      	adds	r7, #48	@ 0x30
 801632e:	46bd      	mov	sp, r7
 8016330:	bd80      	pop	{r7, pc}

08016332 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8016332:	b480      	push	{r7}
 8016334:	b083      	sub	sp, #12
 8016336:	af00      	add	r7, sp, #0
 8016338:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	681b      	ldr	r3, [r3, #0]
 801633e:	2b00      	cmp	r3, #0
 8016340:	d101      	bne.n	8016346 <sys_mbox_valid+0x14>
    return 0;
 8016342:	2300      	movs	r3, #0
 8016344:	e000      	b.n	8016348 <sys_mbox_valid+0x16>
  else
    return 1;
 8016346:	2301      	movs	r3, #1
}
 8016348:	4618      	mov	r0, r3
 801634a:	370c      	adds	r7, #12
 801634c:	46bd      	mov	sp, r7
 801634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016352:	4770      	bx	lr

08016354 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8016354:	b580      	push	{r7, lr}
 8016356:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8016358:	4803      	ldr	r0, [pc, #12]	@ (8016368 <sys_init+0x14>)
 801635a:	f7f2 f86c 	bl	8008436 <osMutexCreate>
 801635e:	4603      	mov	r3, r0
 8016360:	4a02      	ldr	r2, [pc, #8]	@ (801636c <sys_init+0x18>)
 8016362:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8016364:	bf00      	nop
 8016366:	bd80      	pop	{r7, pc}
 8016368:	0801ade4 	.word	0x0801ade4
 801636c:	20013b64 	.word	0x20013b64

08016370 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8016370:	b580      	push	{r7, lr}
 8016372:	b084      	sub	sp, #16
 8016374:	af00      	add	r7, sp, #0
 8016376:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8016378:	2300      	movs	r3, #0
 801637a:	60bb      	str	r3, [r7, #8]
 801637c:	2300      	movs	r3, #0
 801637e:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8016380:	f107 0308 	add.w	r3, r7, #8
 8016384:	4618      	mov	r0, r3
 8016386:	f7f2 f856 	bl	8008436 <osMutexCreate>
 801638a:	4602      	mov	r2, r0
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	681b      	ldr	r3, [r3, #0]
 8016394:	2b00      	cmp	r3, #0
 8016396:	d102      	bne.n	801639e <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8016398:	f04f 33ff 	mov.w	r3, #4294967295
 801639c:	e000      	b.n	80163a0 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801639e:	2300      	movs	r3, #0
}
 80163a0:	4618      	mov	r0, r3
 80163a2:	3710      	adds	r7, #16
 80163a4:	46bd      	mov	sp, r7
 80163a6:	bd80      	pop	{r7, pc}

080163a8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80163a8:	b580      	push	{r7, lr}
 80163aa:	b082      	sub	sp, #8
 80163ac:	af00      	add	r7, sp, #0
 80163ae:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	681b      	ldr	r3, [r3, #0]
 80163b4:	f04f 31ff 	mov.w	r1, #4294967295
 80163b8:	4618      	mov	r0, r3
 80163ba:	f7f2 f855 	bl	8008468 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 80163be:	bf00      	nop
 80163c0:	3708      	adds	r7, #8
 80163c2:	46bd      	mov	sp, r7
 80163c4:	bd80      	pop	{r7, pc}

080163c6 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80163c6:	b580      	push	{r7, lr}
 80163c8:	b082      	sub	sp, #8
 80163ca:	af00      	add	r7, sp, #0
 80163cc:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	681b      	ldr	r3, [r3, #0]
 80163d2:	4618      	mov	r0, r3
 80163d4:	f7f2 f896 	bl	8008504 <osMutexRelease>
}
 80163d8:	bf00      	nop
 80163da:	3708      	adds	r7, #8
 80163dc:	46bd      	mov	sp, r7
 80163de:	bd80      	pop	{r7, pc}

080163e0 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 80163e0:	b580      	push	{r7, lr}
 80163e2:	b08c      	sub	sp, #48	@ 0x30
 80163e4:	af00      	add	r7, sp, #0
 80163e6:	60f8      	str	r0, [r7, #12]
 80163e8:	60b9      	str	r1, [r7, #8]
 80163ea:	607a      	str	r2, [r7, #4]
 80163ec:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 80163ee:	f107 0314 	add.w	r3, r7, #20
 80163f2:	2200      	movs	r2, #0
 80163f4:	601a      	str	r2, [r3, #0]
 80163f6:	605a      	str	r2, [r3, #4]
 80163f8:	609a      	str	r2, [r3, #8]
 80163fa:	60da      	str	r2, [r3, #12]
 80163fc:	611a      	str	r2, [r3, #16]
 80163fe:	615a      	str	r2, [r3, #20]
 8016400:	619a      	str	r2, [r3, #24]
 8016402:	68fb      	ldr	r3, [r7, #12]
 8016404:	617b      	str	r3, [r7, #20]
 8016406:	68bb      	ldr	r3, [r7, #8]
 8016408:	61bb      	str	r3, [r7, #24]
 801640a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801640c:	b21b      	sxth	r3, r3
 801640e:	83bb      	strh	r3, [r7, #28]
 8016410:	683b      	ldr	r3, [r7, #0]
 8016412:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 8016414:	f107 0314 	add.w	r3, r7, #20
 8016418:	6879      	ldr	r1, [r7, #4]
 801641a:	4618      	mov	r0, r3
 801641c:	f7f1 ff9f 	bl	800835e <osThreadCreate>
 8016420:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8016422:	4618      	mov	r0, r3
 8016424:	3730      	adds	r7, #48	@ 0x30
 8016426:	46bd      	mov	sp, r7
 8016428:	bd80      	pop	{r7, pc}
	...

0801642c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801642c:	b580      	push	{r7, lr}
 801642e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8016430:	4b04      	ldr	r3, [pc, #16]	@ (8016444 <sys_arch_protect+0x18>)
 8016432:	681b      	ldr	r3, [r3, #0]
 8016434:	f04f 31ff 	mov.w	r1, #4294967295
 8016438:	4618      	mov	r0, r3
 801643a:	f7f2 f815 	bl	8008468 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801643e:	2301      	movs	r3, #1
}
 8016440:	4618      	mov	r0, r3
 8016442:	bd80      	pop	{r7, pc}
 8016444:	20013b64 	.word	0x20013b64

08016448 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8016448:	b580      	push	{r7, lr}
 801644a:	b082      	sub	sp, #8
 801644c:	af00      	add	r7, sp, #0
 801644e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8016450:	4b04      	ldr	r3, [pc, #16]	@ (8016464 <sys_arch_unprotect+0x1c>)
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	4618      	mov	r0, r3
 8016456:	f7f2 f855 	bl	8008504 <osMutexRelease>
}
 801645a:	bf00      	nop
 801645c:	3708      	adds	r7, #8
 801645e:	46bd      	mov	sp, r7
 8016460:	bd80      	pop	{r7, pc}
 8016462:	bf00      	nop
 8016464:	20013b64 	.word	0x20013b64

08016468 <rand>:
 8016468:	4b16      	ldr	r3, [pc, #88]	@ (80164c4 <rand+0x5c>)
 801646a:	b510      	push	{r4, lr}
 801646c:	681c      	ldr	r4, [r3, #0]
 801646e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016470:	b9b3      	cbnz	r3, 80164a0 <rand+0x38>
 8016472:	2018      	movs	r0, #24
 8016474:	f000 fbf0 	bl	8016c58 <malloc>
 8016478:	4602      	mov	r2, r0
 801647a:	6320      	str	r0, [r4, #48]	@ 0x30
 801647c:	b920      	cbnz	r0, 8016488 <rand+0x20>
 801647e:	4b12      	ldr	r3, [pc, #72]	@ (80164c8 <rand+0x60>)
 8016480:	4812      	ldr	r0, [pc, #72]	@ (80164cc <rand+0x64>)
 8016482:	2152      	movs	r1, #82	@ 0x52
 8016484:	f000 fb80 	bl	8016b88 <__assert_func>
 8016488:	4911      	ldr	r1, [pc, #68]	@ (80164d0 <rand+0x68>)
 801648a:	4b12      	ldr	r3, [pc, #72]	@ (80164d4 <rand+0x6c>)
 801648c:	e9c0 1300 	strd	r1, r3, [r0]
 8016490:	4b11      	ldr	r3, [pc, #68]	@ (80164d8 <rand+0x70>)
 8016492:	6083      	str	r3, [r0, #8]
 8016494:	230b      	movs	r3, #11
 8016496:	8183      	strh	r3, [r0, #12]
 8016498:	2100      	movs	r1, #0
 801649a:	2001      	movs	r0, #1
 801649c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80164a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80164a2:	480e      	ldr	r0, [pc, #56]	@ (80164dc <rand+0x74>)
 80164a4:	690b      	ldr	r3, [r1, #16]
 80164a6:	694c      	ldr	r4, [r1, #20]
 80164a8:	4a0d      	ldr	r2, [pc, #52]	@ (80164e0 <rand+0x78>)
 80164aa:	4358      	muls	r0, r3
 80164ac:	fb02 0004 	mla	r0, r2, r4, r0
 80164b0:	fba3 3202 	umull	r3, r2, r3, r2
 80164b4:	3301      	adds	r3, #1
 80164b6:	eb40 0002 	adc.w	r0, r0, r2
 80164ba:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80164be:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80164c2:	bd10      	pop	{r4, pc}
 80164c4:	20000040 	.word	0x20000040
 80164c8:	0801adec 	.word	0x0801adec
 80164cc:	0801ae03 	.word	0x0801ae03
 80164d0:	abcd330e 	.word	0xabcd330e
 80164d4:	e66d1234 	.word	0xe66d1234
 80164d8:	0005deec 	.word	0x0005deec
 80164dc:	5851f42d 	.word	0x5851f42d
 80164e0:	4c957f2d 	.word	0x4c957f2d

080164e4 <std>:
 80164e4:	2300      	movs	r3, #0
 80164e6:	b510      	push	{r4, lr}
 80164e8:	4604      	mov	r4, r0
 80164ea:	e9c0 3300 	strd	r3, r3, [r0]
 80164ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80164f2:	6083      	str	r3, [r0, #8]
 80164f4:	8181      	strh	r1, [r0, #12]
 80164f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80164f8:	81c2      	strh	r2, [r0, #14]
 80164fa:	6183      	str	r3, [r0, #24]
 80164fc:	4619      	mov	r1, r3
 80164fe:	2208      	movs	r2, #8
 8016500:	305c      	adds	r0, #92	@ 0x5c
 8016502:	f000 fa5f 	bl	80169c4 <memset>
 8016506:	4b0d      	ldr	r3, [pc, #52]	@ (801653c <std+0x58>)
 8016508:	6263      	str	r3, [r4, #36]	@ 0x24
 801650a:	4b0d      	ldr	r3, [pc, #52]	@ (8016540 <std+0x5c>)
 801650c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801650e:	4b0d      	ldr	r3, [pc, #52]	@ (8016544 <std+0x60>)
 8016510:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016512:	4b0d      	ldr	r3, [pc, #52]	@ (8016548 <std+0x64>)
 8016514:	6323      	str	r3, [r4, #48]	@ 0x30
 8016516:	4b0d      	ldr	r3, [pc, #52]	@ (801654c <std+0x68>)
 8016518:	6224      	str	r4, [r4, #32]
 801651a:	429c      	cmp	r4, r3
 801651c:	d006      	beq.n	801652c <std+0x48>
 801651e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016522:	4294      	cmp	r4, r2
 8016524:	d002      	beq.n	801652c <std+0x48>
 8016526:	33d0      	adds	r3, #208	@ 0xd0
 8016528:	429c      	cmp	r4, r3
 801652a:	d105      	bne.n	8016538 <std+0x54>
 801652c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016534:	f000 bb16 	b.w	8016b64 <__retarget_lock_init_recursive>
 8016538:	bd10      	pop	{r4, pc}
 801653a:	bf00      	nop
 801653c:	08016749 	.word	0x08016749
 8016540:	0801676b 	.word	0x0801676b
 8016544:	080167a3 	.word	0x080167a3
 8016548:	080167c7 	.word	0x080167c7
 801654c:	20013b68 	.word	0x20013b68

08016550 <stdio_exit_handler>:
 8016550:	4a02      	ldr	r2, [pc, #8]	@ (801655c <stdio_exit_handler+0xc>)
 8016552:	4903      	ldr	r1, [pc, #12]	@ (8016560 <stdio_exit_handler+0x10>)
 8016554:	4803      	ldr	r0, [pc, #12]	@ (8016564 <stdio_exit_handler+0x14>)
 8016556:	f000 b869 	b.w	801662c <_fwalk_sglue>
 801655a:	bf00      	nop
 801655c:	20000034 	.word	0x20000034
 8016560:	08017719 	.word	0x08017719
 8016564:	20000044 	.word	0x20000044

08016568 <cleanup_stdio>:
 8016568:	6841      	ldr	r1, [r0, #4]
 801656a:	4b0c      	ldr	r3, [pc, #48]	@ (801659c <cleanup_stdio+0x34>)
 801656c:	4299      	cmp	r1, r3
 801656e:	b510      	push	{r4, lr}
 8016570:	4604      	mov	r4, r0
 8016572:	d001      	beq.n	8016578 <cleanup_stdio+0x10>
 8016574:	f001 f8d0 	bl	8017718 <_fflush_r>
 8016578:	68a1      	ldr	r1, [r4, #8]
 801657a:	4b09      	ldr	r3, [pc, #36]	@ (80165a0 <cleanup_stdio+0x38>)
 801657c:	4299      	cmp	r1, r3
 801657e:	d002      	beq.n	8016586 <cleanup_stdio+0x1e>
 8016580:	4620      	mov	r0, r4
 8016582:	f001 f8c9 	bl	8017718 <_fflush_r>
 8016586:	68e1      	ldr	r1, [r4, #12]
 8016588:	4b06      	ldr	r3, [pc, #24]	@ (80165a4 <cleanup_stdio+0x3c>)
 801658a:	4299      	cmp	r1, r3
 801658c:	d004      	beq.n	8016598 <cleanup_stdio+0x30>
 801658e:	4620      	mov	r0, r4
 8016590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016594:	f001 b8c0 	b.w	8017718 <_fflush_r>
 8016598:	bd10      	pop	{r4, pc}
 801659a:	bf00      	nop
 801659c:	20013b68 	.word	0x20013b68
 80165a0:	20013bd0 	.word	0x20013bd0
 80165a4:	20013c38 	.word	0x20013c38

080165a8 <global_stdio_init.part.0>:
 80165a8:	b510      	push	{r4, lr}
 80165aa:	4b0b      	ldr	r3, [pc, #44]	@ (80165d8 <global_stdio_init.part.0+0x30>)
 80165ac:	4c0b      	ldr	r4, [pc, #44]	@ (80165dc <global_stdio_init.part.0+0x34>)
 80165ae:	4a0c      	ldr	r2, [pc, #48]	@ (80165e0 <global_stdio_init.part.0+0x38>)
 80165b0:	601a      	str	r2, [r3, #0]
 80165b2:	4620      	mov	r0, r4
 80165b4:	2200      	movs	r2, #0
 80165b6:	2104      	movs	r1, #4
 80165b8:	f7ff ff94 	bl	80164e4 <std>
 80165bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80165c0:	2201      	movs	r2, #1
 80165c2:	2109      	movs	r1, #9
 80165c4:	f7ff ff8e 	bl	80164e4 <std>
 80165c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80165cc:	2202      	movs	r2, #2
 80165ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80165d2:	2112      	movs	r1, #18
 80165d4:	f7ff bf86 	b.w	80164e4 <std>
 80165d8:	20013ca0 	.word	0x20013ca0
 80165dc:	20013b68 	.word	0x20013b68
 80165e0:	08016551 	.word	0x08016551

080165e4 <__sfp_lock_acquire>:
 80165e4:	4801      	ldr	r0, [pc, #4]	@ (80165ec <__sfp_lock_acquire+0x8>)
 80165e6:	f000 babe 	b.w	8016b66 <__retarget_lock_acquire_recursive>
 80165ea:	bf00      	nop
 80165ec:	20013ca9 	.word	0x20013ca9

080165f0 <__sfp_lock_release>:
 80165f0:	4801      	ldr	r0, [pc, #4]	@ (80165f8 <__sfp_lock_release+0x8>)
 80165f2:	f000 bab9 	b.w	8016b68 <__retarget_lock_release_recursive>
 80165f6:	bf00      	nop
 80165f8:	20013ca9 	.word	0x20013ca9

080165fc <__sinit>:
 80165fc:	b510      	push	{r4, lr}
 80165fe:	4604      	mov	r4, r0
 8016600:	f7ff fff0 	bl	80165e4 <__sfp_lock_acquire>
 8016604:	6a23      	ldr	r3, [r4, #32]
 8016606:	b11b      	cbz	r3, 8016610 <__sinit+0x14>
 8016608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801660c:	f7ff bff0 	b.w	80165f0 <__sfp_lock_release>
 8016610:	4b04      	ldr	r3, [pc, #16]	@ (8016624 <__sinit+0x28>)
 8016612:	6223      	str	r3, [r4, #32]
 8016614:	4b04      	ldr	r3, [pc, #16]	@ (8016628 <__sinit+0x2c>)
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	2b00      	cmp	r3, #0
 801661a:	d1f5      	bne.n	8016608 <__sinit+0xc>
 801661c:	f7ff ffc4 	bl	80165a8 <global_stdio_init.part.0>
 8016620:	e7f2      	b.n	8016608 <__sinit+0xc>
 8016622:	bf00      	nop
 8016624:	08016569 	.word	0x08016569
 8016628:	20013ca0 	.word	0x20013ca0

0801662c <_fwalk_sglue>:
 801662c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016630:	4607      	mov	r7, r0
 8016632:	4688      	mov	r8, r1
 8016634:	4614      	mov	r4, r2
 8016636:	2600      	movs	r6, #0
 8016638:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801663c:	f1b9 0901 	subs.w	r9, r9, #1
 8016640:	d505      	bpl.n	801664e <_fwalk_sglue+0x22>
 8016642:	6824      	ldr	r4, [r4, #0]
 8016644:	2c00      	cmp	r4, #0
 8016646:	d1f7      	bne.n	8016638 <_fwalk_sglue+0xc>
 8016648:	4630      	mov	r0, r6
 801664a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801664e:	89ab      	ldrh	r3, [r5, #12]
 8016650:	2b01      	cmp	r3, #1
 8016652:	d907      	bls.n	8016664 <_fwalk_sglue+0x38>
 8016654:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016658:	3301      	adds	r3, #1
 801665a:	d003      	beq.n	8016664 <_fwalk_sglue+0x38>
 801665c:	4629      	mov	r1, r5
 801665e:	4638      	mov	r0, r7
 8016660:	47c0      	blx	r8
 8016662:	4306      	orrs	r6, r0
 8016664:	3568      	adds	r5, #104	@ 0x68
 8016666:	e7e9      	b.n	801663c <_fwalk_sglue+0x10>

08016668 <iprintf>:
 8016668:	b40f      	push	{r0, r1, r2, r3}
 801666a:	b507      	push	{r0, r1, r2, lr}
 801666c:	4906      	ldr	r1, [pc, #24]	@ (8016688 <iprintf+0x20>)
 801666e:	ab04      	add	r3, sp, #16
 8016670:	6808      	ldr	r0, [r1, #0]
 8016672:	f853 2b04 	ldr.w	r2, [r3], #4
 8016676:	6881      	ldr	r1, [r0, #8]
 8016678:	9301      	str	r3, [sp, #4]
 801667a:	f000 fd25 	bl	80170c8 <_vfiprintf_r>
 801667e:	b003      	add	sp, #12
 8016680:	f85d eb04 	ldr.w	lr, [sp], #4
 8016684:	b004      	add	sp, #16
 8016686:	4770      	bx	lr
 8016688:	20000040 	.word	0x20000040

0801668c <_puts_r>:
 801668c:	6a03      	ldr	r3, [r0, #32]
 801668e:	b570      	push	{r4, r5, r6, lr}
 8016690:	6884      	ldr	r4, [r0, #8]
 8016692:	4605      	mov	r5, r0
 8016694:	460e      	mov	r6, r1
 8016696:	b90b      	cbnz	r3, 801669c <_puts_r+0x10>
 8016698:	f7ff ffb0 	bl	80165fc <__sinit>
 801669c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801669e:	07db      	lsls	r3, r3, #31
 80166a0:	d405      	bmi.n	80166ae <_puts_r+0x22>
 80166a2:	89a3      	ldrh	r3, [r4, #12]
 80166a4:	0598      	lsls	r0, r3, #22
 80166a6:	d402      	bmi.n	80166ae <_puts_r+0x22>
 80166a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80166aa:	f000 fa5c 	bl	8016b66 <__retarget_lock_acquire_recursive>
 80166ae:	89a3      	ldrh	r3, [r4, #12]
 80166b0:	0719      	lsls	r1, r3, #28
 80166b2:	d502      	bpl.n	80166ba <_puts_r+0x2e>
 80166b4:	6923      	ldr	r3, [r4, #16]
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	d135      	bne.n	8016726 <_puts_r+0x9a>
 80166ba:	4621      	mov	r1, r4
 80166bc:	4628      	mov	r0, r5
 80166be:	f000 f901 	bl	80168c4 <__swsetup_r>
 80166c2:	b380      	cbz	r0, 8016726 <_puts_r+0x9a>
 80166c4:	f04f 35ff 	mov.w	r5, #4294967295
 80166c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80166ca:	07da      	lsls	r2, r3, #31
 80166cc:	d405      	bmi.n	80166da <_puts_r+0x4e>
 80166ce:	89a3      	ldrh	r3, [r4, #12]
 80166d0:	059b      	lsls	r3, r3, #22
 80166d2:	d402      	bmi.n	80166da <_puts_r+0x4e>
 80166d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80166d6:	f000 fa47 	bl	8016b68 <__retarget_lock_release_recursive>
 80166da:	4628      	mov	r0, r5
 80166dc:	bd70      	pop	{r4, r5, r6, pc}
 80166de:	2b00      	cmp	r3, #0
 80166e0:	da04      	bge.n	80166ec <_puts_r+0x60>
 80166e2:	69a2      	ldr	r2, [r4, #24]
 80166e4:	429a      	cmp	r2, r3
 80166e6:	dc17      	bgt.n	8016718 <_puts_r+0x8c>
 80166e8:	290a      	cmp	r1, #10
 80166ea:	d015      	beq.n	8016718 <_puts_r+0x8c>
 80166ec:	6823      	ldr	r3, [r4, #0]
 80166ee:	1c5a      	adds	r2, r3, #1
 80166f0:	6022      	str	r2, [r4, #0]
 80166f2:	7019      	strb	r1, [r3, #0]
 80166f4:	68a3      	ldr	r3, [r4, #8]
 80166f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80166fa:	3b01      	subs	r3, #1
 80166fc:	60a3      	str	r3, [r4, #8]
 80166fe:	2900      	cmp	r1, #0
 8016700:	d1ed      	bne.n	80166de <_puts_r+0x52>
 8016702:	2b00      	cmp	r3, #0
 8016704:	da11      	bge.n	801672a <_puts_r+0x9e>
 8016706:	4622      	mov	r2, r4
 8016708:	210a      	movs	r1, #10
 801670a:	4628      	mov	r0, r5
 801670c:	f000 f89c 	bl	8016848 <__swbuf_r>
 8016710:	3001      	adds	r0, #1
 8016712:	d0d7      	beq.n	80166c4 <_puts_r+0x38>
 8016714:	250a      	movs	r5, #10
 8016716:	e7d7      	b.n	80166c8 <_puts_r+0x3c>
 8016718:	4622      	mov	r2, r4
 801671a:	4628      	mov	r0, r5
 801671c:	f000 f894 	bl	8016848 <__swbuf_r>
 8016720:	3001      	adds	r0, #1
 8016722:	d1e7      	bne.n	80166f4 <_puts_r+0x68>
 8016724:	e7ce      	b.n	80166c4 <_puts_r+0x38>
 8016726:	3e01      	subs	r6, #1
 8016728:	e7e4      	b.n	80166f4 <_puts_r+0x68>
 801672a:	6823      	ldr	r3, [r4, #0]
 801672c:	1c5a      	adds	r2, r3, #1
 801672e:	6022      	str	r2, [r4, #0]
 8016730:	220a      	movs	r2, #10
 8016732:	701a      	strb	r2, [r3, #0]
 8016734:	e7ee      	b.n	8016714 <_puts_r+0x88>
	...

08016738 <puts>:
 8016738:	4b02      	ldr	r3, [pc, #8]	@ (8016744 <puts+0xc>)
 801673a:	4601      	mov	r1, r0
 801673c:	6818      	ldr	r0, [r3, #0]
 801673e:	f7ff bfa5 	b.w	801668c <_puts_r>
 8016742:	bf00      	nop
 8016744:	20000040 	.word	0x20000040

08016748 <__sread>:
 8016748:	b510      	push	{r4, lr}
 801674a:	460c      	mov	r4, r1
 801674c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016750:	f000 f9c0 	bl	8016ad4 <_read_r>
 8016754:	2800      	cmp	r0, #0
 8016756:	bfab      	itete	ge
 8016758:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801675a:	89a3      	ldrhlt	r3, [r4, #12]
 801675c:	181b      	addge	r3, r3, r0
 801675e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8016762:	bfac      	ite	ge
 8016764:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016766:	81a3      	strhlt	r3, [r4, #12]
 8016768:	bd10      	pop	{r4, pc}

0801676a <__swrite>:
 801676a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801676e:	461f      	mov	r7, r3
 8016770:	898b      	ldrh	r3, [r1, #12]
 8016772:	05db      	lsls	r3, r3, #23
 8016774:	4605      	mov	r5, r0
 8016776:	460c      	mov	r4, r1
 8016778:	4616      	mov	r6, r2
 801677a:	d505      	bpl.n	8016788 <__swrite+0x1e>
 801677c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016780:	2302      	movs	r3, #2
 8016782:	2200      	movs	r2, #0
 8016784:	f000 f994 	bl	8016ab0 <_lseek_r>
 8016788:	89a3      	ldrh	r3, [r4, #12]
 801678a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801678e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016792:	81a3      	strh	r3, [r4, #12]
 8016794:	4632      	mov	r2, r6
 8016796:	463b      	mov	r3, r7
 8016798:	4628      	mov	r0, r5
 801679a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801679e:	f000 b9ab 	b.w	8016af8 <_write_r>

080167a2 <__sseek>:
 80167a2:	b510      	push	{r4, lr}
 80167a4:	460c      	mov	r4, r1
 80167a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80167aa:	f000 f981 	bl	8016ab0 <_lseek_r>
 80167ae:	1c43      	adds	r3, r0, #1
 80167b0:	89a3      	ldrh	r3, [r4, #12]
 80167b2:	bf15      	itete	ne
 80167b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80167b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80167ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80167be:	81a3      	strheq	r3, [r4, #12]
 80167c0:	bf18      	it	ne
 80167c2:	81a3      	strhne	r3, [r4, #12]
 80167c4:	bd10      	pop	{r4, pc}

080167c6 <__sclose>:
 80167c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80167ca:	f000 b903 	b.w	80169d4 <_close_r>

080167ce <_vsniprintf_r>:
 80167ce:	b530      	push	{r4, r5, lr}
 80167d0:	4614      	mov	r4, r2
 80167d2:	2c00      	cmp	r4, #0
 80167d4:	b09b      	sub	sp, #108	@ 0x6c
 80167d6:	4605      	mov	r5, r0
 80167d8:	461a      	mov	r2, r3
 80167da:	da05      	bge.n	80167e8 <_vsniprintf_r+0x1a>
 80167dc:	238b      	movs	r3, #139	@ 0x8b
 80167de:	6003      	str	r3, [r0, #0]
 80167e0:	f04f 30ff 	mov.w	r0, #4294967295
 80167e4:	b01b      	add	sp, #108	@ 0x6c
 80167e6:	bd30      	pop	{r4, r5, pc}
 80167e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80167ec:	f8ad 300c 	strh.w	r3, [sp, #12]
 80167f0:	f04f 0300 	mov.w	r3, #0
 80167f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80167f6:	bf14      	ite	ne
 80167f8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80167fc:	4623      	moveq	r3, r4
 80167fe:	9302      	str	r3, [sp, #8]
 8016800:	9305      	str	r3, [sp, #20]
 8016802:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016806:	9100      	str	r1, [sp, #0]
 8016808:	9104      	str	r1, [sp, #16]
 801680a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801680e:	4669      	mov	r1, sp
 8016810:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8016812:	f000 fb33 	bl	8016e7c <_svfiprintf_r>
 8016816:	1c43      	adds	r3, r0, #1
 8016818:	bfbc      	itt	lt
 801681a:	238b      	movlt	r3, #139	@ 0x8b
 801681c:	602b      	strlt	r3, [r5, #0]
 801681e:	2c00      	cmp	r4, #0
 8016820:	d0e0      	beq.n	80167e4 <_vsniprintf_r+0x16>
 8016822:	9b00      	ldr	r3, [sp, #0]
 8016824:	2200      	movs	r2, #0
 8016826:	701a      	strb	r2, [r3, #0]
 8016828:	e7dc      	b.n	80167e4 <_vsniprintf_r+0x16>
	...

0801682c <vsniprintf>:
 801682c:	b507      	push	{r0, r1, r2, lr}
 801682e:	9300      	str	r3, [sp, #0]
 8016830:	4613      	mov	r3, r2
 8016832:	460a      	mov	r2, r1
 8016834:	4601      	mov	r1, r0
 8016836:	4803      	ldr	r0, [pc, #12]	@ (8016844 <vsniprintf+0x18>)
 8016838:	6800      	ldr	r0, [r0, #0]
 801683a:	f7ff ffc8 	bl	80167ce <_vsniprintf_r>
 801683e:	b003      	add	sp, #12
 8016840:	f85d fb04 	ldr.w	pc, [sp], #4
 8016844:	20000040 	.word	0x20000040

08016848 <__swbuf_r>:
 8016848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801684a:	460e      	mov	r6, r1
 801684c:	4614      	mov	r4, r2
 801684e:	4605      	mov	r5, r0
 8016850:	b118      	cbz	r0, 801685a <__swbuf_r+0x12>
 8016852:	6a03      	ldr	r3, [r0, #32]
 8016854:	b90b      	cbnz	r3, 801685a <__swbuf_r+0x12>
 8016856:	f7ff fed1 	bl	80165fc <__sinit>
 801685a:	69a3      	ldr	r3, [r4, #24]
 801685c:	60a3      	str	r3, [r4, #8]
 801685e:	89a3      	ldrh	r3, [r4, #12]
 8016860:	071a      	lsls	r2, r3, #28
 8016862:	d501      	bpl.n	8016868 <__swbuf_r+0x20>
 8016864:	6923      	ldr	r3, [r4, #16]
 8016866:	b943      	cbnz	r3, 801687a <__swbuf_r+0x32>
 8016868:	4621      	mov	r1, r4
 801686a:	4628      	mov	r0, r5
 801686c:	f000 f82a 	bl	80168c4 <__swsetup_r>
 8016870:	b118      	cbz	r0, 801687a <__swbuf_r+0x32>
 8016872:	f04f 37ff 	mov.w	r7, #4294967295
 8016876:	4638      	mov	r0, r7
 8016878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801687a:	6823      	ldr	r3, [r4, #0]
 801687c:	6922      	ldr	r2, [r4, #16]
 801687e:	1a98      	subs	r0, r3, r2
 8016880:	6963      	ldr	r3, [r4, #20]
 8016882:	b2f6      	uxtb	r6, r6
 8016884:	4283      	cmp	r3, r0
 8016886:	4637      	mov	r7, r6
 8016888:	dc05      	bgt.n	8016896 <__swbuf_r+0x4e>
 801688a:	4621      	mov	r1, r4
 801688c:	4628      	mov	r0, r5
 801688e:	f000 ff43 	bl	8017718 <_fflush_r>
 8016892:	2800      	cmp	r0, #0
 8016894:	d1ed      	bne.n	8016872 <__swbuf_r+0x2a>
 8016896:	68a3      	ldr	r3, [r4, #8]
 8016898:	3b01      	subs	r3, #1
 801689a:	60a3      	str	r3, [r4, #8]
 801689c:	6823      	ldr	r3, [r4, #0]
 801689e:	1c5a      	adds	r2, r3, #1
 80168a0:	6022      	str	r2, [r4, #0]
 80168a2:	701e      	strb	r6, [r3, #0]
 80168a4:	6962      	ldr	r2, [r4, #20]
 80168a6:	1c43      	adds	r3, r0, #1
 80168a8:	429a      	cmp	r2, r3
 80168aa:	d004      	beq.n	80168b6 <__swbuf_r+0x6e>
 80168ac:	89a3      	ldrh	r3, [r4, #12]
 80168ae:	07db      	lsls	r3, r3, #31
 80168b0:	d5e1      	bpl.n	8016876 <__swbuf_r+0x2e>
 80168b2:	2e0a      	cmp	r6, #10
 80168b4:	d1df      	bne.n	8016876 <__swbuf_r+0x2e>
 80168b6:	4621      	mov	r1, r4
 80168b8:	4628      	mov	r0, r5
 80168ba:	f000 ff2d 	bl	8017718 <_fflush_r>
 80168be:	2800      	cmp	r0, #0
 80168c0:	d0d9      	beq.n	8016876 <__swbuf_r+0x2e>
 80168c2:	e7d6      	b.n	8016872 <__swbuf_r+0x2a>

080168c4 <__swsetup_r>:
 80168c4:	b538      	push	{r3, r4, r5, lr}
 80168c6:	4b29      	ldr	r3, [pc, #164]	@ (801696c <__swsetup_r+0xa8>)
 80168c8:	4605      	mov	r5, r0
 80168ca:	6818      	ldr	r0, [r3, #0]
 80168cc:	460c      	mov	r4, r1
 80168ce:	b118      	cbz	r0, 80168d8 <__swsetup_r+0x14>
 80168d0:	6a03      	ldr	r3, [r0, #32]
 80168d2:	b90b      	cbnz	r3, 80168d8 <__swsetup_r+0x14>
 80168d4:	f7ff fe92 	bl	80165fc <__sinit>
 80168d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80168dc:	0719      	lsls	r1, r3, #28
 80168de:	d422      	bmi.n	8016926 <__swsetup_r+0x62>
 80168e0:	06da      	lsls	r2, r3, #27
 80168e2:	d407      	bmi.n	80168f4 <__swsetup_r+0x30>
 80168e4:	2209      	movs	r2, #9
 80168e6:	602a      	str	r2, [r5, #0]
 80168e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80168ec:	81a3      	strh	r3, [r4, #12]
 80168ee:	f04f 30ff 	mov.w	r0, #4294967295
 80168f2:	e033      	b.n	801695c <__swsetup_r+0x98>
 80168f4:	0758      	lsls	r0, r3, #29
 80168f6:	d512      	bpl.n	801691e <__swsetup_r+0x5a>
 80168f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80168fa:	b141      	cbz	r1, 801690e <__swsetup_r+0x4a>
 80168fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016900:	4299      	cmp	r1, r3
 8016902:	d002      	beq.n	801690a <__swsetup_r+0x46>
 8016904:	4628      	mov	r0, r5
 8016906:	f000 f95d 	bl	8016bc4 <_free_r>
 801690a:	2300      	movs	r3, #0
 801690c:	6363      	str	r3, [r4, #52]	@ 0x34
 801690e:	89a3      	ldrh	r3, [r4, #12]
 8016910:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016914:	81a3      	strh	r3, [r4, #12]
 8016916:	2300      	movs	r3, #0
 8016918:	6063      	str	r3, [r4, #4]
 801691a:	6923      	ldr	r3, [r4, #16]
 801691c:	6023      	str	r3, [r4, #0]
 801691e:	89a3      	ldrh	r3, [r4, #12]
 8016920:	f043 0308 	orr.w	r3, r3, #8
 8016924:	81a3      	strh	r3, [r4, #12]
 8016926:	6923      	ldr	r3, [r4, #16]
 8016928:	b94b      	cbnz	r3, 801693e <__swsetup_r+0x7a>
 801692a:	89a3      	ldrh	r3, [r4, #12]
 801692c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016934:	d003      	beq.n	801693e <__swsetup_r+0x7a>
 8016936:	4621      	mov	r1, r4
 8016938:	4628      	mov	r0, r5
 801693a:	f000 ff4d 	bl	80177d8 <__smakebuf_r>
 801693e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016942:	f013 0201 	ands.w	r2, r3, #1
 8016946:	d00a      	beq.n	801695e <__swsetup_r+0x9a>
 8016948:	2200      	movs	r2, #0
 801694a:	60a2      	str	r2, [r4, #8]
 801694c:	6962      	ldr	r2, [r4, #20]
 801694e:	4252      	negs	r2, r2
 8016950:	61a2      	str	r2, [r4, #24]
 8016952:	6922      	ldr	r2, [r4, #16]
 8016954:	b942      	cbnz	r2, 8016968 <__swsetup_r+0xa4>
 8016956:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801695a:	d1c5      	bne.n	80168e8 <__swsetup_r+0x24>
 801695c:	bd38      	pop	{r3, r4, r5, pc}
 801695e:	0799      	lsls	r1, r3, #30
 8016960:	bf58      	it	pl
 8016962:	6962      	ldrpl	r2, [r4, #20]
 8016964:	60a2      	str	r2, [r4, #8]
 8016966:	e7f4      	b.n	8016952 <__swsetup_r+0x8e>
 8016968:	2000      	movs	r0, #0
 801696a:	e7f7      	b.n	801695c <__swsetup_r+0x98>
 801696c:	20000040 	.word	0x20000040

08016970 <memcmp>:
 8016970:	b510      	push	{r4, lr}
 8016972:	3901      	subs	r1, #1
 8016974:	4402      	add	r2, r0
 8016976:	4290      	cmp	r0, r2
 8016978:	d101      	bne.n	801697e <memcmp+0xe>
 801697a:	2000      	movs	r0, #0
 801697c:	e005      	b.n	801698a <memcmp+0x1a>
 801697e:	7803      	ldrb	r3, [r0, #0]
 8016980:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8016984:	42a3      	cmp	r3, r4
 8016986:	d001      	beq.n	801698c <memcmp+0x1c>
 8016988:	1b18      	subs	r0, r3, r4
 801698a:	bd10      	pop	{r4, pc}
 801698c:	3001      	adds	r0, #1
 801698e:	e7f2      	b.n	8016976 <memcmp+0x6>

08016990 <memmove>:
 8016990:	4288      	cmp	r0, r1
 8016992:	b510      	push	{r4, lr}
 8016994:	eb01 0402 	add.w	r4, r1, r2
 8016998:	d902      	bls.n	80169a0 <memmove+0x10>
 801699a:	4284      	cmp	r4, r0
 801699c:	4623      	mov	r3, r4
 801699e:	d807      	bhi.n	80169b0 <memmove+0x20>
 80169a0:	1e43      	subs	r3, r0, #1
 80169a2:	42a1      	cmp	r1, r4
 80169a4:	d008      	beq.n	80169b8 <memmove+0x28>
 80169a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80169aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80169ae:	e7f8      	b.n	80169a2 <memmove+0x12>
 80169b0:	4402      	add	r2, r0
 80169b2:	4601      	mov	r1, r0
 80169b4:	428a      	cmp	r2, r1
 80169b6:	d100      	bne.n	80169ba <memmove+0x2a>
 80169b8:	bd10      	pop	{r4, pc}
 80169ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80169be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80169c2:	e7f7      	b.n	80169b4 <memmove+0x24>

080169c4 <memset>:
 80169c4:	4402      	add	r2, r0
 80169c6:	4603      	mov	r3, r0
 80169c8:	4293      	cmp	r3, r2
 80169ca:	d100      	bne.n	80169ce <memset+0xa>
 80169cc:	4770      	bx	lr
 80169ce:	f803 1b01 	strb.w	r1, [r3], #1
 80169d2:	e7f9      	b.n	80169c8 <memset+0x4>

080169d4 <_close_r>:
 80169d4:	b538      	push	{r3, r4, r5, lr}
 80169d6:	4d06      	ldr	r5, [pc, #24]	@ (80169f0 <_close_r+0x1c>)
 80169d8:	2300      	movs	r3, #0
 80169da:	4604      	mov	r4, r0
 80169dc:	4608      	mov	r0, r1
 80169de:	602b      	str	r3, [r5, #0]
 80169e0:	f7eb fa08 	bl	8001df4 <_close>
 80169e4:	1c43      	adds	r3, r0, #1
 80169e6:	d102      	bne.n	80169ee <_close_r+0x1a>
 80169e8:	682b      	ldr	r3, [r5, #0]
 80169ea:	b103      	cbz	r3, 80169ee <_close_r+0x1a>
 80169ec:	6023      	str	r3, [r4, #0]
 80169ee:	bd38      	pop	{r3, r4, r5, pc}
 80169f0:	20013ca4 	.word	0x20013ca4

080169f4 <_reclaim_reent>:
 80169f4:	4b2d      	ldr	r3, [pc, #180]	@ (8016aac <_reclaim_reent+0xb8>)
 80169f6:	681b      	ldr	r3, [r3, #0]
 80169f8:	4283      	cmp	r3, r0
 80169fa:	b570      	push	{r4, r5, r6, lr}
 80169fc:	4604      	mov	r4, r0
 80169fe:	d053      	beq.n	8016aa8 <_reclaim_reent+0xb4>
 8016a00:	69c3      	ldr	r3, [r0, #28]
 8016a02:	b31b      	cbz	r3, 8016a4c <_reclaim_reent+0x58>
 8016a04:	68db      	ldr	r3, [r3, #12]
 8016a06:	b163      	cbz	r3, 8016a22 <_reclaim_reent+0x2e>
 8016a08:	2500      	movs	r5, #0
 8016a0a:	69e3      	ldr	r3, [r4, #28]
 8016a0c:	68db      	ldr	r3, [r3, #12]
 8016a0e:	5959      	ldr	r1, [r3, r5]
 8016a10:	b9b1      	cbnz	r1, 8016a40 <_reclaim_reent+0x4c>
 8016a12:	3504      	adds	r5, #4
 8016a14:	2d80      	cmp	r5, #128	@ 0x80
 8016a16:	d1f8      	bne.n	8016a0a <_reclaim_reent+0x16>
 8016a18:	69e3      	ldr	r3, [r4, #28]
 8016a1a:	4620      	mov	r0, r4
 8016a1c:	68d9      	ldr	r1, [r3, #12]
 8016a1e:	f000 f8d1 	bl	8016bc4 <_free_r>
 8016a22:	69e3      	ldr	r3, [r4, #28]
 8016a24:	6819      	ldr	r1, [r3, #0]
 8016a26:	b111      	cbz	r1, 8016a2e <_reclaim_reent+0x3a>
 8016a28:	4620      	mov	r0, r4
 8016a2a:	f000 f8cb 	bl	8016bc4 <_free_r>
 8016a2e:	69e3      	ldr	r3, [r4, #28]
 8016a30:	689d      	ldr	r5, [r3, #8]
 8016a32:	b15d      	cbz	r5, 8016a4c <_reclaim_reent+0x58>
 8016a34:	4629      	mov	r1, r5
 8016a36:	4620      	mov	r0, r4
 8016a38:	682d      	ldr	r5, [r5, #0]
 8016a3a:	f000 f8c3 	bl	8016bc4 <_free_r>
 8016a3e:	e7f8      	b.n	8016a32 <_reclaim_reent+0x3e>
 8016a40:	680e      	ldr	r6, [r1, #0]
 8016a42:	4620      	mov	r0, r4
 8016a44:	f000 f8be 	bl	8016bc4 <_free_r>
 8016a48:	4631      	mov	r1, r6
 8016a4a:	e7e1      	b.n	8016a10 <_reclaim_reent+0x1c>
 8016a4c:	6961      	ldr	r1, [r4, #20]
 8016a4e:	b111      	cbz	r1, 8016a56 <_reclaim_reent+0x62>
 8016a50:	4620      	mov	r0, r4
 8016a52:	f000 f8b7 	bl	8016bc4 <_free_r>
 8016a56:	69e1      	ldr	r1, [r4, #28]
 8016a58:	b111      	cbz	r1, 8016a60 <_reclaim_reent+0x6c>
 8016a5a:	4620      	mov	r0, r4
 8016a5c:	f000 f8b2 	bl	8016bc4 <_free_r>
 8016a60:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8016a62:	b111      	cbz	r1, 8016a6a <_reclaim_reent+0x76>
 8016a64:	4620      	mov	r0, r4
 8016a66:	f000 f8ad 	bl	8016bc4 <_free_r>
 8016a6a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016a6c:	b111      	cbz	r1, 8016a74 <_reclaim_reent+0x80>
 8016a6e:	4620      	mov	r0, r4
 8016a70:	f000 f8a8 	bl	8016bc4 <_free_r>
 8016a74:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8016a76:	b111      	cbz	r1, 8016a7e <_reclaim_reent+0x8a>
 8016a78:	4620      	mov	r0, r4
 8016a7a:	f000 f8a3 	bl	8016bc4 <_free_r>
 8016a7e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8016a80:	b111      	cbz	r1, 8016a88 <_reclaim_reent+0x94>
 8016a82:	4620      	mov	r0, r4
 8016a84:	f000 f89e 	bl	8016bc4 <_free_r>
 8016a88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8016a8a:	b111      	cbz	r1, 8016a92 <_reclaim_reent+0x9e>
 8016a8c:	4620      	mov	r0, r4
 8016a8e:	f000 f899 	bl	8016bc4 <_free_r>
 8016a92:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8016a94:	b111      	cbz	r1, 8016a9c <_reclaim_reent+0xa8>
 8016a96:	4620      	mov	r0, r4
 8016a98:	f000 f894 	bl	8016bc4 <_free_r>
 8016a9c:	6a23      	ldr	r3, [r4, #32]
 8016a9e:	b11b      	cbz	r3, 8016aa8 <_reclaim_reent+0xb4>
 8016aa0:	4620      	mov	r0, r4
 8016aa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016aa6:	4718      	bx	r3
 8016aa8:	bd70      	pop	{r4, r5, r6, pc}
 8016aaa:	bf00      	nop
 8016aac:	20000040 	.word	0x20000040

08016ab0 <_lseek_r>:
 8016ab0:	b538      	push	{r3, r4, r5, lr}
 8016ab2:	4d07      	ldr	r5, [pc, #28]	@ (8016ad0 <_lseek_r+0x20>)
 8016ab4:	4604      	mov	r4, r0
 8016ab6:	4608      	mov	r0, r1
 8016ab8:	4611      	mov	r1, r2
 8016aba:	2200      	movs	r2, #0
 8016abc:	602a      	str	r2, [r5, #0]
 8016abe:	461a      	mov	r2, r3
 8016ac0:	f7eb f9bf 	bl	8001e42 <_lseek>
 8016ac4:	1c43      	adds	r3, r0, #1
 8016ac6:	d102      	bne.n	8016ace <_lseek_r+0x1e>
 8016ac8:	682b      	ldr	r3, [r5, #0]
 8016aca:	b103      	cbz	r3, 8016ace <_lseek_r+0x1e>
 8016acc:	6023      	str	r3, [r4, #0]
 8016ace:	bd38      	pop	{r3, r4, r5, pc}
 8016ad0:	20013ca4 	.word	0x20013ca4

08016ad4 <_read_r>:
 8016ad4:	b538      	push	{r3, r4, r5, lr}
 8016ad6:	4d07      	ldr	r5, [pc, #28]	@ (8016af4 <_read_r+0x20>)
 8016ad8:	4604      	mov	r4, r0
 8016ada:	4608      	mov	r0, r1
 8016adc:	4611      	mov	r1, r2
 8016ade:	2200      	movs	r2, #0
 8016ae0:	602a      	str	r2, [r5, #0]
 8016ae2:	461a      	mov	r2, r3
 8016ae4:	f7eb f94d 	bl	8001d82 <_read>
 8016ae8:	1c43      	adds	r3, r0, #1
 8016aea:	d102      	bne.n	8016af2 <_read_r+0x1e>
 8016aec:	682b      	ldr	r3, [r5, #0]
 8016aee:	b103      	cbz	r3, 8016af2 <_read_r+0x1e>
 8016af0:	6023      	str	r3, [r4, #0]
 8016af2:	bd38      	pop	{r3, r4, r5, pc}
 8016af4:	20013ca4 	.word	0x20013ca4

08016af8 <_write_r>:
 8016af8:	b538      	push	{r3, r4, r5, lr}
 8016afa:	4d07      	ldr	r5, [pc, #28]	@ (8016b18 <_write_r+0x20>)
 8016afc:	4604      	mov	r4, r0
 8016afe:	4608      	mov	r0, r1
 8016b00:	4611      	mov	r1, r2
 8016b02:	2200      	movs	r2, #0
 8016b04:	602a      	str	r2, [r5, #0]
 8016b06:	461a      	mov	r2, r3
 8016b08:	f7eb f958 	bl	8001dbc <_write>
 8016b0c:	1c43      	adds	r3, r0, #1
 8016b0e:	d102      	bne.n	8016b16 <_write_r+0x1e>
 8016b10:	682b      	ldr	r3, [r5, #0]
 8016b12:	b103      	cbz	r3, 8016b16 <_write_r+0x1e>
 8016b14:	6023      	str	r3, [r4, #0]
 8016b16:	bd38      	pop	{r3, r4, r5, pc}
 8016b18:	20013ca4 	.word	0x20013ca4

08016b1c <__libc_init_array>:
 8016b1c:	b570      	push	{r4, r5, r6, lr}
 8016b1e:	4d0d      	ldr	r5, [pc, #52]	@ (8016b54 <__libc_init_array+0x38>)
 8016b20:	4c0d      	ldr	r4, [pc, #52]	@ (8016b58 <__libc_init_array+0x3c>)
 8016b22:	1b64      	subs	r4, r4, r5
 8016b24:	10a4      	asrs	r4, r4, #2
 8016b26:	2600      	movs	r6, #0
 8016b28:	42a6      	cmp	r6, r4
 8016b2a:	d109      	bne.n	8016b40 <__libc_init_array+0x24>
 8016b2c:	4d0b      	ldr	r5, [pc, #44]	@ (8016b5c <__libc_init_array+0x40>)
 8016b2e:	4c0c      	ldr	r4, [pc, #48]	@ (8016b60 <__libc_init_array+0x44>)
 8016b30:	f000 ff42 	bl	80179b8 <_init>
 8016b34:	1b64      	subs	r4, r4, r5
 8016b36:	10a4      	asrs	r4, r4, #2
 8016b38:	2600      	movs	r6, #0
 8016b3a:	42a6      	cmp	r6, r4
 8016b3c:	d105      	bne.n	8016b4a <__libc_init_array+0x2e>
 8016b3e:	bd70      	pop	{r4, r5, r6, pc}
 8016b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8016b44:	4798      	blx	r3
 8016b46:	3601      	adds	r6, #1
 8016b48:	e7ee      	b.n	8016b28 <__libc_init_array+0xc>
 8016b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8016b4e:	4798      	blx	r3
 8016b50:	3601      	adds	r6, #1
 8016b52:	e7f2      	b.n	8016b3a <__libc_init_array+0x1e>
 8016b54:	0801aed4 	.word	0x0801aed4
 8016b58:	0801aed4 	.word	0x0801aed4
 8016b5c:	0801aed4 	.word	0x0801aed4
 8016b60:	0801aed8 	.word	0x0801aed8

08016b64 <__retarget_lock_init_recursive>:
 8016b64:	4770      	bx	lr

08016b66 <__retarget_lock_acquire_recursive>:
 8016b66:	4770      	bx	lr

08016b68 <__retarget_lock_release_recursive>:
 8016b68:	4770      	bx	lr

08016b6a <memcpy>:
 8016b6a:	440a      	add	r2, r1
 8016b6c:	4291      	cmp	r1, r2
 8016b6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8016b72:	d100      	bne.n	8016b76 <memcpy+0xc>
 8016b74:	4770      	bx	lr
 8016b76:	b510      	push	{r4, lr}
 8016b78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016b7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016b80:	4291      	cmp	r1, r2
 8016b82:	d1f9      	bne.n	8016b78 <memcpy+0xe>
 8016b84:	bd10      	pop	{r4, pc}
	...

08016b88 <__assert_func>:
 8016b88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016b8a:	4614      	mov	r4, r2
 8016b8c:	461a      	mov	r2, r3
 8016b8e:	4b09      	ldr	r3, [pc, #36]	@ (8016bb4 <__assert_func+0x2c>)
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	4605      	mov	r5, r0
 8016b94:	68d8      	ldr	r0, [r3, #12]
 8016b96:	b14c      	cbz	r4, 8016bac <__assert_func+0x24>
 8016b98:	4b07      	ldr	r3, [pc, #28]	@ (8016bb8 <__assert_func+0x30>)
 8016b9a:	9100      	str	r1, [sp, #0]
 8016b9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016ba0:	4906      	ldr	r1, [pc, #24]	@ (8016bbc <__assert_func+0x34>)
 8016ba2:	462b      	mov	r3, r5
 8016ba4:	f000 fde0 	bl	8017768 <fiprintf>
 8016ba8:	f000 fe84 	bl	80178b4 <abort>
 8016bac:	4b04      	ldr	r3, [pc, #16]	@ (8016bc0 <__assert_func+0x38>)
 8016bae:	461c      	mov	r4, r3
 8016bb0:	e7f3      	b.n	8016b9a <__assert_func+0x12>
 8016bb2:	bf00      	nop
 8016bb4:	20000040 	.word	0x20000040
 8016bb8:	0801ae5b 	.word	0x0801ae5b
 8016bbc:	0801ae68 	.word	0x0801ae68
 8016bc0:	0801ae96 	.word	0x0801ae96

08016bc4 <_free_r>:
 8016bc4:	b538      	push	{r3, r4, r5, lr}
 8016bc6:	4605      	mov	r5, r0
 8016bc8:	2900      	cmp	r1, #0
 8016bca:	d041      	beq.n	8016c50 <_free_r+0x8c>
 8016bcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016bd0:	1f0c      	subs	r4, r1, #4
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	bfb8      	it	lt
 8016bd6:	18e4      	addlt	r4, r4, r3
 8016bd8:	f000 f8e8 	bl	8016dac <__malloc_lock>
 8016bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8016c54 <_free_r+0x90>)
 8016bde:	6813      	ldr	r3, [r2, #0]
 8016be0:	b933      	cbnz	r3, 8016bf0 <_free_r+0x2c>
 8016be2:	6063      	str	r3, [r4, #4]
 8016be4:	6014      	str	r4, [r2, #0]
 8016be6:	4628      	mov	r0, r5
 8016be8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016bec:	f000 b8e4 	b.w	8016db8 <__malloc_unlock>
 8016bf0:	42a3      	cmp	r3, r4
 8016bf2:	d908      	bls.n	8016c06 <_free_r+0x42>
 8016bf4:	6820      	ldr	r0, [r4, #0]
 8016bf6:	1821      	adds	r1, r4, r0
 8016bf8:	428b      	cmp	r3, r1
 8016bfa:	bf01      	itttt	eq
 8016bfc:	6819      	ldreq	r1, [r3, #0]
 8016bfe:	685b      	ldreq	r3, [r3, #4]
 8016c00:	1809      	addeq	r1, r1, r0
 8016c02:	6021      	streq	r1, [r4, #0]
 8016c04:	e7ed      	b.n	8016be2 <_free_r+0x1e>
 8016c06:	461a      	mov	r2, r3
 8016c08:	685b      	ldr	r3, [r3, #4]
 8016c0a:	b10b      	cbz	r3, 8016c10 <_free_r+0x4c>
 8016c0c:	42a3      	cmp	r3, r4
 8016c0e:	d9fa      	bls.n	8016c06 <_free_r+0x42>
 8016c10:	6811      	ldr	r1, [r2, #0]
 8016c12:	1850      	adds	r0, r2, r1
 8016c14:	42a0      	cmp	r0, r4
 8016c16:	d10b      	bne.n	8016c30 <_free_r+0x6c>
 8016c18:	6820      	ldr	r0, [r4, #0]
 8016c1a:	4401      	add	r1, r0
 8016c1c:	1850      	adds	r0, r2, r1
 8016c1e:	4283      	cmp	r3, r0
 8016c20:	6011      	str	r1, [r2, #0]
 8016c22:	d1e0      	bne.n	8016be6 <_free_r+0x22>
 8016c24:	6818      	ldr	r0, [r3, #0]
 8016c26:	685b      	ldr	r3, [r3, #4]
 8016c28:	6053      	str	r3, [r2, #4]
 8016c2a:	4408      	add	r0, r1
 8016c2c:	6010      	str	r0, [r2, #0]
 8016c2e:	e7da      	b.n	8016be6 <_free_r+0x22>
 8016c30:	d902      	bls.n	8016c38 <_free_r+0x74>
 8016c32:	230c      	movs	r3, #12
 8016c34:	602b      	str	r3, [r5, #0]
 8016c36:	e7d6      	b.n	8016be6 <_free_r+0x22>
 8016c38:	6820      	ldr	r0, [r4, #0]
 8016c3a:	1821      	adds	r1, r4, r0
 8016c3c:	428b      	cmp	r3, r1
 8016c3e:	bf04      	itt	eq
 8016c40:	6819      	ldreq	r1, [r3, #0]
 8016c42:	685b      	ldreq	r3, [r3, #4]
 8016c44:	6063      	str	r3, [r4, #4]
 8016c46:	bf04      	itt	eq
 8016c48:	1809      	addeq	r1, r1, r0
 8016c4a:	6021      	streq	r1, [r4, #0]
 8016c4c:	6054      	str	r4, [r2, #4]
 8016c4e:	e7ca      	b.n	8016be6 <_free_r+0x22>
 8016c50:	bd38      	pop	{r3, r4, r5, pc}
 8016c52:	bf00      	nop
 8016c54:	20013cb0 	.word	0x20013cb0

08016c58 <malloc>:
 8016c58:	4b02      	ldr	r3, [pc, #8]	@ (8016c64 <malloc+0xc>)
 8016c5a:	4601      	mov	r1, r0
 8016c5c:	6818      	ldr	r0, [r3, #0]
 8016c5e:	f000 b825 	b.w	8016cac <_malloc_r>
 8016c62:	bf00      	nop
 8016c64:	20000040 	.word	0x20000040

08016c68 <sbrk_aligned>:
 8016c68:	b570      	push	{r4, r5, r6, lr}
 8016c6a:	4e0f      	ldr	r6, [pc, #60]	@ (8016ca8 <sbrk_aligned+0x40>)
 8016c6c:	460c      	mov	r4, r1
 8016c6e:	6831      	ldr	r1, [r6, #0]
 8016c70:	4605      	mov	r5, r0
 8016c72:	b911      	cbnz	r1, 8016c7a <sbrk_aligned+0x12>
 8016c74:	f000 fe0e 	bl	8017894 <_sbrk_r>
 8016c78:	6030      	str	r0, [r6, #0]
 8016c7a:	4621      	mov	r1, r4
 8016c7c:	4628      	mov	r0, r5
 8016c7e:	f000 fe09 	bl	8017894 <_sbrk_r>
 8016c82:	1c43      	adds	r3, r0, #1
 8016c84:	d103      	bne.n	8016c8e <sbrk_aligned+0x26>
 8016c86:	f04f 34ff 	mov.w	r4, #4294967295
 8016c8a:	4620      	mov	r0, r4
 8016c8c:	bd70      	pop	{r4, r5, r6, pc}
 8016c8e:	1cc4      	adds	r4, r0, #3
 8016c90:	f024 0403 	bic.w	r4, r4, #3
 8016c94:	42a0      	cmp	r0, r4
 8016c96:	d0f8      	beq.n	8016c8a <sbrk_aligned+0x22>
 8016c98:	1a21      	subs	r1, r4, r0
 8016c9a:	4628      	mov	r0, r5
 8016c9c:	f000 fdfa 	bl	8017894 <_sbrk_r>
 8016ca0:	3001      	adds	r0, #1
 8016ca2:	d1f2      	bne.n	8016c8a <sbrk_aligned+0x22>
 8016ca4:	e7ef      	b.n	8016c86 <sbrk_aligned+0x1e>
 8016ca6:	bf00      	nop
 8016ca8:	20013cac 	.word	0x20013cac

08016cac <_malloc_r>:
 8016cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016cb0:	1ccd      	adds	r5, r1, #3
 8016cb2:	f025 0503 	bic.w	r5, r5, #3
 8016cb6:	3508      	adds	r5, #8
 8016cb8:	2d0c      	cmp	r5, #12
 8016cba:	bf38      	it	cc
 8016cbc:	250c      	movcc	r5, #12
 8016cbe:	2d00      	cmp	r5, #0
 8016cc0:	4606      	mov	r6, r0
 8016cc2:	db01      	blt.n	8016cc8 <_malloc_r+0x1c>
 8016cc4:	42a9      	cmp	r1, r5
 8016cc6:	d904      	bls.n	8016cd2 <_malloc_r+0x26>
 8016cc8:	230c      	movs	r3, #12
 8016cca:	6033      	str	r3, [r6, #0]
 8016ccc:	2000      	movs	r0, #0
 8016cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016cd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016da8 <_malloc_r+0xfc>
 8016cd6:	f000 f869 	bl	8016dac <__malloc_lock>
 8016cda:	f8d8 3000 	ldr.w	r3, [r8]
 8016cde:	461c      	mov	r4, r3
 8016ce0:	bb44      	cbnz	r4, 8016d34 <_malloc_r+0x88>
 8016ce2:	4629      	mov	r1, r5
 8016ce4:	4630      	mov	r0, r6
 8016ce6:	f7ff ffbf 	bl	8016c68 <sbrk_aligned>
 8016cea:	1c43      	adds	r3, r0, #1
 8016cec:	4604      	mov	r4, r0
 8016cee:	d158      	bne.n	8016da2 <_malloc_r+0xf6>
 8016cf0:	f8d8 4000 	ldr.w	r4, [r8]
 8016cf4:	4627      	mov	r7, r4
 8016cf6:	2f00      	cmp	r7, #0
 8016cf8:	d143      	bne.n	8016d82 <_malloc_r+0xd6>
 8016cfa:	2c00      	cmp	r4, #0
 8016cfc:	d04b      	beq.n	8016d96 <_malloc_r+0xea>
 8016cfe:	6823      	ldr	r3, [r4, #0]
 8016d00:	4639      	mov	r1, r7
 8016d02:	4630      	mov	r0, r6
 8016d04:	eb04 0903 	add.w	r9, r4, r3
 8016d08:	f000 fdc4 	bl	8017894 <_sbrk_r>
 8016d0c:	4581      	cmp	r9, r0
 8016d0e:	d142      	bne.n	8016d96 <_malloc_r+0xea>
 8016d10:	6821      	ldr	r1, [r4, #0]
 8016d12:	1a6d      	subs	r5, r5, r1
 8016d14:	4629      	mov	r1, r5
 8016d16:	4630      	mov	r0, r6
 8016d18:	f7ff ffa6 	bl	8016c68 <sbrk_aligned>
 8016d1c:	3001      	adds	r0, #1
 8016d1e:	d03a      	beq.n	8016d96 <_malloc_r+0xea>
 8016d20:	6823      	ldr	r3, [r4, #0]
 8016d22:	442b      	add	r3, r5
 8016d24:	6023      	str	r3, [r4, #0]
 8016d26:	f8d8 3000 	ldr.w	r3, [r8]
 8016d2a:	685a      	ldr	r2, [r3, #4]
 8016d2c:	bb62      	cbnz	r2, 8016d88 <_malloc_r+0xdc>
 8016d2e:	f8c8 7000 	str.w	r7, [r8]
 8016d32:	e00f      	b.n	8016d54 <_malloc_r+0xa8>
 8016d34:	6822      	ldr	r2, [r4, #0]
 8016d36:	1b52      	subs	r2, r2, r5
 8016d38:	d420      	bmi.n	8016d7c <_malloc_r+0xd0>
 8016d3a:	2a0b      	cmp	r2, #11
 8016d3c:	d917      	bls.n	8016d6e <_malloc_r+0xc2>
 8016d3e:	1961      	adds	r1, r4, r5
 8016d40:	42a3      	cmp	r3, r4
 8016d42:	6025      	str	r5, [r4, #0]
 8016d44:	bf18      	it	ne
 8016d46:	6059      	strne	r1, [r3, #4]
 8016d48:	6863      	ldr	r3, [r4, #4]
 8016d4a:	bf08      	it	eq
 8016d4c:	f8c8 1000 	streq.w	r1, [r8]
 8016d50:	5162      	str	r2, [r4, r5]
 8016d52:	604b      	str	r3, [r1, #4]
 8016d54:	4630      	mov	r0, r6
 8016d56:	f000 f82f 	bl	8016db8 <__malloc_unlock>
 8016d5a:	f104 000b 	add.w	r0, r4, #11
 8016d5e:	1d23      	adds	r3, r4, #4
 8016d60:	f020 0007 	bic.w	r0, r0, #7
 8016d64:	1ac2      	subs	r2, r0, r3
 8016d66:	bf1c      	itt	ne
 8016d68:	1a1b      	subne	r3, r3, r0
 8016d6a:	50a3      	strne	r3, [r4, r2]
 8016d6c:	e7af      	b.n	8016cce <_malloc_r+0x22>
 8016d6e:	6862      	ldr	r2, [r4, #4]
 8016d70:	42a3      	cmp	r3, r4
 8016d72:	bf0c      	ite	eq
 8016d74:	f8c8 2000 	streq.w	r2, [r8]
 8016d78:	605a      	strne	r2, [r3, #4]
 8016d7a:	e7eb      	b.n	8016d54 <_malloc_r+0xa8>
 8016d7c:	4623      	mov	r3, r4
 8016d7e:	6864      	ldr	r4, [r4, #4]
 8016d80:	e7ae      	b.n	8016ce0 <_malloc_r+0x34>
 8016d82:	463c      	mov	r4, r7
 8016d84:	687f      	ldr	r7, [r7, #4]
 8016d86:	e7b6      	b.n	8016cf6 <_malloc_r+0x4a>
 8016d88:	461a      	mov	r2, r3
 8016d8a:	685b      	ldr	r3, [r3, #4]
 8016d8c:	42a3      	cmp	r3, r4
 8016d8e:	d1fb      	bne.n	8016d88 <_malloc_r+0xdc>
 8016d90:	2300      	movs	r3, #0
 8016d92:	6053      	str	r3, [r2, #4]
 8016d94:	e7de      	b.n	8016d54 <_malloc_r+0xa8>
 8016d96:	230c      	movs	r3, #12
 8016d98:	6033      	str	r3, [r6, #0]
 8016d9a:	4630      	mov	r0, r6
 8016d9c:	f000 f80c 	bl	8016db8 <__malloc_unlock>
 8016da0:	e794      	b.n	8016ccc <_malloc_r+0x20>
 8016da2:	6005      	str	r5, [r0, #0]
 8016da4:	e7d6      	b.n	8016d54 <_malloc_r+0xa8>
 8016da6:	bf00      	nop
 8016da8:	20013cb0 	.word	0x20013cb0

08016dac <__malloc_lock>:
 8016dac:	4801      	ldr	r0, [pc, #4]	@ (8016db4 <__malloc_lock+0x8>)
 8016dae:	f7ff beda 	b.w	8016b66 <__retarget_lock_acquire_recursive>
 8016db2:	bf00      	nop
 8016db4:	20013ca8 	.word	0x20013ca8

08016db8 <__malloc_unlock>:
 8016db8:	4801      	ldr	r0, [pc, #4]	@ (8016dc0 <__malloc_unlock+0x8>)
 8016dba:	f7ff bed5 	b.w	8016b68 <__retarget_lock_release_recursive>
 8016dbe:	bf00      	nop
 8016dc0:	20013ca8 	.word	0x20013ca8

08016dc4 <__ssputs_r>:
 8016dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016dc8:	688e      	ldr	r6, [r1, #8]
 8016dca:	461f      	mov	r7, r3
 8016dcc:	42be      	cmp	r6, r7
 8016dce:	680b      	ldr	r3, [r1, #0]
 8016dd0:	4682      	mov	sl, r0
 8016dd2:	460c      	mov	r4, r1
 8016dd4:	4690      	mov	r8, r2
 8016dd6:	d82d      	bhi.n	8016e34 <__ssputs_r+0x70>
 8016dd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016ddc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016de0:	d026      	beq.n	8016e30 <__ssputs_r+0x6c>
 8016de2:	6965      	ldr	r5, [r4, #20]
 8016de4:	6909      	ldr	r1, [r1, #16]
 8016de6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016dea:	eba3 0901 	sub.w	r9, r3, r1
 8016dee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016df2:	1c7b      	adds	r3, r7, #1
 8016df4:	444b      	add	r3, r9
 8016df6:	106d      	asrs	r5, r5, #1
 8016df8:	429d      	cmp	r5, r3
 8016dfa:	bf38      	it	cc
 8016dfc:	461d      	movcc	r5, r3
 8016dfe:	0553      	lsls	r3, r2, #21
 8016e00:	d527      	bpl.n	8016e52 <__ssputs_r+0x8e>
 8016e02:	4629      	mov	r1, r5
 8016e04:	f7ff ff52 	bl	8016cac <_malloc_r>
 8016e08:	4606      	mov	r6, r0
 8016e0a:	b360      	cbz	r0, 8016e66 <__ssputs_r+0xa2>
 8016e0c:	6921      	ldr	r1, [r4, #16]
 8016e0e:	464a      	mov	r2, r9
 8016e10:	f7ff feab 	bl	8016b6a <memcpy>
 8016e14:	89a3      	ldrh	r3, [r4, #12]
 8016e16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016e1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016e1e:	81a3      	strh	r3, [r4, #12]
 8016e20:	6126      	str	r6, [r4, #16]
 8016e22:	6165      	str	r5, [r4, #20]
 8016e24:	444e      	add	r6, r9
 8016e26:	eba5 0509 	sub.w	r5, r5, r9
 8016e2a:	6026      	str	r6, [r4, #0]
 8016e2c:	60a5      	str	r5, [r4, #8]
 8016e2e:	463e      	mov	r6, r7
 8016e30:	42be      	cmp	r6, r7
 8016e32:	d900      	bls.n	8016e36 <__ssputs_r+0x72>
 8016e34:	463e      	mov	r6, r7
 8016e36:	6820      	ldr	r0, [r4, #0]
 8016e38:	4632      	mov	r2, r6
 8016e3a:	4641      	mov	r1, r8
 8016e3c:	f7ff fda8 	bl	8016990 <memmove>
 8016e40:	68a3      	ldr	r3, [r4, #8]
 8016e42:	1b9b      	subs	r3, r3, r6
 8016e44:	60a3      	str	r3, [r4, #8]
 8016e46:	6823      	ldr	r3, [r4, #0]
 8016e48:	4433      	add	r3, r6
 8016e4a:	6023      	str	r3, [r4, #0]
 8016e4c:	2000      	movs	r0, #0
 8016e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e52:	462a      	mov	r2, r5
 8016e54:	f000 fd35 	bl	80178c2 <_realloc_r>
 8016e58:	4606      	mov	r6, r0
 8016e5a:	2800      	cmp	r0, #0
 8016e5c:	d1e0      	bne.n	8016e20 <__ssputs_r+0x5c>
 8016e5e:	6921      	ldr	r1, [r4, #16]
 8016e60:	4650      	mov	r0, sl
 8016e62:	f7ff feaf 	bl	8016bc4 <_free_r>
 8016e66:	230c      	movs	r3, #12
 8016e68:	f8ca 3000 	str.w	r3, [sl]
 8016e6c:	89a3      	ldrh	r3, [r4, #12]
 8016e6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016e72:	81a3      	strh	r3, [r4, #12]
 8016e74:	f04f 30ff 	mov.w	r0, #4294967295
 8016e78:	e7e9      	b.n	8016e4e <__ssputs_r+0x8a>
	...

08016e7c <_svfiprintf_r>:
 8016e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e80:	4698      	mov	r8, r3
 8016e82:	898b      	ldrh	r3, [r1, #12]
 8016e84:	061b      	lsls	r3, r3, #24
 8016e86:	b09d      	sub	sp, #116	@ 0x74
 8016e88:	4607      	mov	r7, r0
 8016e8a:	460d      	mov	r5, r1
 8016e8c:	4614      	mov	r4, r2
 8016e8e:	d510      	bpl.n	8016eb2 <_svfiprintf_r+0x36>
 8016e90:	690b      	ldr	r3, [r1, #16]
 8016e92:	b973      	cbnz	r3, 8016eb2 <_svfiprintf_r+0x36>
 8016e94:	2140      	movs	r1, #64	@ 0x40
 8016e96:	f7ff ff09 	bl	8016cac <_malloc_r>
 8016e9a:	6028      	str	r0, [r5, #0]
 8016e9c:	6128      	str	r0, [r5, #16]
 8016e9e:	b930      	cbnz	r0, 8016eae <_svfiprintf_r+0x32>
 8016ea0:	230c      	movs	r3, #12
 8016ea2:	603b      	str	r3, [r7, #0]
 8016ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8016ea8:	b01d      	add	sp, #116	@ 0x74
 8016eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016eae:	2340      	movs	r3, #64	@ 0x40
 8016eb0:	616b      	str	r3, [r5, #20]
 8016eb2:	2300      	movs	r3, #0
 8016eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8016eb6:	2320      	movs	r3, #32
 8016eb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016ebc:	f8cd 800c 	str.w	r8, [sp, #12]
 8016ec0:	2330      	movs	r3, #48	@ 0x30
 8016ec2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017060 <_svfiprintf_r+0x1e4>
 8016ec6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016eca:	f04f 0901 	mov.w	r9, #1
 8016ece:	4623      	mov	r3, r4
 8016ed0:	469a      	mov	sl, r3
 8016ed2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016ed6:	b10a      	cbz	r2, 8016edc <_svfiprintf_r+0x60>
 8016ed8:	2a25      	cmp	r2, #37	@ 0x25
 8016eda:	d1f9      	bne.n	8016ed0 <_svfiprintf_r+0x54>
 8016edc:	ebba 0b04 	subs.w	fp, sl, r4
 8016ee0:	d00b      	beq.n	8016efa <_svfiprintf_r+0x7e>
 8016ee2:	465b      	mov	r3, fp
 8016ee4:	4622      	mov	r2, r4
 8016ee6:	4629      	mov	r1, r5
 8016ee8:	4638      	mov	r0, r7
 8016eea:	f7ff ff6b 	bl	8016dc4 <__ssputs_r>
 8016eee:	3001      	adds	r0, #1
 8016ef0:	f000 80a7 	beq.w	8017042 <_svfiprintf_r+0x1c6>
 8016ef4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016ef6:	445a      	add	r2, fp
 8016ef8:	9209      	str	r2, [sp, #36]	@ 0x24
 8016efa:	f89a 3000 	ldrb.w	r3, [sl]
 8016efe:	2b00      	cmp	r3, #0
 8016f00:	f000 809f 	beq.w	8017042 <_svfiprintf_r+0x1c6>
 8016f04:	2300      	movs	r3, #0
 8016f06:	f04f 32ff 	mov.w	r2, #4294967295
 8016f0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016f0e:	f10a 0a01 	add.w	sl, sl, #1
 8016f12:	9304      	str	r3, [sp, #16]
 8016f14:	9307      	str	r3, [sp, #28]
 8016f16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016f1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8016f1c:	4654      	mov	r4, sl
 8016f1e:	2205      	movs	r2, #5
 8016f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016f24:	484e      	ldr	r0, [pc, #312]	@ (8017060 <_svfiprintf_r+0x1e4>)
 8016f26:	f7e9 f993 	bl	8000250 <memchr>
 8016f2a:	9a04      	ldr	r2, [sp, #16]
 8016f2c:	b9d8      	cbnz	r0, 8016f66 <_svfiprintf_r+0xea>
 8016f2e:	06d0      	lsls	r0, r2, #27
 8016f30:	bf44      	itt	mi
 8016f32:	2320      	movmi	r3, #32
 8016f34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016f38:	0711      	lsls	r1, r2, #28
 8016f3a:	bf44      	itt	mi
 8016f3c:	232b      	movmi	r3, #43	@ 0x2b
 8016f3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016f42:	f89a 3000 	ldrb.w	r3, [sl]
 8016f46:	2b2a      	cmp	r3, #42	@ 0x2a
 8016f48:	d015      	beq.n	8016f76 <_svfiprintf_r+0xfa>
 8016f4a:	9a07      	ldr	r2, [sp, #28]
 8016f4c:	4654      	mov	r4, sl
 8016f4e:	2000      	movs	r0, #0
 8016f50:	f04f 0c0a 	mov.w	ip, #10
 8016f54:	4621      	mov	r1, r4
 8016f56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016f5a:	3b30      	subs	r3, #48	@ 0x30
 8016f5c:	2b09      	cmp	r3, #9
 8016f5e:	d94b      	bls.n	8016ff8 <_svfiprintf_r+0x17c>
 8016f60:	b1b0      	cbz	r0, 8016f90 <_svfiprintf_r+0x114>
 8016f62:	9207      	str	r2, [sp, #28]
 8016f64:	e014      	b.n	8016f90 <_svfiprintf_r+0x114>
 8016f66:	eba0 0308 	sub.w	r3, r0, r8
 8016f6a:	fa09 f303 	lsl.w	r3, r9, r3
 8016f6e:	4313      	orrs	r3, r2
 8016f70:	9304      	str	r3, [sp, #16]
 8016f72:	46a2      	mov	sl, r4
 8016f74:	e7d2      	b.n	8016f1c <_svfiprintf_r+0xa0>
 8016f76:	9b03      	ldr	r3, [sp, #12]
 8016f78:	1d19      	adds	r1, r3, #4
 8016f7a:	681b      	ldr	r3, [r3, #0]
 8016f7c:	9103      	str	r1, [sp, #12]
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	bfbb      	ittet	lt
 8016f82:	425b      	neglt	r3, r3
 8016f84:	f042 0202 	orrlt.w	r2, r2, #2
 8016f88:	9307      	strge	r3, [sp, #28]
 8016f8a:	9307      	strlt	r3, [sp, #28]
 8016f8c:	bfb8      	it	lt
 8016f8e:	9204      	strlt	r2, [sp, #16]
 8016f90:	7823      	ldrb	r3, [r4, #0]
 8016f92:	2b2e      	cmp	r3, #46	@ 0x2e
 8016f94:	d10a      	bne.n	8016fac <_svfiprintf_r+0x130>
 8016f96:	7863      	ldrb	r3, [r4, #1]
 8016f98:	2b2a      	cmp	r3, #42	@ 0x2a
 8016f9a:	d132      	bne.n	8017002 <_svfiprintf_r+0x186>
 8016f9c:	9b03      	ldr	r3, [sp, #12]
 8016f9e:	1d1a      	adds	r2, r3, #4
 8016fa0:	681b      	ldr	r3, [r3, #0]
 8016fa2:	9203      	str	r2, [sp, #12]
 8016fa4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016fa8:	3402      	adds	r4, #2
 8016faa:	9305      	str	r3, [sp, #20]
 8016fac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017070 <_svfiprintf_r+0x1f4>
 8016fb0:	7821      	ldrb	r1, [r4, #0]
 8016fb2:	2203      	movs	r2, #3
 8016fb4:	4650      	mov	r0, sl
 8016fb6:	f7e9 f94b 	bl	8000250 <memchr>
 8016fba:	b138      	cbz	r0, 8016fcc <_svfiprintf_r+0x150>
 8016fbc:	9b04      	ldr	r3, [sp, #16]
 8016fbe:	eba0 000a 	sub.w	r0, r0, sl
 8016fc2:	2240      	movs	r2, #64	@ 0x40
 8016fc4:	4082      	lsls	r2, r0
 8016fc6:	4313      	orrs	r3, r2
 8016fc8:	3401      	adds	r4, #1
 8016fca:	9304      	str	r3, [sp, #16]
 8016fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016fd0:	4824      	ldr	r0, [pc, #144]	@ (8017064 <_svfiprintf_r+0x1e8>)
 8016fd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016fd6:	2206      	movs	r2, #6
 8016fd8:	f7e9 f93a 	bl	8000250 <memchr>
 8016fdc:	2800      	cmp	r0, #0
 8016fde:	d036      	beq.n	801704e <_svfiprintf_r+0x1d2>
 8016fe0:	4b21      	ldr	r3, [pc, #132]	@ (8017068 <_svfiprintf_r+0x1ec>)
 8016fe2:	bb1b      	cbnz	r3, 801702c <_svfiprintf_r+0x1b0>
 8016fe4:	9b03      	ldr	r3, [sp, #12]
 8016fe6:	3307      	adds	r3, #7
 8016fe8:	f023 0307 	bic.w	r3, r3, #7
 8016fec:	3308      	adds	r3, #8
 8016fee:	9303      	str	r3, [sp, #12]
 8016ff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ff2:	4433      	add	r3, r6
 8016ff4:	9309      	str	r3, [sp, #36]	@ 0x24
 8016ff6:	e76a      	b.n	8016ece <_svfiprintf_r+0x52>
 8016ff8:	fb0c 3202 	mla	r2, ip, r2, r3
 8016ffc:	460c      	mov	r4, r1
 8016ffe:	2001      	movs	r0, #1
 8017000:	e7a8      	b.n	8016f54 <_svfiprintf_r+0xd8>
 8017002:	2300      	movs	r3, #0
 8017004:	3401      	adds	r4, #1
 8017006:	9305      	str	r3, [sp, #20]
 8017008:	4619      	mov	r1, r3
 801700a:	f04f 0c0a 	mov.w	ip, #10
 801700e:	4620      	mov	r0, r4
 8017010:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017014:	3a30      	subs	r2, #48	@ 0x30
 8017016:	2a09      	cmp	r2, #9
 8017018:	d903      	bls.n	8017022 <_svfiprintf_r+0x1a6>
 801701a:	2b00      	cmp	r3, #0
 801701c:	d0c6      	beq.n	8016fac <_svfiprintf_r+0x130>
 801701e:	9105      	str	r1, [sp, #20]
 8017020:	e7c4      	b.n	8016fac <_svfiprintf_r+0x130>
 8017022:	fb0c 2101 	mla	r1, ip, r1, r2
 8017026:	4604      	mov	r4, r0
 8017028:	2301      	movs	r3, #1
 801702a:	e7f0      	b.n	801700e <_svfiprintf_r+0x192>
 801702c:	ab03      	add	r3, sp, #12
 801702e:	9300      	str	r3, [sp, #0]
 8017030:	462a      	mov	r2, r5
 8017032:	4b0e      	ldr	r3, [pc, #56]	@ (801706c <_svfiprintf_r+0x1f0>)
 8017034:	a904      	add	r1, sp, #16
 8017036:	4638      	mov	r0, r7
 8017038:	f3af 8000 	nop.w
 801703c:	1c42      	adds	r2, r0, #1
 801703e:	4606      	mov	r6, r0
 8017040:	d1d6      	bne.n	8016ff0 <_svfiprintf_r+0x174>
 8017042:	89ab      	ldrh	r3, [r5, #12]
 8017044:	065b      	lsls	r3, r3, #25
 8017046:	f53f af2d 	bmi.w	8016ea4 <_svfiprintf_r+0x28>
 801704a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801704c:	e72c      	b.n	8016ea8 <_svfiprintf_r+0x2c>
 801704e:	ab03      	add	r3, sp, #12
 8017050:	9300      	str	r3, [sp, #0]
 8017052:	462a      	mov	r2, r5
 8017054:	4b05      	ldr	r3, [pc, #20]	@ (801706c <_svfiprintf_r+0x1f0>)
 8017056:	a904      	add	r1, sp, #16
 8017058:	4638      	mov	r0, r7
 801705a:	f000 f9bb 	bl	80173d4 <_printf_i>
 801705e:	e7ed      	b.n	801703c <_svfiprintf_r+0x1c0>
 8017060:	0801ae97 	.word	0x0801ae97
 8017064:	0801aea1 	.word	0x0801aea1
 8017068:	00000000 	.word	0x00000000
 801706c:	08016dc5 	.word	0x08016dc5
 8017070:	0801ae9d 	.word	0x0801ae9d

08017074 <__sfputc_r>:
 8017074:	6893      	ldr	r3, [r2, #8]
 8017076:	3b01      	subs	r3, #1
 8017078:	2b00      	cmp	r3, #0
 801707a:	b410      	push	{r4}
 801707c:	6093      	str	r3, [r2, #8]
 801707e:	da08      	bge.n	8017092 <__sfputc_r+0x1e>
 8017080:	6994      	ldr	r4, [r2, #24]
 8017082:	42a3      	cmp	r3, r4
 8017084:	db01      	blt.n	801708a <__sfputc_r+0x16>
 8017086:	290a      	cmp	r1, #10
 8017088:	d103      	bne.n	8017092 <__sfputc_r+0x1e>
 801708a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801708e:	f7ff bbdb 	b.w	8016848 <__swbuf_r>
 8017092:	6813      	ldr	r3, [r2, #0]
 8017094:	1c58      	adds	r0, r3, #1
 8017096:	6010      	str	r0, [r2, #0]
 8017098:	7019      	strb	r1, [r3, #0]
 801709a:	4608      	mov	r0, r1
 801709c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80170a0:	4770      	bx	lr

080170a2 <__sfputs_r>:
 80170a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170a4:	4606      	mov	r6, r0
 80170a6:	460f      	mov	r7, r1
 80170a8:	4614      	mov	r4, r2
 80170aa:	18d5      	adds	r5, r2, r3
 80170ac:	42ac      	cmp	r4, r5
 80170ae:	d101      	bne.n	80170b4 <__sfputs_r+0x12>
 80170b0:	2000      	movs	r0, #0
 80170b2:	e007      	b.n	80170c4 <__sfputs_r+0x22>
 80170b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80170b8:	463a      	mov	r2, r7
 80170ba:	4630      	mov	r0, r6
 80170bc:	f7ff ffda 	bl	8017074 <__sfputc_r>
 80170c0:	1c43      	adds	r3, r0, #1
 80170c2:	d1f3      	bne.n	80170ac <__sfputs_r+0xa>
 80170c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080170c8 <_vfiprintf_r>:
 80170c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170cc:	460d      	mov	r5, r1
 80170ce:	b09d      	sub	sp, #116	@ 0x74
 80170d0:	4614      	mov	r4, r2
 80170d2:	4698      	mov	r8, r3
 80170d4:	4606      	mov	r6, r0
 80170d6:	b118      	cbz	r0, 80170e0 <_vfiprintf_r+0x18>
 80170d8:	6a03      	ldr	r3, [r0, #32]
 80170da:	b90b      	cbnz	r3, 80170e0 <_vfiprintf_r+0x18>
 80170dc:	f7ff fa8e 	bl	80165fc <__sinit>
 80170e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80170e2:	07d9      	lsls	r1, r3, #31
 80170e4:	d405      	bmi.n	80170f2 <_vfiprintf_r+0x2a>
 80170e6:	89ab      	ldrh	r3, [r5, #12]
 80170e8:	059a      	lsls	r2, r3, #22
 80170ea:	d402      	bmi.n	80170f2 <_vfiprintf_r+0x2a>
 80170ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80170ee:	f7ff fd3a 	bl	8016b66 <__retarget_lock_acquire_recursive>
 80170f2:	89ab      	ldrh	r3, [r5, #12]
 80170f4:	071b      	lsls	r3, r3, #28
 80170f6:	d501      	bpl.n	80170fc <_vfiprintf_r+0x34>
 80170f8:	692b      	ldr	r3, [r5, #16]
 80170fa:	b99b      	cbnz	r3, 8017124 <_vfiprintf_r+0x5c>
 80170fc:	4629      	mov	r1, r5
 80170fe:	4630      	mov	r0, r6
 8017100:	f7ff fbe0 	bl	80168c4 <__swsetup_r>
 8017104:	b170      	cbz	r0, 8017124 <_vfiprintf_r+0x5c>
 8017106:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017108:	07dc      	lsls	r4, r3, #31
 801710a:	d504      	bpl.n	8017116 <_vfiprintf_r+0x4e>
 801710c:	f04f 30ff 	mov.w	r0, #4294967295
 8017110:	b01d      	add	sp, #116	@ 0x74
 8017112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017116:	89ab      	ldrh	r3, [r5, #12]
 8017118:	0598      	lsls	r0, r3, #22
 801711a:	d4f7      	bmi.n	801710c <_vfiprintf_r+0x44>
 801711c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801711e:	f7ff fd23 	bl	8016b68 <__retarget_lock_release_recursive>
 8017122:	e7f3      	b.n	801710c <_vfiprintf_r+0x44>
 8017124:	2300      	movs	r3, #0
 8017126:	9309      	str	r3, [sp, #36]	@ 0x24
 8017128:	2320      	movs	r3, #32
 801712a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801712e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017132:	2330      	movs	r3, #48	@ 0x30
 8017134:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80172e4 <_vfiprintf_r+0x21c>
 8017138:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801713c:	f04f 0901 	mov.w	r9, #1
 8017140:	4623      	mov	r3, r4
 8017142:	469a      	mov	sl, r3
 8017144:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017148:	b10a      	cbz	r2, 801714e <_vfiprintf_r+0x86>
 801714a:	2a25      	cmp	r2, #37	@ 0x25
 801714c:	d1f9      	bne.n	8017142 <_vfiprintf_r+0x7a>
 801714e:	ebba 0b04 	subs.w	fp, sl, r4
 8017152:	d00b      	beq.n	801716c <_vfiprintf_r+0xa4>
 8017154:	465b      	mov	r3, fp
 8017156:	4622      	mov	r2, r4
 8017158:	4629      	mov	r1, r5
 801715a:	4630      	mov	r0, r6
 801715c:	f7ff ffa1 	bl	80170a2 <__sfputs_r>
 8017160:	3001      	adds	r0, #1
 8017162:	f000 80a7 	beq.w	80172b4 <_vfiprintf_r+0x1ec>
 8017166:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017168:	445a      	add	r2, fp
 801716a:	9209      	str	r2, [sp, #36]	@ 0x24
 801716c:	f89a 3000 	ldrb.w	r3, [sl]
 8017170:	2b00      	cmp	r3, #0
 8017172:	f000 809f 	beq.w	80172b4 <_vfiprintf_r+0x1ec>
 8017176:	2300      	movs	r3, #0
 8017178:	f04f 32ff 	mov.w	r2, #4294967295
 801717c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017180:	f10a 0a01 	add.w	sl, sl, #1
 8017184:	9304      	str	r3, [sp, #16]
 8017186:	9307      	str	r3, [sp, #28]
 8017188:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801718c:	931a      	str	r3, [sp, #104]	@ 0x68
 801718e:	4654      	mov	r4, sl
 8017190:	2205      	movs	r2, #5
 8017192:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017196:	4853      	ldr	r0, [pc, #332]	@ (80172e4 <_vfiprintf_r+0x21c>)
 8017198:	f7e9 f85a 	bl	8000250 <memchr>
 801719c:	9a04      	ldr	r2, [sp, #16]
 801719e:	b9d8      	cbnz	r0, 80171d8 <_vfiprintf_r+0x110>
 80171a0:	06d1      	lsls	r1, r2, #27
 80171a2:	bf44      	itt	mi
 80171a4:	2320      	movmi	r3, #32
 80171a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80171aa:	0713      	lsls	r3, r2, #28
 80171ac:	bf44      	itt	mi
 80171ae:	232b      	movmi	r3, #43	@ 0x2b
 80171b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80171b4:	f89a 3000 	ldrb.w	r3, [sl]
 80171b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80171ba:	d015      	beq.n	80171e8 <_vfiprintf_r+0x120>
 80171bc:	9a07      	ldr	r2, [sp, #28]
 80171be:	4654      	mov	r4, sl
 80171c0:	2000      	movs	r0, #0
 80171c2:	f04f 0c0a 	mov.w	ip, #10
 80171c6:	4621      	mov	r1, r4
 80171c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80171cc:	3b30      	subs	r3, #48	@ 0x30
 80171ce:	2b09      	cmp	r3, #9
 80171d0:	d94b      	bls.n	801726a <_vfiprintf_r+0x1a2>
 80171d2:	b1b0      	cbz	r0, 8017202 <_vfiprintf_r+0x13a>
 80171d4:	9207      	str	r2, [sp, #28]
 80171d6:	e014      	b.n	8017202 <_vfiprintf_r+0x13a>
 80171d8:	eba0 0308 	sub.w	r3, r0, r8
 80171dc:	fa09 f303 	lsl.w	r3, r9, r3
 80171e0:	4313      	orrs	r3, r2
 80171e2:	9304      	str	r3, [sp, #16]
 80171e4:	46a2      	mov	sl, r4
 80171e6:	e7d2      	b.n	801718e <_vfiprintf_r+0xc6>
 80171e8:	9b03      	ldr	r3, [sp, #12]
 80171ea:	1d19      	adds	r1, r3, #4
 80171ec:	681b      	ldr	r3, [r3, #0]
 80171ee:	9103      	str	r1, [sp, #12]
 80171f0:	2b00      	cmp	r3, #0
 80171f2:	bfbb      	ittet	lt
 80171f4:	425b      	neglt	r3, r3
 80171f6:	f042 0202 	orrlt.w	r2, r2, #2
 80171fa:	9307      	strge	r3, [sp, #28]
 80171fc:	9307      	strlt	r3, [sp, #28]
 80171fe:	bfb8      	it	lt
 8017200:	9204      	strlt	r2, [sp, #16]
 8017202:	7823      	ldrb	r3, [r4, #0]
 8017204:	2b2e      	cmp	r3, #46	@ 0x2e
 8017206:	d10a      	bne.n	801721e <_vfiprintf_r+0x156>
 8017208:	7863      	ldrb	r3, [r4, #1]
 801720a:	2b2a      	cmp	r3, #42	@ 0x2a
 801720c:	d132      	bne.n	8017274 <_vfiprintf_r+0x1ac>
 801720e:	9b03      	ldr	r3, [sp, #12]
 8017210:	1d1a      	adds	r2, r3, #4
 8017212:	681b      	ldr	r3, [r3, #0]
 8017214:	9203      	str	r2, [sp, #12]
 8017216:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801721a:	3402      	adds	r4, #2
 801721c:	9305      	str	r3, [sp, #20]
 801721e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80172f4 <_vfiprintf_r+0x22c>
 8017222:	7821      	ldrb	r1, [r4, #0]
 8017224:	2203      	movs	r2, #3
 8017226:	4650      	mov	r0, sl
 8017228:	f7e9 f812 	bl	8000250 <memchr>
 801722c:	b138      	cbz	r0, 801723e <_vfiprintf_r+0x176>
 801722e:	9b04      	ldr	r3, [sp, #16]
 8017230:	eba0 000a 	sub.w	r0, r0, sl
 8017234:	2240      	movs	r2, #64	@ 0x40
 8017236:	4082      	lsls	r2, r0
 8017238:	4313      	orrs	r3, r2
 801723a:	3401      	adds	r4, #1
 801723c:	9304      	str	r3, [sp, #16]
 801723e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017242:	4829      	ldr	r0, [pc, #164]	@ (80172e8 <_vfiprintf_r+0x220>)
 8017244:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017248:	2206      	movs	r2, #6
 801724a:	f7e9 f801 	bl	8000250 <memchr>
 801724e:	2800      	cmp	r0, #0
 8017250:	d03f      	beq.n	80172d2 <_vfiprintf_r+0x20a>
 8017252:	4b26      	ldr	r3, [pc, #152]	@ (80172ec <_vfiprintf_r+0x224>)
 8017254:	bb1b      	cbnz	r3, 801729e <_vfiprintf_r+0x1d6>
 8017256:	9b03      	ldr	r3, [sp, #12]
 8017258:	3307      	adds	r3, #7
 801725a:	f023 0307 	bic.w	r3, r3, #7
 801725e:	3308      	adds	r3, #8
 8017260:	9303      	str	r3, [sp, #12]
 8017262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017264:	443b      	add	r3, r7
 8017266:	9309      	str	r3, [sp, #36]	@ 0x24
 8017268:	e76a      	b.n	8017140 <_vfiprintf_r+0x78>
 801726a:	fb0c 3202 	mla	r2, ip, r2, r3
 801726e:	460c      	mov	r4, r1
 8017270:	2001      	movs	r0, #1
 8017272:	e7a8      	b.n	80171c6 <_vfiprintf_r+0xfe>
 8017274:	2300      	movs	r3, #0
 8017276:	3401      	adds	r4, #1
 8017278:	9305      	str	r3, [sp, #20]
 801727a:	4619      	mov	r1, r3
 801727c:	f04f 0c0a 	mov.w	ip, #10
 8017280:	4620      	mov	r0, r4
 8017282:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017286:	3a30      	subs	r2, #48	@ 0x30
 8017288:	2a09      	cmp	r2, #9
 801728a:	d903      	bls.n	8017294 <_vfiprintf_r+0x1cc>
 801728c:	2b00      	cmp	r3, #0
 801728e:	d0c6      	beq.n	801721e <_vfiprintf_r+0x156>
 8017290:	9105      	str	r1, [sp, #20]
 8017292:	e7c4      	b.n	801721e <_vfiprintf_r+0x156>
 8017294:	fb0c 2101 	mla	r1, ip, r1, r2
 8017298:	4604      	mov	r4, r0
 801729a:	2301      	movs	r3, #1
 801729c:	e7f0      	b.n	8017280 <_vfiprintf_r+0x1b8>
 801729e:	ab03      	add	r3, sp, #12
 80172a0:	9300      	str	r3, [sp, #0]
 80172a2:	462a      	mov	r2, r5
 80172a4:	4b12      	ldr	r3, [pc, #72]	@ (80172f0 <_vfiprintf_r+0x228>)
 80172a6:	a904      	add	r1, sp, #16
 80172a8:	4630      	mov	r0, r6
 80172aa:	f3af 8000 	nop.w
 80172ae:	4607      	mov	r7, r0
 80172b0:	1c78      	adds	r0, r7, #1
 80172b2:	d1d6      	bne.n	8017262 <_vfiprintf_r+0x19a>
 80172b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80172b6:	07d9      	lsls	r1, r3, #31
 80172b8:	d405      	bmi.n	80172c6 <_vfiprintf_r+0x1fe>
 80172ba:	89ab      	ldrh	r3, [r5, #12]
 80172bc:	059a      	lsls	r2, r3, #22
 80172be:	d402      	bmi.n	80172c6 <_vfiprintf_r+0x1fe>
 80172c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80172c2:	f7ff fc51 	bl	8016b68 <__retarget_lock_release_recursive>
 80172c6:	89ab      	ldrh	r3, [r5, #12]
 80172c8:	065b      	lsls	r3, r3, #25
 80172ca:	f53f af1f 	bmi.w	801710c <_vfiprintf_r+0x44>
 80172ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80172d0:	e71e      	b.n	8017110 <_vfiprintf_r+0x48>
 80172d2:	ab03      	add	r3, sp, #12
 80172d4:	9300      	str	r3, [sp, #0]
 80172d6:	462a      	mov	r2, r5
 80172d8:	4b05      	ldr	r3, [pc, #20]	@ (80172f0 <_vfiprintf_r+0x228>)
 80172da:	a904      	add	r1, sp, #16
 80172dc:	4630      	mov	r0, r6
 80172de:	f000 f879 	bl	80173d4 <_printf_i>
 80172e2:	e7e4      	b.n	80172ae <_vfiprintf_r+0x1e6>
 80172e4:	0801ae97 	.word	0x0801ae97
 80172e8:	0801aea1 	.word	0x0801aea1
 80172ec:	00000000 	.word	0x00000000
 80172f0:	080170a3 	.word	0x080170a3
 80172f4:	0801ae9d 	.word	0x0801ae9d

080172f8 <_printf_common>:
 80172f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80172fc:	4616      	mov	r6, r2
 80172fe:	4698      	mov	r8, r3
 8017300:	688a      	ldr	r2, [r1, #8]
 8017302:	690b      	ldr	r3, [r1, #16]
 8017304:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017308:	4293      	cmp	r3, r2
 801730a:	bfb8      	it	lt
 801730c:	4613      	movlt	r3, r2
 801730e:	6033      	str	r3, [r6, #0]
 8017310:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017314:	4607      	mov	r7, r0
 8017316:	460c      	mov	r4, r1
 8017318:	b10a      	cbz	r2, 801731e <_printf_common+0x26>
 801731a:	3301      	adds	r3, #1
 801731c:	6033      	str	r3, [r6, #0]
 801731e:	6823      	ldr	r3, [r4, #0]
 8017320:	0699      	lsls	r1, r3, #26
 8017322:	bf42      	ittt	mi
 8017324:	6833      	ldrmi	r3, [r6, #0]
 8017326:	3302      	addmi	r3, #2
 8017328:	6033      	strmi	r3, [r6, #0]
 801732a:	6825      	ldr	r5, [r4, #0]
 801732c:	f015 0506 	ands.w	r5, r5, #6
 8017330:	d106      	bne.n	8017340 <_printf_common+0x48>
 8017332:	f104 0a19 	add.w	sl, r4, #25
 8017336:	68e3      	ldr	r3, [r4, #12]
 8017338:	6832      	ldr	r2, [r6, #0]
 801733a:	1a9b      	subs	r3, r3, r2
 801733c:	42ab      	cmp	r3, r5
 801733e:	dc26      	bgt.n	801738e <_printf_common+0x96>
 8017340:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017344:	6822      	ldr	r2, [r4, #0]
 8017346:	3b00      	subs	r3, #0
 8017348:	bf18      	it	ne
 801734a:	2301      	movne	r3, #1
 801734c:	0692      	lsls	r2, r2, #26
 801734e:	d42b      	bmi.n	80173a8 <_printf_common+0xb0>
 8017350:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017354:	4641      	mov	r1, r8
 8017356:	4638      	mov	r0, r7
 8017358:	47c8      	blx	r9
 801735a:	3001      	adds	r0, #1
 801735c:	d01e      	beq.n	801739c <_printf_common+0xa4>
 801735e:	6823      	ldr	r3, [r4, #0]
 8017360:	6922      	ldr	r2, [r4, #16]
 8017362:	f003 0306 	and.w	r3, r3, #6
 8017366:	2b04      	cmp	r3, #4
 8017368:	bf02      	ittt	eq
 801736a:	68e5      	ldreq	r5, [r4, #12]
 801736c:	6833      	ldreq	r3, [r6, #0]
 801736e:	1aed      	subeq	r5, r5, r3
 8017370:	68a3      	ldr	r3, [r4, #8]
 8017372:	bf0c      	ite	eq
 8017374:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017378:	2500      	movne	r5, #0
 801737a:	4293      	cmp	r3, r2
 801737c:	bfc4      	itt	gt
 801737e:	1a9b      	subgt	r3, r3, r2
 8017380:	18ed      	addgt	r5, r5, r3
 8017382:	2600      	movs	r6, #0
 8017384:	341a      	adds	r4, #26
 8017386:	42b5      	cmp	r5, r6
 8017388:	d11a      	bne.n	80173c0 <_printf_common+0xc8>
 801738a:	2000      	movs	r0, #0
 801738c:	e008      	b.n	80173a0 <_printf_common+0xa8>
 801738e:	2301      	movs	r3, #1
 8017390:	4652      	mov	r2, sl
 8017392:	4641      	mov	r1, r8
 8017394:	4638      	mov	r0, r7
 8017396:	47c8      	blx	r9
 8017398:	3001      	adds	r0, #1
 801739a:	d103      	bne.n	80173a4 <_printf_common+0xac>
 801739c:	f04f 30ff 	mov.w	r0, #4294967295
 80173a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173a4:	3501      	adds	r5, #1
 80173a6:	e7c6      	b.n	8017336 <_printf_common+0x3e>
 80173a8:	18e1      	adds	r1, r4, r3
 80173aa:	1c5a      	adds	r2, r3, #1
 80173ac:	2030      	movs	r0, #48	@ 0x30
 80173ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80173b2:	4422      	add	r2, r4
 80173b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80173b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80173bc:	3302      	adds	r3, #2
 80173be:	e7c7      	b.n	8017350 <_printf_common+0x58>
 80173c0:	2301      	movs	r3, #1
 80173c2:	4622      	mov	r2, r4
 80173c4:	4641      	mov	r1, r8
 80173c6:	4638      	mov	r0, r7
 80173c8:	47c8      	blx	r9
 80173ca:	3001      	adds	r0, #1
 80173cc:	d0e6      	beq.n	801739c <_printf_common+0xa4>
 80173ce:	3601      	adds	r6, #1
 80173d0:	e7d9      	b.n	8017386 <_printf_common+0x8e>
	...

080173d4 <_printf_i>:
 80173d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80173d8:	7e0f      	ldrb	r7, [r1, #24]
 80173da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80173dc:	2f78      	cmp	r7, #120	@ 0x78
 80173de:	4691      	mov	r9, r2
 80173e0:	4680      	mov	r8, r0
 80173e2:	460c      	mov	r4, r1
 80173e4:	469a      	mov	sl, r3
 80173e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80173ea:	d807      	bhi.n	80173fc <_printf_i+0x28>
 80173ec:	2f62      	cmp	r7, #98	@ 0x62
 80173ee:	d80a      	bhi.n	8017406 <_printf_i+0x32>
 80173f0:	2f00      	cmp	r7, #0
 80173f2:	f000 80d1 	beq.w	8017598 <_printf_i+0x1c4>
 80173f6:	2f58      	cmp	r7, #88	@ 0x58
 80173f8:	f000 80b8 	beq.w	801756c <_printf_i+0x198>
 80173fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017400:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017404:	e03a      	b.n	801747c <_printf_i+0xa8>
 8017406:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801740a:	2b15      	cmp	r3, #21
 801740c:	d8f6      	bhi.n	80173fc <_printf_i+0x28>
 801740e:	a101      	add	r1, pc, #4	@ (adr r1, 8017414 <_printf_i+0x40>)
 8017410:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017414:	0801746d 	.word	0x0801746d
 8017418:	08017481 	.word	0x08017481
 801741c:	080173fd 	.word	0x080173fd
 8017420:	080173fd 	.word	0x080173fd
 8017424:	080173fd 	.word	0x080173fd
 8017428:	080173fd 	.word	0x080173fd
 801742c:	08017481 	.word	0x08017481
 8017430:	080173fd 	.word	0x080173fd
 8017434:	080173fd 	.word	0x080173fd
 8017438:	080173fd 	.word	0x080173fd
 801743c:	080173fd 	.word	0x080173fd
 8017440:	0801757f 	.word	0x0801757f
 8017444:	080174ab 	.word	0x080174ab
 8017448:	08017539 	.word	0x08017539
 801744c:	080173fd 	.word	0x080173fd
 8017450:	080173fd 	.word	0x080173fd
 8017454:	080175a1 	.word	0x080175a1
 8017458:	080173fd 	.word	0x080173fd
 801745c:	080174ab 	.word	0x080174ab
 8017460:	080173fd 	.word	0x080173fd
 8017464:	080173fd 	.word	0x080173fd
 8017468:	08017541 	.word	0x08017541
 801746c:	6833      	ldr	r3, [r6, #0]
 801746e:	1d1a      	adds	r2, r3, #4
 8017470:	681b      	ldr	r3, [r3, #0]
 8017472:	6032      	str	r2, [r6, #0]
 8017474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017478:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801747c:	2301      	movs	r3, #1
 801747e:	e09c      	b.n	80175ba <_printf_i+0x1e6>
 8017480:	6833      	ldr	r3, [r6, #0]
 8017482:	6820      	ldr	r0, [r4, #0]
 8017484:	1d19      	adds	r1, r3, #4
 8017486:	6031      	str	r1, [r6, #0]
 8017488:	0606      	lsls	r6, r0, #24
 801748a:	d501      	bpl.n	8017490 <_printf_i+0xbc>
 801748c:	681d      	ldr	r5, [r3, #0]
 801748e:	e003      	b.n	8017498 <_printf_i+0xc4>
 8017490:	0645      	lsls	r5, r0, #25
 8017492:	d5fb      	bpl.n	801748c <_printf_i+0xb8>
 8017494:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017498:	2d00      	cmp	r5, #0
 801749a:	da03      	bge.n	80174a4 <_printf_i+0xd0>
 801749c:	232d      	movs	r3, #45	@ 0x2d
 801749e:	426d      	negs	r5, r5
 80174a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80174a4:	4858      	ldr	r0, [pc, #352]	@ (8017608 <_printf_i+0x234>)
 80174a6:	230a      	movs	r3, #10
 80174a8:	e011      	b.n	80174ce <_printf_i+0xfa>
 80174aa:	6821      	ldr	r1, [r4, #0]
 80174ac:	6833      	ldr	r3, [r6, #0]
 80174ae:	0608      	lsls	r0, r1, #24
 80174b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80174b4:	d402      	bmi.n	80174bc <_printf_i+0xe8>
 80174b6:	0649      	lsls	r1, r1, #25
 80174b8:	bf48      	it	mi
 80174ba:	b2ad      	uxthmi	r5, r5
 80174bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80174be:	4852      	ldr	r0, [pc, #328]	@ (8017608 <_printf_i+0x234>)
 80174c0:	6033      	str	r3, [r6, #0]
 80174c2:	bf14      	ite	ne
 80174c4:	230a      	movne	r3, #10
 80174c6:	2308      	moveq	r3, #8
 80174c8:	2100      	movs	r1, #0
 80174ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80174ce:	6866      	ldr	r6, [r4, #4]
 80174d0:	60a6      	str	r6, [r4, #8]
 80174d2:	2e00      	cmp	r6, #0
 80174d4:	db05      	blt.n	80174e2 <_printf_i+0x10e>
 80174d6:	6821      	ldr	r1, [r4, #0]
 80174d8:	432e      	orrs	r6, r5
 80174da:	f021 0104 	bic.w	r1, r1, #4
 80174de:	6021      	str	r1, [r4, #0]
 80174e0:	d04b      	beq.n	801757a <_printf_i+0x1a6>
 80174e2:	4616      	mov	r6, r2
 80174e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80174e8:	fb03 5711 	mls	r7, r3, r1, r5
 80174ec:	5dc7      	ldrb	r7, [r0, r7]
 80174ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80174f2:	462f      	mov	r7, r5
 80174f4:	42bb      	cmp	r3, r7
 80174f6:	460d      	mov	r5, r1
 80174f8:	d9f4      	bls.n	80174e4 <_printf_i+0x110>
 80174fa:	2b08      	cmp	r3, #8
 80174fc:	d10b      	bne.n	8017516 <_printf_i+0x142>
 80174fe:	6823      	ldr	r3, [r4, #0]
 8017500:	07df      	lsls	r7, r3, #31
 8017502:	d508      	bpl.n	8017516 <_printf_i+0x142>
 8017504:	6923      	ldr	r3, [r4, #16]
 8017506:	6861      	ldr	r1, [r4, #4]
 8017508:	4299      	cmp	r1, r3
 801750a:	bfde      	ittt	le
 801750c:	2330      	movle	r3, #48	@ 0x30
 801750e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017512:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017516:	1b92      	subs	r2, r2, r6
 8017518:	6122      	str	r2, [r4, #16]
 801751a:	f8cd a000 	str.w	sl, [sp]
 801751e:	464b      	mov	r3, r9
 8017520:	aa03      	add	r2, sp, #12
 8017522:	4621      	mov	r1, r4
 8017524:	4640      	mov	r0, r8
 8017526:	f7ff fee7 	bl	80172f8 <_printf_common>
 801752a:	3001      	adds	r0, #1
 801752c:	d14a      	bne.n	80175c4 <_printf_i+0x1f0>
 801752e:	f04f 30ff 	mov.w	r0, #4294967295
 8017532:	b004      	add	sp, #16
 8017534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017538:	6823      	ldr	r3, [r4, #0]
 801753a:	f043 0320 	orr.w	r3, r3, #32
 801753e:	6023      	str	r3, [r4, #0]
 8017540:	4832      	ldr	r0, [pc, #200]	@ (801760c <_printf_i+0x238>)
 8017542:	2778      	movs	r7, #120	@ 0x78
 8017544:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017548:	6823      	ldr	r3, [r4, #0]
 801754a:	6831      	ldr	r1, [r6, #0]
 801754c:	061f      	lsls	r7, r3, #24
 801754e:	f851 5b04 	ldr.w	r5, [r1], #4
 8017552:	d402      	bmi.n	801755a <_printf_i+0x186>
 8017554:	065f      	lsls	r7, r3, #25
 8017556:	bf48      	it	mi
 8017558:	b2ad      	uxthmi	r5, r5
 801755a:	6031      	str	r1, [r6, #0]
 801755c:	07d9      	lsls	r1, r3, #31
 801755e:	bf44      	itt	mi
 8017560:	f043 0320 	orrmi.w	r3, r3, #32
 8017564:	6023      	strmi	r3, [r4, #0]
 8017566:	b11d      	cbz	r5, 8017570 <_printf_i+0x19c>
 8017568:	2310      	movs	r3, #16
 801756a:	e7ad      	b.n	80174c8 <_printf_i+0xf4>
 801756c:	4826      	ldr	r0, [pc, #152]	@ (8017608 <_printf_i+0x234>)
 801756e:	e7e9      	b.n	8017544 <_printf_i+0x170>
 8017570:	6823      	ldr	r3, [r4, #0]
 8017572:	f023 0320 	bic.w	r3, r3, #32
 8017576:	6023      	str	r3, [r4, #0]
 8017578:	e7f6      	b.n	8017568 <_printf_i+0x194>
 801757a:	4616      	mov	r6, r2
 801757c:	e7bd      	b.n	80174fa <_printf_i+0x126>
 801757e:	6833      	ldr	r3, [r6, #0]
 8017580:	6825      	ldr	r5, [r4, #0]
 8017582:	6961      	ldr	r1, [r4, #20]
 8017584:	1d18      	adds	r0, r3, #4
 8017586:	6030      	str	r0, [r6, #0]
 8017588:	062e      	lsls	r6, r5, #24
 801758a:	681b      	ldr	r3, [r3, #0]
 801758c:	d501      	bpl.n	8017592 <_printf_i+0x1be>
 801758e:	6019      	str	r1, [r3, #0]
 8017590:	e002      	b.n	8017598 <_printf_i+0x1c4>
 8017592:	0668      	lsls	r0, r5, #25
 8017594:	d5fb      	bpl.n	801758e <_printf_i+0x1ba>
 8017596:	8019      	strh	r1, [r3, #0]
 8017598:	2300      	movs	r3, #0
 801759a:	6123      	str	r3, [r4, #16]
 801759c:	4616      	mov	r6, r2
 801759e:	e7bc      	b.n	801751a <_printf_i+0x146>
 80175a0:	6833      	ldr	r3, [r6, #0]
 80175a2:	1d1a      	adds	r2, r3, #4
 80175a4:	6032      	str	r2, [r6, #0]
 80175a6:	681e      	ldr	r6, [r3, #0]
 80175a8:	6862      	ldr	r2, [r4, #4]
 80175aa:	2100      	movs	r1, #0
 80175ac:	4630      	mov	r0, r6
 80175ae:	f7e8 fe4f 	bl	8000250 <memchr>
 80175b2:	b108      	cbz	r0, 80175b8 <_printf_i+0x1e4>
 80175b4:	1b80      	subs	r0, r0, r6
 80175b6:	6060      	str	r0, [r4, #4]
 80175b8:	6863      	ldr	r3, [r4, #4]
 80175ba:	6123      	str	r3, [r4, #16]
 80175bc:	2300      	movs	r3, #0
 80175be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80175c2:	e7aa      	b.n	801751a <_printf_i+0x146>
 80175c4:	6923      	ldr	r3, [r4, #16]
 80175c6:	4632      	mov	r2, r6
 80175c8:	4649      	mov	r1, r9
 80175ca:	4640      	mov	r0, r8
 80175cc:	47d0      	blx	sl
 80175ce:	3001      	adds	r0, #1
 80175d0:	d0ad      	beq.n	801752e <_printf_i+0x15a>
 80175d2:	6823      	ldr	r3, [r4, #0]
 80175d4:	079b      	lsls	r3, r3, #30
 80175d6:	d413      	bmi.n	8017600 <_printf_i+0x22c>
 80175d8:	68e0      	ldr	r0, [r4, #12]
 80175da:	9b03      	ldr	r3, [sp, #12]
 80175dc:	4298      	cmp	r0, r3
 80175de:	bfb8      	it	lt
 80175e0:	4618      	movlt	r0, r3
 80175e2:	e7a6      	b.n	8017532 <_printf_i+0x15e>
 80175e4:	2301      	movs	r3, #1
 80175e6:	4632      	mov	r2, r6
 80175e8:	4649      	mov	r1, r9
 80175ea:	4640      	mov	r0, r8
 80175ec:	47d0      	blx	sl
 80175ee:	3001      	adds	r0, #1
 80175f0:	d09d      	beq.n	801752e <_printf_i+0x15a>
 80175f2:	3501      	adds	r5, #1
 80175f4:	68e3      	ldr	r3, [r4, #12]
 80175f6:	9903      	ldr	r1, [sp, #12]
 80175f8:	1a5b      	subs	r3, r3, r1
 80175fa:	42ab      	cmp	r3, r5
 80175fc:	dcf2      	bgt.n	80175e4 <_printf_i+0x210>
 80175fe:	e7eb      	b.n	80175d8 <_printf_i+0x204>
 8017600:	2500      	movs	r5, #0
 8017602:	f104 0619 	add.w	r6, r4, #25
 8017606:	e7f5      	b.n	80175f4 <_printf_i+0x220>
 8017608:	0801aea8 	.word	0x0801aea8
 801760c:	0801aeb9 	.word	0x0801aeb9

08017610 <__sflush_r>:
 8017610:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017618:	0716      	lsls	r6, r2, #28
 801761a:	4605      	mov	r5, r0
 801761c:	460c      	mov	r4, r1
 801761e:	d454      	bmi.n	80176ca <__sflush_r+0xba>
 8017620:	684b      	ldr	r3, [r1, #4]
 8017622:	2b00      	cmp	r3, #0
 8017624:	dc02      	bgt.n	801762c <__sflush_r+0x1c>
 8017626:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017628:	2b00      	cmp	r3, #0
 801762a:	dd48      	ble.n	80176be <__sflush_r+0xae>
 801762c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801762e:	2e00      	cmp	r6, #0
 8017630:	d045      	beq.n	80176be <__sflush_r+0xae>
 8017632:	2300      	movs	r3, #0
 8017634:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017638:	682f      	ldr	r7, [r5, #0]
 801763a:	6a21      	ldr	r1, [r4, #32]
 801763c:	602b      	str	r3, [r5, #0]
 801763e:	d030      	beq.n	80176a2 <__sflush_r+0x92>
 8017640:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017642:	89a3      	ldrh	r3, [r4, #12]
 8017644:	0759      	lsls	r1, r3, #29
 8017646:	d505      	bpl.n	8017654 <__sflush_r+0x44>
 8017648:	6863      	ldr	r3, [r4, #4]
 801764a:	1ad2      	subs	r2, r2, r3
 801764c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801764e:	b10b      	cbz	r3, 8017654 <__sflush_r+0x44>
 8017650:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017652:	1ad2      	subs	r2, r2, r3
 8017654:	2300      	movs	r3, #0
 8017656:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017658:	6a21      	ldr	r1, [r4, #32]
 801765a:	4628      	mov	r0, r5
 801765c:	47b0      	blx	r6
 801765e:	1c43      	adds	r3, r0, #1
 8017660:	89a3      	ldrh	r3, [r4, #12]
 8017662:	d106      	bne.n	8017672 <__sflush_r+0x62>
 8017664:	6829      	ldr	r1, [r5, #0]
 8017666:	291d      	cmp	r1, #29
 8017668:	d82b      	bhi.n	80176c2 <__sflush_r+0xb2>
 801766a:	4a2a      	ldr	r2, [pc, #168]	@ (8017714 <__sflush_r+0x104>)
 801766c:	40ca      	lsrs	r2, r1
 801766e:	07d6      	lsls	r6, r2, #31
 8017670:	d527      	bpl.n	80176c2 <__sflush_r+0xb2>
 8017672:	2200      	movs	r2, #0
 8017674:	6062      	str	r2, [r4, #4]
 8017676:	04d9      	lsls	r1, r3, #19
 8017678:	6922      	ldr	r2, [r4, #16]
 801767a:	6022      	str	r2, [r4, #0]
 801767c:	d504      	bpl.n	8017688 <__sflush_r+0x78>
 801767e:	1c42      	adds	r2, r0, #1
 8017680:	d101      	bne.n	8017686 <__sflush_r+0x76>
 8017682:	682b      	ldr	r3, [r5, #0]
 8017684:	b903      	cbnz	r3, 8017688 <__sflush_r+0x78>
 8017686:	6560      	str	r0, [r4, #84]	@ 0x54
 8017688:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801768a:	602f      	str	r7, [r5, #0]
 801768c:	b1b9      	cbz	r1, 80176be <__sflush_r+0xae>
 801768e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017692:	4299      	cmp	r1, r3
 8017694:	d002      	beq.n	801769c <__sflush_r+0x8c>
 8017696:	4628      	mov	r0, r5
 8017698:	f7ff fa94 	bl	8016bc4 <_free_r>
 801769c:	2300      	movs	r3, #0
 801769e:	6363      	str	r3, [r4, #52]	@ 0x34
 80176a0:	e00d      	b.n	80176be <__sflush_r+0xae>
 80176a2:	2301      	movs	r3, #1
 80176a4:	4628      	mov	r0, r5
 80176a6:	47b0      	blx	r6
 80176a8:	4602      	mov	r2, r0
 80176aa:	1c50      	adds	r0, r2, #1
 80176ac:	d1c9      	bne.n	8017642 <__sflush_r+0x32>
 80176ae:	682b      	ldr	r3, [r5, #0]
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d0c6      	beq.n	8017642 <__sflush_r+0x32>
 80176b4:	2b1d      	cmp	r3, #29
 80176b6:	d001      	beq.n	80176bc <__sflush_r+0xac>
 80176b8:	2b16      	cmp	r3, #22
 80176ba:	d11e      	bne.n	80176fa <__sflush_r+0xea>
 80176bc:	602f      	str	r7, [r5, #0]
 80176be:	2000      	movs	r0, #0
 80176c0:	e022      	b.n	8017708 <__sflush_r+0xf8>
 80176c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80176c6:	b21b      	sxth	r3, r3
 80176c8:	e01b      	b.n	8017702 <__sflush_r+0xf2>
 80176ca:	690f      	ldr	r7, [r1, #16]
 80176cc:	2f00      	cmp	r7, #0
 80176ce:	d0f6      	beq.n	80176be <__sflush_r+0xae>
 80176d0:	0793      	lsls	r3, r2, #30
 80176d2:	680e      	ldr	r6, [r1, #0]
 80176d4:	bf08      	it	eq
 80176d6:	694b      	ldreq	r3, [r1, #20]
 80176d8:	600f      	str	r7, [r1, #0]
 80176da:	bf18      	it	ne
 80176dc:	2300      	movne	r3, #0
 80176de:	eba6 0807 	sub.w	r8, r6, r7
 80176e2:	608b      	str	r3, [r1, #8]
 80176e4:	f1b8 0f00 	cmp.w	r8, #0
 80176e8:	dde9      	ble.n	80176be <__sflush_r+0xae>
 80176ea:	6a21      	ldr	r1, [r4, #32]
 80176ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80176ee:	4643      	mov	r3, r8
 80176f0:	463a      	mov	r2, r7
 80176f2:	4628      	mov	r0, r5
 80176f4:	47b0      	blx	r6
 80176f6:	2800      	cmp	r0, #0
 80176f8:	dc08      	bgt.n	801770c <__sflush_r+0xfc>
 80176fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80176fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017702:	81a3      	strh	r3, [r4, #12]
 8017704:	f04f 30ff 	mov.w	r0, #4294967295
 8017708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801770c:	4407      	add	r7, r0
 801770e:	eba8 0800 	sub.w	r8, r8, r0
 8017712:	e7e7      	b.n	80176e4 <__sflush_r+0xd4>
 8017714:	20400001 	.word	0x20400001

08017718 <_fflush_r>:
 8017718:	b538      	push	{r3, r4, r5, lr}
 801771a:	690b      	ldr	r3, [r1, #16]
 801771c:	4605      	mov	r5, r0
 801771e:	460c      	mov	r4, r1
 8017720:	b913      	cbnz	r3, 8017728 <_fflush_r+0x10>
 8017722:	2500      	movs	r5, #0
 8017724:	4628      	mov	r0, r5
 8017726:	bd38      	pop	{r3, r4, r5, pc}
 8017728:	b118      	cbz	r0, 8017732 <_fflush_r+0x1a>
 801772a:	6a03      	ldr	r3, [r0, #32]
 801772c:	b90b      	cbnz	r3, 8017732 <_fflush_r+0x1a>
 801772e:	f7fe ff65 	bl	80165fc <__sinit>
 8017732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017736:	2b00      	cmp	r3, #0
 8017738:	d0f3      	beq.n	8017722 <_fflush_r+0xa>
 801773a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801773c:	07d0      	lsls	r0, r2, #31
 801773e:	d404      	bmi.n	801774a <_fflush_r+0x32>
 8017740:	0599      	lsls	r1, r3, #22
 8017742:	d402      	bmi.n	801774a <_fflush_r+0x32>
 8017744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017746:	f7ff fa0e 	bl	8016b66 <__retarget_lock_acquire_recursive>
 801774a:	4628      	mov	r0, r5
 801774c:	4621      	mov	r1, r4
 801774e:	f7ff ff5f 	bl	8017610 <__sflush_r>
 8017752:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017754:	07da      	lsls	r2, r3, #31
 8017756:	4605      	mov	r5, r0
 8017758:	d4e4      	bmi.n	8017724 <_fflush_r+0xc>
 801775a:	89a3      	ldrh	r3, [r4, #12]
 801775c:	059b      	lsls	r3, r3, #22
 801775e:	d4e1      	bmi.n	8017724 <_fflush_r+0xc>
 8017760:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017762:	f7ff fa01 	bl	8016b68 <__retarget_lock_release_recursive>
 8017766:	e7dd      	b.n	8017724 <_fflush_r+0xc>

08017768 <fiprintf>:
 8017768:	b40e      	push	{r1, r2, r3}
 801776a:	b503      	push	{r0, r1, lr}
 801776c:	4601      	mov	r1, r0
 801776e:	ab03      	add	r3, sp, #12
 8017770:	4805      	ldr	r0, [pc, #20]	@ (8017788 <fiprintf+0x20>)
 8017772:	f853 2b04 	ldr.w	r2, [r3], #4
 8017776:	6800      	ldr	r0, [r0, #0]
 8017778:	9301      	str	r3, [sp, #4]
 801777a:	f7ff fca5 	bl	80170c8 <_vfiprintf_r>
 801777e:	b002      	add	sp, #8
 8017780:	f85d eb04 	ldr.w	lr, [sp], #4
 8017784:	b003      	add	sp, #12
 8017786:	4770      	bx	lr
 8017788:	20000040 	.word	0x20000040

0801778c <__swhatbuf_r>:
 801778c:	b570      	push	{r4, r5, r6, lr}
 801778e:	460c      	mov	r4, r1
 8017790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017794:	2900      	cmp	r1, #0
 8017796:	b096      	sub	sp, #88	@ 0x58
 8017798:	4615      	mov	r5, r2
 801779a:	461e      	mov	r6, r3
 801779c:	da0d      	bge.n	80177ba <__swhatbuf_r+0x2e>
 801779e:	89a3      	ldrh	r3, [r4, #12]
 80177a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80177a4:	f04f 0100 	mov.w	r1, #0
 80177a8:	bf14      	ite	ne
 80177aa:	2340      	movne	r3, #64	@ 0x40
 80177ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80177b0:	2000      	movs	r0, #0
 80177b2:	6031      	str	r1, [r6, #0]
 80177b4:	602b      	str	r3, [r5, #0]
 80177b6:	b016      	add	sp, #88	@ 0x58
 80177b8:	bd70      	pop	{r4, r5, r6, pc}
 80177ba:	466a      	mov	r2, sp
 80177bc:	f000 f848 	bl	8017850 <_fstat_r>
 80177c0:	2800      	cmp	r0, #0
 80177c2:	dbec      	blt.n	801779e <__swhatbuf_r+0x12>
 80177c4:	9901      	ldr	r1, [sp, #4]
 80177c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80177ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80177ce:	4259      	negs	r1, r3
 80177d0:	4159      	adcs	r1, r3
 80177d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80177d6:	e7eb      	b.n	80177b0 <__swhatbuf_r+0x24>

080177d8 <__smakebuf_r>:
 80177d8:	898b      	ldrh	r3, [r1, #12]
 80177da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80177dc:	079d      	lsls	r5, r3, #30
 80177de:	4606      	mov	r6, r0
 80177e0:	460c      	mov	r4, r1
 80177e2:	d507      	bpl.n	80177f4 <__smakebuf_r+0x1c>
 80177e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80177e8:	6023      	str	r3, [r4, #0]
 80177ea:	6123      	str	r3, [r4, #16]
 80177ec:	2301      	movs	r3, #1
 80177ee:	6163      	str	r3, [r4, #20]
 80177f0:	b003      	add	sp, #12
 80177f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80177f4:	ab01      	add	r3, sp, #4
 80177f6:	466a      	mov	r2, sp
 80177f8:	f7ff ffc8 	bl	801778c <__swhatbuf_r>
 80177fc:	9f00      	ldr	r7, [sp, #0]
 80177fe:	4605      	mov	r5, r0
 8017800:	4639      	mov	r1, r7
 8017802:	4630      	mov	r0, r6
 8017804:	f7ff fa52 	bl	8016cac <_malloc_r>
 8017808:	b948      	cbnz	r0, 801781e <__smakebuf_r+0x46>
 801780a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801780e:	059a      	lsls	r2, r3, #22
 8017810:	d4ee      	bmi.n	80177f0 <__smakebuf_r+0x18>
 8017812:	f023 0303 	bic.w	r3, r3, #3
 8017816:	f043 0302 	orr.w	r3, r3, #2
 801781a:	81a3      	strh	r3, [r4, #12]
 801781c:	e7e2      	b.n	80177e4 <__smakebuf_r+0xc>
 801781e:	89a3      	ldrh	r3, [r4, #12]
 8017820:	6020      	str	r0, [r4, #0]
 8017822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017826:	81a3      	strh	r3, [r4, #12]
 8017828:	9b01      	ldr	r3, [sp, #4]
 801782a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801782e:	b15b      	cbz	r3, 8017848 <__smakebuf_r+0x70>
 8017830:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017834:	4630      	mov	r0, r6
 8017836:	f000 f81d 	bl	8017874 <_isatty_r>
 801783a:	b128      	cbz	r0, 8017848 <__smakebuf_r+0x70>
 801783c:	89a3      	ldrh	r3, [r4, #12]
 801783e:	f023 0303 	bic.w	r3, r3, #3
 8017842:	f043 0301 	orr.w	r3, r3, #1
 8017846:	81a3      	strh	r3, [r4, #12]
 8017848:	89a3      	ldrh	r3, [r4, #12]
 801784a:	431d      	orrs	r5, r3
 801784c:	81a5      	strh	r5, [r4, #12]
 801784e:	e7cf      	b.n	80177f0 <__smakebuf_r+0x18>

08017850 <_fstat_r>:
 8017850:	b538      	push	{r3, r4, r5, lr}
 8017852:	4d07      	ldr	r5, [pc, #28]	@ (8017870 <_fstat_r+0x20>)
 8017854:	2300      	movs	r3, #0
 8017856:	4604      	mov	r4, r0
 8017858:	4608      	mov	r0, r1
 801785a:	4611      	mov	r1, r2
 801785c:	602b      	str	r3, [r5, #0]
 801785e:	f7ea fad5 	bl	8001e0c <_fstat>
 8017862:	1c43      	adds	r3, r0, #1
 8017864:	d102      	bne.n	801786c <_fstat_r+0x1c>
 8017866:	682b      	ldr	r3, [r5, #0]
 8017868:	b103      	cbz	r3, 801786c <_fstat_r+0x1c>
 801786a:	6023      	str	r3, [r4, #0]
 801786c:	bd38      	pop	{r3, r4, r5, pc}
 801786e:	bf00      	nop
 8017870:	20013ca4 	.word	0x20013ca4

08017874 <_isatty_r>:
 8017874:	b538      	push	{r3, r4, r5, lr}
 8017876:	4d06      	ldr	r5, [pc, #24]	@ (8017890 <_isatty_r+0x1c>)
 8017878:	2300      	movs	r3, #0
 801787a:	4604      	mov	r4, r0
 801787c:	4608      	mov	r0, r1
 801787e:	602b      	str	r3, [r5, #0]
 8017880:	f7ea fad4 	bl	8001e2c <_isatty>
 8017884:	1c43      	adds	r3, r0, #1
 8017886:	d102      	bne.n	801788e <_isatty_r+0x1a>
 8017888:	682b      	ldr	r3, [r5, #0]
 801788a:	b103      	cbz	r3, 801788e <_isatty_r+0x1a>
 801788c:	6023      	str	r3, [r4, #0]
 801788e:	bd38      	pop	{r3, r4, r5, pc}
 8017890:	20013ca4 	.word	0x20013ca4

08017894 <_sbrk_r>:
 8017894:	b538      	push	{r3, r4, r5, lr}
 8017896:	4d06      	ldr	r5, [pc, #24]	@ (80178b0 <_sbrk_r+0x1c>)
 8017898:	2300      	movs	r3, #0
 801789a:	4604      	mov	r4, r0
 801789c:	4608      	mov	r0, r1
 801789e:	602b      	str	r3, [r5, #0]
 80178a0:	f7ea fadc 	bl	8001e5c <_sbrk>
 80178a4:	1c43      	adds	r3, r0, #1
 80178a6:	d102      	bne.n	80178ae <_sbrk_r+0x1a>
 80178a8:	682b      	ldr	r3, [r5, #0]
 80178aa:	b103      	cbz	r3, 80178ae <_sbrk_r+0x1a>
 80178ac:	6023      	str	r3, [r4, #0]
 80178ae:	bd38      	pop	{r3, r4, r5, pc}
 80178b0:	20013ca4 	.word	0x20013ca4

080178b4 <abort>:
 80178b4:	b508      	push	{r3, lr}
 80178b6:	2006      	movs	r0, #6
 80178b8:	f000 f85a 	bl	8017970 <raise>
 80178bc:	2001      	movs	r0, #1
 80178be:	f7ea fa55 	bl	8001d6c <_exit>

080178c2 <_realloc_r>:
 80178c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178c6:	4607      	mov	r7, r0
 80178c8:	4614      	mov	r4, r2
 80178ca:	460d      	mov	r5, r1
 80178cc:	b921      	cbnz	r1, 80178d8 <_realloc_r+0x16>
 80178ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80178d2:	4611      	mov	r1, r2
 80178d4:	f7ff b9ea 	b.w	8016cac <_malloc_r>
 80178d8:	b92a      	cbnz	r2, 80178e6 <_realloc_r+0x24>
 80178da:	f7ff f973 	bl	8016bc4 <_free_r>
 80178de:	4625      	mov	r5, r4
 80178e0:	4628      	mov	r0, r5
 80178e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178e6:	f000 f85f 	bl	80179a8 <_malloc_usable_size_r>
 80178ea:	4284      	cmp	r4, r0
 80178ec:	4606      	mov	r6, r0
 80178ee:	d802      	bhi.n	80178f6 <_realloc_r+0x34>
 80178f0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80178f4:	d8f4      	bhi.n	80178e0 <_realloc_r+0x1e>
 80178f6:	4621      	mov	r1, r4
 80178f8:	4638      	mov	r0, r7
 80178fa:	f7ff f9d7 	bl	8016cac <_malloc_r>
 80178fe:	4680      	mov	r8, r0
 8017900:	b908      	cbnz	r0, 8017906 <_realloc_r+0x44>
 8017902:	4645      	mov	r5, r8
 8017904:	e7ec      	b.n	80178e0 <_realloc_r+0x1e>
 8017906:	42b4      	cmp	r4, r6
 8017908:	4622      	mov	r2, r4
 801790a:	4629      	mov	r1, r5
 801790c:	bf28      	it	cs
 801790e:	4632      	movcs	r2, r6
 8017910:	f7ff f92b 	bl	8016b6a <memcpy>
 8017914:	4629      	mov	r1, r5
 8017916:	4638      	mov	r0, r7
 8017918:	f7ff f954 	bl	8016bc4 <_free_r>
 801791c:	e7f1      	b.n	8017902 <_realloc_r+0x40>

0801791e <_raise_r>:
 801791e:	291f      	cmp	r1, #31
 8017920:	b538      	push	{r3, r4, r5, lr}
 8017922:	4605      	mov	r5, r0
 8017924:	460c      	mov	r4, r1
 8017926:	d904      	bls.n	8017932 <_raise_r+0x14>
 8017928:	2316      	movs	r3, #22
 801792a:	6003      	str	r3, [r0, #0]
 801792c:	f04f 30ff 	mov.w	r0, #4294967295
 8017930:	bd38      	pop	{r3, r4, r5, pc}
 8017932:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017934:	b112      	cbz	r2, 801793c <_raise_r+0x1e>
 8017936:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801793a:	b94b      	cbnz	r3, 8017950 <_raise_r+0x32>
 801793c:	4628      	mov	r0, r5
 801793e:	f000 f831 	bl	80179a4 <_getpid_r>
 8017942:	4622      	mov	r2, r4
 8017944:	4601      	mov	r1, r0
 8017946:	4628      	mov	r0, r5
 8017948:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801794c:	f000 b818 	b.w	8017980 <_kill_r>
 8017950:	2b01      	cmp	r3, #1
 8017952:	d00a      	beq.n	801796a <_raise_r+0x4c>
 8017954:	1c59      	adds	r1, r3, #1
 8017956:	d103      	bne.n	8017960 <_raise_r+0x42>
 8017958:	2316      	movs	r3, #22
 801795a:	6003      	str	r3, [r0, #0]
 801795c:	2001      	movs	r0, #1
 801795e:	e7e7      	b.n	8017930 <_raise_r+0x12>
 8017960:	2100      	movs	r1, #0
 8017962:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017966:	4620      	mov	r0, r4
 8017968:	4798      	blx	r3
 801796a:	2000      	movs	r0, #0
 801796c:	e7e0      	b.n	8017930 <_raise_r+0x12>
	...

08017970 <raise>:
 8017970:	4b02      	ldr	r3, [pc, #8]	@ (801797c <raise+0xc>)
 8017972:	4601      	mov	r1, r0
 8017974:	6818      	ldr	r0, [r3, #0]
 8017976:	f7ff bfd2 	b.w	801791e <_raise_r>
 801797a:	bf00      	nop
 801797c:	20000040 	.word	0x20000040

08017980 <_kill_r>:
 8017980:	b538      	push	{r3, r4, r5, lr}
 8017982:	4d07      	ldr	r5, [pc, #28]	@ (80179a0 <_kill_r+0x20>)
 8017984:	2300      	movs	r3, #0
 8017986:	4604      	mov	r4, r0
 8017988:	4608      	mov	r0, r1
 801798a:	4611      	mov	r1, r2
 801798c:	602b      	str	r3, [r5, #0]
 801798e:	f7ea f9db 	bl	8001d48 <_kill>
 8017992:	1c43      	adds	r3, r0, #1
 8017994:	d102      	bne.n	801799c <_kill_r+0x1c>
 8017996:	682b      	ldr	r3, [r5, #0]
 8017998:	b103      	cbz	r3, 801799c <_kill_r+0x1c>
 801799a:	6023      	str	r3, [r4, #0]
 801799c:	bd38      	pop	{r3, r4, r5, pc}
 801799e:	bf00      	nop
 80179a0:	20013ca4 	.word	0x20013ca4

080179a4 <_getpid_r>:
 80179a4:	f7ea b9c8 	b.w	8001d38 <_getpid>

080179a8 <_malloc_usable_size_r>:
 80179a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80179ac:	1f18      	subs	r0, r3, #4
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	bfbc      	itt	lt
 80179b2:	580b      	ldrlt	r3, [r1, r0]
 80179b4:	18c0      	addlt	r0, r0, r3
 80179b6:	4770      	bx	lr

080179b8 <_init>:
 80179b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179ba:	bf00      	nop
 80179bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80179be:	bc08      	pop	{r3}
 80179c0:	469e      	mov	lr, r3
 80179c2:	4770      	bx	lr

080179c4 <_fini>:
 80179c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179c6:	bf00      	nop
 80179c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80179ca:	bc08      	pop	{r3}
 80179cc:	469e      	mov	lr, r3
 80179ce:	4770      	bx	lr
