\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} \\*DMA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} }{\pageref{struct_____i2_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{\+\_\+\+\_\+\+MDMA\+\_\+\+Handle\+Type\+Def}} \\*MDMA handle Structure definition }{\pageref{struct_____m_d_m_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} }{\pageref{struct_b_d_m_a___channel___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_b_d_m_a___type_def}{BDMA\+\_\+\+Type\+Def}} }{\pageref{struct_b_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structbridgeif__dfdb__entry__s}{bridgeif\+\_\+dfdb\+\_\+entry\+\_\+s}} }{\pageref{structbridgeif__dfdb__entry__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structbridgeif__dfdb__s}{bridgeif\+\_\+dfdb\+\_\+s}} }{\pageref{structbridgeif__dfdb__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structbridgeif__initdata__s}{bridgeif\+\_\+initdata\+\_\+s}} }{\pageref{structbridgeif__initdata__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} \\*Consumer Electronics Control }{\pageref{struct_c_e_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_c_o_m_p___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} }{\pageref{struct_c_o_m_p___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def}{COMPOPT\+\_\+\+Type\+Def}} \\*Comparator }{\pageref{struct_c_o_m_p_o_p_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\+\_\+\+Type\+Def}} \\*COordincate Rotation DIgital Computer }{\pageref{struct_c_o_r_d_i_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} \\*Clock Recovery System }{\pageref{struct_c_r_s___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \\*DCMI }{\pageref{struct_d_c_m_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*DFSDM channel configuration registers }{\pageref{struct_d_f_s_d_m___channel___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \\*DFSDM module registers }{\pageref{struct_d_f_s_d_m___filter___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdhcp6__msg}{dhcp6\+\_\+msg}} }{\pageref{structdhcp6__msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdhcp__msg}{dhcp\+\_\+msg}} }{\pageref{structdhcp__msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} \\*Delay Block DLYB }{\pageref{struct_d_l_y_b___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \\*DMA2D Controller }{\pageref{struct_d_m_a2_d___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \\*DMA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a_m_u_x___channel___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a_m_u_x___channel_status___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a_m_u_x___request_gen___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a_m_u_x___request_gen_status___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdns__hdr}{dns\+\_\+hdr}} }{\pageref{structdns__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_t_s___type_def}{DTS\+\_\+\+Type\+Def}} \\*DTS }{\pageref{struct_d_t_s___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structeth__addr}{eth\+\_\+addr}} }{\pageref{structeth__addr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structeth__hdr}{eth\+\_\+hdr}} }{\pageref{structeth__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \\*Ethernet MAC }{\pageref{struct_e_t_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structeth__vlan__hdr}{eth\+\_\+vlan\+\_\+hdr}} }{\pageref{structeth__vlan__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structetharp__hdr}{etharp\+\_\+hdr}} }{\pageref{structetharp__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___config_type_def}{EXTI\+\_\+\+Config\+Type\+Def}} \\*EXTI Configuration structure definition }{\pageref{struct_e_x_t_i___config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\+\_\+\+Core\+\_\+\+Type\+Def}} \\*This structure registers corresponds to EXTI\+\_\+\+Typdef CPU1/\+CPU2 registers subset (IMRx, EMRx and PRx), allowing to define EXTI\+\_\+\+D1/\+EXTI\+\_\+\+D2 with rapid/common access to these IMRx, EMRx, PRx registers for CPU1 and CPU2. Note that EXTI\+\_\+\+D1 and EXTI\+\_\+\+D2 bases addresses are calculated to point to CPUx first register\+: IMR1 in case of EXTI\+\_\+\+D1 that is addressing CPU1 (Cortex-\/\+M7) C2\+IMR1 in case of EXTI\+\_\+\+D2 that is addressing CPU2 (Cortex-\/\+M4) Note\+: EXTI\+\_\+\+D2 and corresponding C2\+IMRx, C2\+EMRx and C2\+PRx registers are available for Dual Core devices only }{\pageref{struct_e_x_t_i___core___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___handle_type_def}{EXTI\+\_\+\+Handle\+Type\+Def}} \\*EXTI Handle structure definition }{\pageref{struct_e_x_t_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def}{FDCAN\+\_\+\+Clock\+Calibration\+Unit\+\_\+\+Type\+Def}} \\*FD Controller Area Network }{\pageref{struct_f_d_c_a_n___clock_calibration_unit___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} \\*FD Controller Area Network }{\pageref{struct_f_d_c_a_n___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___c_r_c_init_type_def}{FLASH\+\_\+\+CRCInit\+Type\+Def}} \\*FLASH Erase structure definition }{\pageref{struct_f_l_a_s_h___c_r_c_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___erase_init_type_def}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}} \\*FLASH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___o_b_program_init_type_def}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}} \\*FLASH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___process_type_def}{FLASH\+\_\+\+Process\+Type\+Def}} \\*FLASH handle Structure definition }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\+\_\+\+Type\+Def}} \\*Filter and Mathematical ACcelerator }{\pageref{struct_f_m_a_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Memory Controller }{\pageref{struct_f_m_c___bank1___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank1E }{\pageref{struct_f_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank2___type_def}{FMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank2 }{\pageref{struct_f_m_c___bank2___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank3 }{\pageref{struct_f_m_c___bank3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank5 and 6 }{\pageref{struct_f_m_c___bank5__6___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_p_u___type}{FPU\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structfs__file}{fs\+\_\+file}} }{\pageref{structfs__file}}{}
\item\contentsline{section}{\mbox{\hyperlink{structfsdata__file}{fsdata\+\_\+file}} }{\pageref{structfsdata__file}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \\*GPIO Init structure definition }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_v___type_def}{GPV\+\_\+\+Type\+Def}} \\*Global Programmer View }{\pageref{struct_g_p_v___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_l___d_m_a___mux_request_generator_config_type_def}{HAL\+\_\+\+DMA\+\_\+\+Mux\+Request\+Generator\+Config\+Type\+Def}} \\*HAL DMAMUX request generator parameters structure definition }{\pageref{struct_h_a_l___d_m_a___mux_request_generator_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_l___d_m_a___mux_sync_config_type_def}{HAL\+\_\+\+DMA\+\_\+\+Mux\+Sync\+Config\+Type\+Def}} \\*HAL DMAMUX Synchronization configuration structure definition }{\pageref{struct_h_a_l___d_m_a___mux_sync_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_s_e_m___common___type_def}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_h_s_e_m___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_s_e_m___type_def}{HSEM\+\_\+\+Type\+Def}} \\*HW Semaphore HSEM }{\pageref{struct_h_s_e_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} }{\pageref{struct_i2_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structicmp6__echo__hdr}{icmp6\+\_\+echo\+\_\+hdr}} }{\pageref{structicmp6__echo__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structicmp6__hdr}{icmp6\+\_\+hdr}} }{\pageref{structicmp6__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structicmp__echo__hdr}{icmp\+\_\+echo\+\_\+hdr}} }{\pageref{structicmp__echo__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structieee__802154__hdr}{ieee\+\_\+802154\+\_\+hdr}} }{\pageref{structieee__802154__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structigmp__msg}{igmp\+\_\+msg}} }{\pageref{structigmp__msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structin6__addr}{in6\+\_\+addr}} }{\pageref{structin6__addr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structin__addr}{in\+\_\+addr}} }{\pageref{structin__addr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip4__addr__packed}{ip4\+\_\+addr\+\_\+packed}} }{\pageref{structip4__addr__packed}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip4__addr__wordaligned}{ip4\+\_\+addr\+\_\+wordaligned}} }{\pageref{structip4__addr__wordaligned}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip6__addr__packed}{ip6\+\_\+addr\+\_\+packed}} }{\pageref{structip6__addr__packed}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip6__dest__hdr}{ip6\+\_\+dest\+\_\+hdr}} }{\pageref{structip6__dest__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip6__frag__hdr}{ip6\+\_\+frag\+\_\+hdr}} }{\pageref{structip6__frag__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip6__hbh__hdr}{ip6\+\_\+hbh\+\_\+hdr}} }{\pageref{structip6__hbh__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip6__hdr}{ip6\+\_\+hdr}} }{\pageref{structip6__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip6__opt__hdr}{ip6\+\_\+opt\+\_\+hdr}} }{\pageref{structip6__opt__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip6__rout__hdr}{ip6\+\_\+rout\+\_\+hdr}} }{\pageref{structip6__rout__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip__globals}{ip\+\_\+globals}} }{\pageref{structip__globals}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip__hdr}{ip\+\_\+hdr}} }{\pageref{structip__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structip__pcb}{ip\+\_\+pcb}} }{\pageref{structip__pcb}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structnetif__ext__callback__args__t_1_1ipv4__changed__s}{netif\+\_\+ext\+\_\+callback\+\_\+args\+\_\+t\+::ipv4\+\_\+changed\+\_\+s}} }{\pageref{structnetif__ext__callback__args__t_1_1ipv4__changed__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structnetif__ext__callback__args__t_1_1ipv6__addr__state__changed__s}{netif\+\_\+ext\+\_\+callback\+\_\+args\+\_\+t\+::ipv6\+\_\+addr\+\_\+state\+\_\+changed\+\_\+s}} }{\pageref{structnetif__ext__callback__args__t_1_1ipv6__addr__state__changed__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structnetif__ext__callback__args__t_1_1ipv6__set__s}{netif\+\_\+ext\+\_\+callback\+\_\+args\+\_\+t\+::ipv6\+\_\+set\+\_\+s}} }{\pageref{structnetif__ext__callback__args__t_1_1ipv6__set__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlan8742___i_o_ctx__t}{lan8742\+\_\+\+IOCtx\+\_\+t}} }{\pageref{structlan8742___i_o_ctx__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlan8742___object__t}{lan8742\+\_\+\+Object\+\_\+t}} }{\pageref{structlan8742___object__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structnetif__ext__callback__args__t_1_1link__changed__s}{netif\+\_\+ext\+\_\+callback\+\_\+args\+\_\+t\+::link\+\_\+changed\+\_\+s}} }{\pageref{structnetif__ext__callback__args__t_1_1link__changed__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def}{LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def}} \\*UTILS System, AHB and APB buses clock configuration structure definition }{\pageref{struct_l_l___u_t_i_l_s___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def}} \\*UTILS PLL structure definition }{\pageref{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlladdr__option}{lladdr\+\_\+option}} }{\pageref{structlladdr__option}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \\*LPTIMIMER }{\pageref{struct_l_p_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \\*LCD-\/\+TFT Display layer x Controller }{\pageref{struct_l_t_d_c___layer___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \\*LCD-\/\+TFT Display Controller }{\pageref{struct_l_t_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlwip__cyclic__timer}{lwip\+\_\+cyclic\+\_\+timer}} }{\pageref{structlwip__cyclic__timer}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_d_i_o_s___type_def}{MDIOS\+\_\+\+Type\+Def}} \\*MDIOS }{\pageref{struct_m_d_i_o_s___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} }{\pageref{struct_m_d_m_a___channel___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_d_m_a___init_type_def}{MDMA\+\_\+\+Init\+Type\+Def}} \\*MDMA Configuration Structure definition }{\pageref{struct_m_d_m_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_d_m_a___link_node_conf_type_def}{MDMA\+\_\+\+Link\+Node\+Conf\+Type\+Def}} \\*HAL MDMA linked list node configuration structure definition }{\pageref{struct_m_d_m_a___link_node_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_d_m_a___link_node_type_def}{MDMA\+\_\+\+Link\+Node\+Type\+Def}} \\*HAL MDMA linked list node structure definition }{\pageref{struct_m_d_m_a___link_node_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_d_m_a___type_def}{MDMA\+\_\+\+Type\+Def}} \\*MDMA Controller }{\pageref{struct_m_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmem}{mem}} }{\pageref{structmem}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmemp}{memp}} }{\pageref{structmemp}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmemp__desc}{memp\+\_\+desc}} }{\pageref{structmemp__desc}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmld__header}{mld\+\_\+header}} }{\pageref{structmld__header}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmqtt__client__s}{mqtt\+\_\+client\+\_\+s}} }{\pageref{structmqtt__client__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmqtt__connect__client__info__t}{mqtt\+\_\+connect\+\_\+client\+\_\+info\+\_\+t}} }{\pageref{structmqtt__connect__client__info__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmqtt__request__t}{mqtt\+\_\+request\+\_\+t}} }{\pageref{structmqtt__request__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmqtt__ringbuf__t}{mqtt\+\_\+ringbuf\+\_\+t}} }{\pageref{structmqtt__ringbuf__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmtu__option}{mtu\+\_\+option}} }{\pageref{structmtu__option}}{}
\item\contentsline{section}{\mbox{\hyperlink{structna__header}{na\+\_\+header}} }{\pageref{structna__header}}{}
\item\contentsline{section}{\mbox{\hyperlink{structnetif}{netif}} }{\pageref{structnetif}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionnetif__ext__callback__args__t}{netif\+\_\+ext\+\_\+callback\+\_\+args\+\_\+t}} }{\pageref{unionnetif__ext__callback__args__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structns__header}{ns\+\_\+header}} }{\pageref{structns__header}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def}{OCTOSPI\+\_\+\+Type\+Def}} \\*OCTO Serial Peripheral Interface }{\pageref{struct_o_c_t_o_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_o_c_t_o_s_p_i_m___type_def}{OCTOSPIM\+\_\+\+Type\+Def}} \\*OCTO Serial Peripheral Interface IO Manager }{\pageref{struct_o_c_t_o_s_p_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} \\*Operational Amplifier (OPAMP) }{\pageref{struct_o_p_a_m_p___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpacked__struct__test}{packed\+\_\+struct\+\_\+test}} }{\pageref{structpacked__struct__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpbuf}{pbuf}} }{\pageref{structpbuf}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpbuf__rom}{pbuf\+\_\+rom}} }{\pageref{structpbuf__rom}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_l_l1___clocks_type_def}{PLL1\+\_\+\+Clocks\+Type\+Def}} \\*RCC PLL1 Clocks structure definition }{\pageref{struct_p_l_l1___clocks_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_l_l2___clocks_type_def}{PLL2\+\_\+\+Clocks\+Type\+Def}} \\*RCC PLL2 Clocks structure definition }{\pageref{struct_p_l_l2___clocks_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_l_l3___clocks_type_def}{PLL3\+\_\+\+Clocks\+Type\+Def}} \\*RCC PLL3 Clocks structure definition }{\pageref{struct_p_l_l3___clocks_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structprefix__option}{prefix\+\_\+option}} }{\pageref{structprefix__option}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_s_s_i___type_def}{PSSI\+\_\+\+Type\+Def}} \\*PSSI }{\pageref{struct_p_s_s_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}} \\*PWR PVD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def}{PWREx\+\_\+\+AVDType\+Def}} \\*PWREx AVD configuration structure definition }{\pageref{struct_p_w_r_ex___a_v_d_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def}{PWREx\+\_\+\+Wakeup\+Pin\+Type\+Def}} \\*PWREx Wakeup pin configuration structure definition }{\pageref{struct_p_w_r_ex___wakeup_pin_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structra__header}{ra\+\_\+header}} }{\pageref{structra__header}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} \\*RAM\+\_\+\+ECC\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_r_a_m_e_c_c___monitor_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} }{\pageref{struct_r_a_m_e_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \\*RCC System, AHB and APB busses clock configuration structure definition }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{RCC\+\_\+\+CRSInit\+Type\+Def}} \\*RCC\+\_\+\+CRS Init structure definition }{\pageref{struct_r_c_c___c_r_s_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{RCC\+\_\+\+CRSSynchro\+Info\+Type\+Def}} \\*RCC\+\_\+\+CRS Synchronization structure definition }{\pageref{struct_r_c_c___c_r_s_synchro_info_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \\*RCC Internal/\+External Oscillator (HSE, HSI, CSI, LSE and LSI) configuration structure definition }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} \\*RCC extended clocks structure definition }{\pageref{struct_r_c_c___periph_c_l_k_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def}{RCC\+\_\+\+PLL2\+Init\+Type\+Def}} \\*PLL2 Clock structure definition }{\pageref{struct_r_c_c___p_l_l2_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def}{RCC\+\_\+\+PLL3\+Init\+Type\+Def}} \\*PLL3 Clock structure definition }{\pageref{struct_r_c_c___p_l_l3_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}} \\*RCC PLL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrdnss__option}{rdnss\+\_\+option}} }{\pageref{structrdnss__option}}{}
\item\contentsline{section}{\mbox{\hyperlink{structredirect__header}{redirect\+\_\+header}} }{\pageref{structredirect__header}}{}
\item\contentsline{section}{\mbox{\hyperlink{structredirected__header__option}{redirected\+\_\+header\+\_\+option}} }{\pageref{structredirected__header__option}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \\*RNG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structroute__option}{route\+\_\+option}} }{\pageref{structroute__option}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrs__header}{rs\+\_\+header}} }{\pageref{structrs__header}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_rx_buff__t}{Rx\+Buff\+\_\+t}} }{\pageref{struct_rx_buff__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} }{\pageref{struct_s_a_i___block___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \\*Serial Audio Interface }{\pageref{struct_s_a_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} \\*Secure digital input/output Interface }{\pageref{struct_s_d_m_m_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structslipif__priv}{slipif\+\_\+priv}} }{\pageref{structslipif__priv}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsmtp__send__request}{smtp\+\_\+send\+\_\+request}} }{\pageref{structsmtp__send__request}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\+\_\+\+Type\+Def}} \\*SPDIF-\/\+RX Interface }{\pageref{struct_s_p_d_i_f_r_x___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structnetif__ext__callback__args__t_1_1status__changed__s}{netif\+\_\+ext\+\_\+callback\+\_\+args\+\_\+t\+::status\+\_\+changed\+\_\+s}} }{\pageref{structnetif__ext__callback__args__t_1_1status__changed__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} \\*Single Wire Protocol Master Interface SPWMI }{\pageref{struct_s_w_p_m_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtcp__hdr}{tcp\+\_\+hdr}} }{\pageref{structtcp__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtcpip__api__call__data}{tcpip\+\_\+api\+\_\+call\+\_\+data}} }{\pageref{structtcpip__api__call__data}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtcpip__msg}{tcpip\+\_\+msg}} }{\pageref{structtcpip__msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtftp__context}{tftp\+\_\+context}} }{\pageref{structtftp__context}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*TIM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*TIM Break input(s) and Dead time configuration Structure definition }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*TIM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*TIM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*TIM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} \\*TIM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} \\*TIM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\+\_\+\+Master\+Config\+Type\+Def}} \\*TIM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} \\*TIM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*TIM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} \\*TIM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_t_c_a_n___type_def}{TTCAN\+\_\+\+Type\+Def}} \\*TTFD Controller Area Network }{\pageref{struct_t_t_c_a_n___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structudp__hdr}{udp\+\_\+hdr}} }{\pageref{structudp__hdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}} \\*VREFBUF }{\pageref{struct_v_r_e_f_b_u_f___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
