{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714831957167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714831957167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  4 19:42:37 2024 " "Processing started: Sat May  4 19:42:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714831957167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831957167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modified_booth_algorithm_4bit -c modified_booth_algorithm_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off modified_booth_algorithm_4bit -c modified_booth_algorithm_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831957167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714831957537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714831957537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lut LUT modified_booth_algorithm_4bit.v(11) " "Verilog HDL Declaration information at modified_booth_algorithm_4bit.v(11): object \"lut\" differs only in case from object \"LUT\" in the same scope" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714831968164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/modified_booth_algorithm_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/modified_booth_algorithm_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 modified_booth_algorithm_4bit " "Found entity 1: modified_booth_algorithm_4bit" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714831968166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831968166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/2s_complement_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file code/2s_complement_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_2s_complement_mod " "Found entity 1: m_2s_complement_mod" {  } { { "code/2s_complement_mod.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/2s_complement_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714831968168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831968168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modified_booth_algorithm_4bit " "Elaborating entity \"modified_booth_algorithm_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714831968219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_TWOS_Complement modified_booth_algorithm_4bit.v(101) " "Verilog HDL or VHDL warning at modified_booth_algorithm_4bit.v(101): object \"B_TWOS_Complement\" assigned a value but never read" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714831968222 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 modified_booth_algorithm_4bit.v(207) " "Verilog HDL assignment warning at modified_booth_algorithm_4bit.v(207): truncated value with size 32 to match size of target (2)" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968226 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 modified_booth_algorithm_4bit.v(252) " "Verilog HDL assignment warning at modified_booth_algorithm_4bit.v(252): truncated value with size 32 to match size of target (2)" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968227 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 modified_booth_algorithm_4bit.v(314) " "Verilog HDL assignment warning at modified_booth_algorithm_4bit.v(314): truncated value with size 32 to match size of target (2)" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968229 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 modified_booth_algorithm_4bit.v(351) " "Verilog HDL assignment warning at modified_booth_algorithm_4bit.v(351): truncated value with size 32 to match size of target (2)" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968230 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 modified_booth_algorithm_4bit.v(375) " "Verilog HDL assignment warning at modified_booth_algorithm_4bit.v(375): truncated value with size 32 to match size of target (2)" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968231 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 modified_booth_algorithm_4bit.v(382) " "Verilog HDL assignment warning at modified_booth_algorithm_4bit.v(382): truncated value with size 32 to match size of target (2)" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968231 "|modified_booth_algorithm_4bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_2s_complement_mod m_2s_complement_mod:TWOS_Compl_5bit " "Elaborating entity \"m_2s_complement_mod\" for hierarchy \"m_2s_complement_mod:TWOS_Compl_5bit\"" {  } { { "code/modified_booth_algorithm_4bit.v" "TWOS_Compl_5bit" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714831968441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 2s_complement_mod.v(39) " "Verilog HDL assignment warning at 2s_complement_mod.v(39): truncated value with size 32 to match size of target (5)" {  } { { "code/2s_complement_mod.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/2s_complement_mod.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968442 "|modified_booth_algorithm_4bit|m_2s_complement_mod:TWOS_Compl_5bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_2s_complement_mod m_2s_complement_mod:TWOS_Compl_6bit " "Elaborating entity \"m_2s_complement_mod\" for hierarchy \"m_2s_complement_mod:TWOS_Compl_6bit\"" {  } { { "code/modified_booth_algorithm_4bit.v" "TWOS_Compl_6bit" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714831968453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 2s_complement_mod.v(39) " "Verilog HDL assignment warning at 2s_complement_mod.v(39): truncated value with size 32 to match size of target (6)" {  } { { "code/2s_complement_mod.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/2s_complement_mod.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968455 "|modified_booth_algorithm_4bit|m_2s_complement_mod:TWOS_Compl_6bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_2s_complement_mod m_2s_complement_mod:TWOS_Compl_10bit " "Elaborating entity \"m_2s_complement_mod\" for hierarchy \"m_2s_complement_mod:TWOS_Compl_10bit\"" {  } { { "code/modified_booth_algorithm_4bit.v" "TWOS_Compl_10bit" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714831968499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 2s_complement_mod.v(39) " "Verilog HDL assignment warning at 2s_complement_mod.v(39): truncated value with size 32 to match size of target (10)" {  } { { "code/2s_complement_mod.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/2s_complement_mod.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831968501 "|modified_booth_algorithm_4bit|m_2s_complement_mod:TWOS_Compl_10bit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714831970123 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714831970559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORK/intel/BOOTH ALGORITHM/output_files/modified_booth_algorithm_4bit.map.smsg " "Generated suppressed messages file D:/WORK/intel/BOOTH ALGORITHM/output_files/modified_booth_algorithm_4bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831970633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714831970963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714831970963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714831971194 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714831971194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714831971194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714831971194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714831971275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  4 19:42:51 2024 " "Processing ended: Sat May  4 19:42:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714831971275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714831971275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714831971275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831971275 ""}
