

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_10'
================================================================
* Date:           Thu Apr 13 22:37:16 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.354 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257| 2.570 us | 2.570 us |  257|  257|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         8|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %a_offset)" [dilithium2/poly.c:734]   --->   Operation 10 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %r_coeffs_offset)" [dilithium2/poly.c:734]   --->   Operation 11 'read' 'r_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/poly.c:738]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln739_1, %2 ]" [dilithium2/poly.c:739]   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.22ns)   --->   "%icmp_ln738 = icmp eq i6 %i_0, -32" [dilithium2/poly.c:738]   --->   Operation 15 'icmp' 'icmp_ln738' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.60ns)   --->   "%i = add i6 %i_0, 1" [dilithium2/poly.c:738]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln738, label %3, label %2" [dilithium2/poly.c:738]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln739 = zext i9 %phi_mul to i12" [dilithium2/poly.c:739]   --->   Operation 19 'zext' 'zext_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.77ns)   --->   "%add_ln739 = add i12 %a_offset_read, %zext_ln739" [dilithium2/poly.c:739]   --->   Operation 20 'add' 'add_ln739' <Predicate = (!icmp_ln738)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln739_1 = zext i12 %add_ln739 to i64" [dilithium2/poly.c:739]   --->   Operation 21 'zext' 'zext_ln739_1' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln739_1" [dilithium2/poly.c:739]   --->   Operation 22 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr_1, align 1" [dilithium2/poly.c:739]   --->   Operation 23 'load' 'a_load' <Predicate = (!icmp_ln738)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln739 = trunc i6 %i_0 to i5" [dilithium2/poly.c:739]   --->   Operation 24 'trunc' 'trunc_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln740 = add i9 1, %phi_mul" [dilithium2/poly.c:740]   --->   Operation 25 'add' 'add_ln740' <Predicate = (!icmp_ln738)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i9 %add_ln740 to i12" [dilithium2/poly.c:740]   --->   Operation 26 'zext' 'zext_ln740' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%add_ln740_1 = add i12 %a_offset_read, %zext_ln740" [dilithium2/poly.c:740]   --->   Operation 27 'add' 'add_ln740_1' <Predicate = (!icmp_ln738)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i12 %add_ln740_1 to i64" [dilithium2/poly.c:740]   --->   Operation 28 'zext' 'zext_ln740_1' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln740_1" [dilithium2/poly.c:740]   --->   Operation 29 'getelementptr' 'a_addr' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr, align 1" [dilithium2/poly.c:740]   --->   Operation 30 'load' 'a_load_1' <Predicate = (!icmp_ln738)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [dilithium2/poly.c:786]   --->   Operation 31 'ret' <Predicate = (icmp_ln738)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.35>
ST_3 : Operation 32 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr_1, align 1" [dilithium2/poly.c:739]   --->   Operation 32 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_529 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i5.i3(i3 %r_coeffs_offset_read, i5 %trunc_ln739, i3 0)" [dilithium2/poly.c:739]   --->   Operation 33 'bitconcatenate' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln739_2 = zext i11 %tmp_529 to i64" [dilithium2/poly.c:739]   --->   Operation 34 'zext' 'zext_ln739_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln739_2" [dilithium2/poly.c:739]   --->   Operation 35 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr, align 1" [dilithium2/poly.c:740]   --->   Operation 36 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln741 = trunc i8 %a_load_1 to i5" [dilithium2/poly.c:741]   --->   Operation 37 'trunc' 'trunc_ln741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln741, i8 %a_load)" [dilithium2/poly.c:741]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln743 = zext i13 %tmp_s to i14" [dilithium2/poly.c:743]   --->   Operation 39 'zext' 'zext_ln743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln744 = add i9 2, %phi_mul" [dilithium2/poly.c:744]   --->   Operation 40 'add' 'add_ln744' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i9 %add_ln744 to i12" [dilithium2/poly.c:744]   --->   Operation 41 'zext' 'zext_ln744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.77ns)   --->   "%add_ln744_1 = add i12 %a_offset_read, %zext_ln744" [dilithium2/poly.c:744]   --->   Operation 42 'add' 'add_ln744_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln744_1 = zext i12 %add_ln744_1 to i64" [dilithium2/poly.c:744]   --->   Operation 43 'zext' 'zext_ln744_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln744_1" [dilithium2/poly.c:744]   --->   Operation 44 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [dilithium2/poly.c:744]   --->   Operation 45 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln745 = add i9 3, %phi_mul" [dilithium2/poly.c:745]   --->   Operation 46 'add' 'add_ln745' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln745 = zext i9 %add_ln745 to i12" [dilithium2/poly.c:745]   --->   Operation 47 'zext' 'zext_ln745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.77ns)   --->   "%add_ln745_1 = add i12 %a_offset_read, %zext_ln745" [dilithium2/poly.c:745]   --->   Operation 48 'add' 'add_ln745_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln745_1 = zext i12 %add_ln745_1 to i64" [dilithium2/poly.c:745]   --->   Operation 49 'zext' 'zext_ln745_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln745_1" [dilithium2/poly.c:745]   --->   Operation 50 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [dilithium2/poly.c:745]   --->   Operation 51 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 52 [1/1] (1.80ns)   --->   "%sub_ln775 = sub i14 4096, %zext_ln743" [dilithium2/poly.c:775]   --->   Operation 52 'sub' 'sub_ln775' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln775 = sext i14 %sub_ln775 to i32" [dilithium2/poly.c:775]   --->   Operation 53 'sext' 'sext_ln775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.77ns)   --->   "store i32 %sext_ln775, i32* %r_coeffs_addr, align 4" [dilithium2/poly.c:775]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.35>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln739, i3 0)" [dilithium2/poly.c:739]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_1, i32 5, i32 7)" [dilithium2/poly.c:743]   --->   Operation 56 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%zext_ln743_1 = zext i3 %lshr_ln to i8" [dilithium2/poly.c:743]   --->   Operation 57 'zext' 'zext_ln743_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln743 = or i8 %shl_ln, 1" [dilithium2/poly.c:743]   --->   Operation 58 'or' 'or_ln743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_530 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln743)" [dilithium2/poly.c:743]   --->   Operation 59 'bitconcatenate' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln743_2 = zext i11 %tmp_530 to i64" [dilithium2/poly.c:743]   --->   Operation 60 'zext' 'zext_ln743_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%r_coeffs_addr_1 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln743_2" [dilithium2/poly.c:743]   --->   Operation 61 'getelementptr' 'r_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [dilithium2/poly.c:744]   --->   Operation 62 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%shl_ln10 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_2, i3 0)" [dilithium2/poly.c:744]   --->   Operation 63 'bitconcatenate' 'shl_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [dilithium2/poly.c:745]   --->   Operation 64 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%trunc_ln746 = trunc i8 %a_load_3 to i2" [dilithium2/poly.c:746]   --->   Operation 65 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 0, i8 %zext_ln743_1)" [dilithium2/poly.c:746]   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%or_ln746 = or i11 %tmp_2, %shl_ln10" [dilithium2/poly.c:746]   --->   Operation 67 'or' 'or_ln746' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%or_ln = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %trunc_ln746, i11 %or_ln746)" [dilithium2/poly.c:746]   --->   Operation 68 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%zext_ln746 = zext i13 %or_ln to i14" [dilithium2/poly.c:746]   --->   Operation 69 'zext' 'zext_ln746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_3, i32 2, i32 7)" [dilithium2/poly.c:748]   --->   Operation 70 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln749 = add i9 4, %phi_mul" [dilithium2/poly.c:749]   --->   Operation 71 'add' 'add_ln749' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln749 = zext i9 %add_ln749 to i12" [dilithium2/poly.c:749]   --->   Operation 72 'zext' 'zext_ln749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.77ns)   --->   "%add_ln749_1 = add i12 %a_offset_read, %zext_ln749" [dilithium2/poly.c:749]   --->   Operation 73 'add' 'add_ln749_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln749_1 = zext i12 %add_ln749_1 to i64" [dilithium2/poly.c:749]   --->   Operation 74 'zext' 'zext_ln749_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln749_1" [dilithium2/poly.c:749]   --->   Operation 75 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [dilithium2/poly.c:749]   --->   Operation 76 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln753 = add i9 5, %phi_mul" [dilithium2/poly.c:753]   --->   Operation 77 'add' 'add_ln753' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln753 = zext i9 %add_ln753 to i12" [dilithium2/poly.c:753]   --->   Operation 78 'zext' 'zext_ln753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.77ns)   --->   "%add_ln753_1 = add i12 %a_offset_read, %zext_ln753" [dilithium2/poly.c:753]   --->   Operation 79 'add' 'add_ln753_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln753_1 = zext i12 %add_ln753_1 to i64" [dilithium2/poly.c:753]   --->   Operation 80 'zext' 'zext_ln753_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln753_1" [dilithium2/poly.c:753]   --->   Operation 81 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [dilithium2/poly.c:753]   --->   Operation 82 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 83 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776 = sub i14 4096, %zext_ln746" [dilithium2/poly.c:776]   --->   Operation 83 'sub' 'sub_ln776' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln776 = sext i14 %sub_ln776 to i32" [dilithium2/poly.c:776]   --->   Operation 84 'sext' 'sext_ln776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.77ns)   --->   "store i32 %sext_ln776, i32* %r_coeffs_addr_1, align 4" [dilithium2/poly.c:776]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 7.35>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln748 = or i8 %shl_ln, 2" [dilithium2/poly.c:748]   --->   Operation 86 'or' 'or_ln748' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_531 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln748)" [dilithium2/poly.c:748]   --->   Operation 87 'bitconcatenate' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln748 = zext i11 %tmp_531 to i64" [dilithium2/poly.c:748]   --->   Operation 88 'zext' 'zext_ln748' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln748" [dilithium2/poly.c:748]   --->   Operation 89 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [dilithium2/poly.c:749]   --->   Operation 90 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln750 = trunc i8 %a_load_4 to i7" [dilithium2/poly.c:750]   --->   Operation 91 'trunc' 'trunc_ln750' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln750, i6 %lshr_ln3)" [dilithium2/poly.c:750]   --->   Operation 92 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i13 %or_ln1 to i14" [dilithium2/poly.c:750]   --->   Operation 93 'zext' 'zext_ln750' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [dilithium2/poly.c:753]   --->   Operation 94 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln754 = add i9 6, %phi_mul" [dilithium2/poly.c:754]   --->   Operation 95 'add' 'add_ln754' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln754 = zext i9 %add_ln754 to i12" [dilithium2/poly.c:754]   --->   Operation 96 'zext' 'zext_ln754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.77ns)   --->   "%add_ln754_1 = add i12 %a_offset_read, %zext_ln754" [dilithium2/poly.c:754]   --->   Operation 97 'add' 'add_ln754_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln754_1 = zext i12 %add_ln754_1 to i64" [dilithium2/poly.c:754]   --->   Operation 98 'zext' 'zext_ln754_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln754_1" [dilithium2/poly.c:754]   --->   Operation 99 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [dilithium2/poly.c:754]   --->   Operation 100 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln758 = add i9 7, %phi_mul" [dilithium2/poly.c:758]   --->   Operation 101 'add' 'add_ln758' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln758 = zext i9 %add_ln758 to i12" [dilithium2/poly.c:758]   --->   Operation 102 'zext' 'zext_ln758' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.77ns)   --->   "%add_ln758_1 = add i12 %a_offset_read, %zext_ln758" [dilithium2/poly.c:758]   --->   Operation 103 'add' 'add_ln758_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln758_1 = zext i12 %add_ln758_1 to i64" [dilithium2/poly.c:758]   --->   Operation 104 'zext' 'zext_ln758_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln758_1" [dilithium2/poly.c:758]   --->   Operation 105 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [dilithium2/poly.c:758]   --->   Operation 106 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 107 [1/1] (1.80ns)   --->   "%sub_ln777 = sub i14 4096, %zext_ln750" [dilithium2/poly.c:777]   --->   Operation 107 'sub' 'sub_ln777' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln777 = sext i14 %sub_ln777 to i32" [dilithium2/poly.c:777]   --->   Operation 108 'sext' 'sext_ln777' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.77ns)   --->   "store i32 %sext_ln777, i32* %r_coeffs_addr_2, align 4" [dilithium2/poly.c:777]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.35>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_4, i32 7)" [dilithium2/poly.c:752]   --->   Operation 110 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%zext_ln752 = zext i1 %tmp to i8" [dilithium2/poly.c:752]   --->   Operation 111 'zext' 'zext_ln752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln752 = or i8 %shl_ln, 3" [dilithium2/poly.c:752]   --->   Operation 112 'or' 'or_ln752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_532 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln752)" [dilithium2/poly.c:752]   --->   Operation 113 'bitconcatenate' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln752_1 = zext i11 %tmp_532 to i64" [dilithium2/poly.c:752]   --->   Operation 114 'zext' 'zext_ln752_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln752_1" [dilithium2/poly.c:752]   --->   Operation 115 'getelementptr' 'r_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%shl_ln11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_5, i1 false)" [dilithium2/poly.c:753]   --->   Operation 116 'bitconcatenate' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [dilithium2/poly.c:754]   --->   Operation 117 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%trunc_ln755 = trunc i8 %a_load_6 to i4" [dilithium2/poly.c:755]   --->   Operation 118 'trunc' 'trunc_ln755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %zext_ln752)" [dilithium2/poly.c:755]   --->   Operation 119 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%or_ln755 = or i9 %tmp_5, %shl_ln11" [dilithium2/poly.c:755]   --->   Operation 120 'or' 'or_ln755' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%or_ln2 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %trunc_ln755, i9 %or_ln755)" [dilithium2/poly.c:755]   --->   Operation 121 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%zext_ln755 = zext i13 %or_ln2 to i14" [dilithium2/poly.c:755]   --->   Operation 122 'zext' 'zext_ln755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [dilithium2/poly.c:758]   --->   Operation 123 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 124 [1/1] (1.73ns)   --->   "%add_ln759 = add i9 8, %phi_mul" [dilithium2/poly.c:759]   --->   Operation 124 'add' 'add_ln759' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i9 %add_ln759 to i12" [dilithium2/poly.c:759]   --->   Operation 125 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.77ns)   --->   "%add_ln759_1 = add i12 %a_offset_read, %zext_ln759" [dilithium2/poly.c:759]   --->   Operation 126 'add' 'add_ln759_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln759_1 = zext i12 %add_ln759_1 to i64" [dilithium2/poly.c:759]   --->   Operation 127 'zext' 'zext_ln759_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln759_1" [dilithium2/poly.c:759]   --->   Operation 128 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [dilithium2/poly.c:759]   --->   Operation 129 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 130 [1/1] (1.73ns)   --->   "%add_ln763 = add i9 9, %phi_mul" [dilithium2/poly.c:763]   --->   Operation 130 'add' 'add_ln763' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln763 = zext i9 %add_ln763 to i12" [dilithium2/poly.c:763]   --->   Operation 131 'zext' 'zext_ln763' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.77ns)   --->   "%add_ln763_1 = add i12 %a_offset_read, %zext_ln763" [dilithium2/poly.c:763]   --->   Operation 132 'add' 'add_ln763_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln763_1 = zext i12 %add_ln763_1 to i64" [dilithium2/poly.c:763]   --->   Operation 133 'zext' 'zext_ln763_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln763_1" [dilithium2/poly.c:763]   --->   Operation 134 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [dilithium2/poly.c:763]   --->   Operation 135 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 136 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778 = sub i14 4096, %zext_ln755" [dilithium2/poly.c:778]   --->   Operation 136 'sub' 'sub_ln778' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln778 = sext i14 %sub_ln778 to i32" [dilithium2/poly.c:778]   --->   Operation 137 'sext' 'sext_ln778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (2.77ns)   --->   "store i32 %sext_ln778, i32* %r_coeffs_addr_3, align 4" [dilithium2/poly.c:778]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.35>
ST_7 : Operation 139 [1/1] (1.73ns)   --->   "%add_ln739_1 = add i9 13, %phi_mul" [dilithium2/poly.c:739]   --->   Operation 139 'add' 'add_ln739_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%lshr_ln5 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_6, i32 4, i32 7)" [dilithium2/poly.c:757]   --->   Operation 140 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%zext_ln757 = zext i4 %lshr_ln5 to i8" [dilithium2/poly.c:757]   --->   Operation 141 'zext' 'zext_ln757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln757 = or i8 %shl_ln, 4" [dilithium2/poly.c:757]   --->   Operation 142 'or' 'or_ln757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_533 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln757)" [dilithium2/poly.c:757]   --->   Operation 143 'bitconcatenate' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln757_1 = zext i11 %tmp_533 to i64" [dilithium2/poly.c:757]   --->   Operation 144 'zext' 'zext_ln757_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln757_1" [dilithium2/poly.c:757]   --->   Operation 145 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%shl_ln12 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %a_load_7, i4 0)" [dilithium2/poly.c:758]   --->   Operation 146 'bitconcatenate' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [dilithium2/poly.c:759]   --->   Operation 147 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%trunc_ln760 = trunc i8 %a_load_8 to i1" [dilithium2/poly.c:760]   --->   Operation 148 'trunc' 'trunc_ln760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %zext_ln757)" [dilithium2/poly.c:760]   --->   Operation 149 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%or_ln760 = or i12 %tmp_7, %shl_ln12" [dilithium2/poly.c:760]   --->   Operation 150 'or' 'or_ln760' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%or_ln3 = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %trunc_ln760, i12 %or_ln760)" [dilithium2/poly.c:760]   --->   Operation 151 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%zext_ln760 = zext i13 %or_ln3 to i14" [dilithium2/poly.c:760]   --->   Operation 152 'zext' 'zext_ln760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load_8, i32 1, i32 7)" [dilithium2/poly.c:762]   --->   Operation 153 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln762 = or i8 %shl_ln, 5" [dilithium2/poly.c:762]   --->   Operation 154 'or' 'or_ln762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_534 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln762)" [dilithium2/poly.c:762]   --->   Operation 155 'bitconcatenate' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln762 = zext i11 %tmp_534 to i64" [dilithium2/poly.c:762]   --->   Operation 156 'zext' 'zext_ln762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln762" [dilithium2/poly.c:762]   --->   Operation 157 'getelementptr' 'r_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [dilithium2/poly.c:763]   --->   Operation 158 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln764 = trunc i8 %a_load_9 to i6" [dilithium2/poly.c:764]   --->   Operation 159 'trunc' 'trunc_ln764' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln4 = call i13 @_ssdm_op_BitConcatenate.i13.i6.i7(i6 %trunc_ln764, i7 %lshr_ln6)" [dilithium2/poly.c:764]   --->   Operation 160 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln764 = zext i13 %or_ln4 to i14" [dilithium2/poly.c:764]   --->   Operation 161 'zext' 'zext_ln764' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.73ns)   --->   "%add_ln767 = add i9 10, %phi_mul" [dilithium2/poly.c:767]   --->   Operation 162 'add' 'add_ln767' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln767 = zext i9 %add_ln767 to i12" [dilithium2/poly.c:767]   --->   Operation 163 'zext' 'zext_ln767' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (1.77ns)   --->   "%add_ln767_1 = add i12 %a_offset_read, %zext_ln767" [dilithium2/poly.c:767]   --->   Operation 164 'add' 'add_ln767_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln767_1 = zext i12 %add_ln767_1 to i64" [dilithium2/poly.c:767]   --->   Operation 165 'zext' 'zext_ln767_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln767_1" [dilithium2/poly.c:767]   --->   Operation 166 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [dilithium2/poly.c:767]   --->   Operation 167 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 168 [1/1] (1.73ns)   --->   "%add_ln768 = add i9 11, %phi_mul" [dilithium2/poly.c:768]   --->   Operation 168 'add' 'add_ln768' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln768 = zext i9 %add_ln768 to i12" [dilithium2/poly.c:768]   --->   Operation 169 'zext' 'zext_ln768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (1.77ns)   --->   "%add_ln768_1 = add i12 %a_offset_read, %zext_ln768" [dilithium2/poly.c:768]   --->   Operation 170 'add' 'add_ln768_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln768_1 = zext i12 %add_ln768_1 to i64" [dilithium2/poly.c:768]   --->   Operation 171 'zext' 'zext_ln768_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln768_1" [dilithium2/poly.c:768]   --->   Operation 172 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [2/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [dilithium2/poly.c:768]   --->   Operation 173 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln772 = add i9 12, %phi_mul" [dilithium2/poly.c:772]   --->   Operation 174 'add' 'add_ln772' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln772 = zext i9 %add_ln772 to i12" [dilithium2/poly.c:772]   --->   Operation 175 'zext' 'zext_ln772' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.77ns)   --->   "%add_ln772_1 = add i12 %a_offset_read, %zext_ln772" [dilithium2/poly.c:772]   --->   Operation 176 'add' 'add_ln772_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779 = sub i14 4096, %zext_ln760" [dilithium2/poly.c:779]   --->   Operation 177 'sub' 'sub_ln779' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln779 = sext i14 %sub_ln779 to i32" [dilithium2/poly.c:779]   --->   Operation 178 'sext' 'sext_ln779' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (2.77ns)   --->   "store i32 %sext_ln779, i32* %r_coeffs_addr_4, align 4" [dilithium2/poly.c:779]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 180 [1/1] (1.80ns)   --->   "%sub_ln780 = sub i14 4096, %zext_ln764" [dilithium2/poly.c:780]   --->   Operation 180 'sub' 'sub_ln780' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln780 = sext i14 %sub_ln780 to i32" [dilithium2/poly.c:780]   --->   Operation 181 'sext' 'sext_ln780' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (2.77ns)   --->   "store i32 %sext_ln780, i32* %r_coeffs_addr_5, align 4" [dilithium2/poly.c:780]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 7.35>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%lshr_ln7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_9, i32 6, i32 7)" [dilithium2/poly.c:766]   --->   Operation 183 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%zext_ln766 = zext i2 %lshr_ln7 to i8" [dilithium2/poly.c:766]   --->   Operation 184 'zext' 'zext_ln766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln766 = or i8 %shl_ln, 6" [dilithium2/poly.c:766]   --->   Operation 185 'or' 'or_ln766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_535 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln766)" [dilithium2/poly.c:766]   --->   Operation 186 'bitconcatenate' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln766_1 = zext i11 %tmp_535 to i64" [dilithium2/poly.c:766]   --->   Operation 187 'zext' 'zext_ln766_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln766_1" [dilithium2/poly.c:766]   --->   Operation 188 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [dilithium2/poly.c:767]   --->   Operation 189 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%shl_ln13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_10, i2 0)" [dilithium2/poly.c:767]   --->   Operation 190 'bitconcatenate' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [dilithium2/poly.c:768]   --->   Operation 191 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%trunc_ln769 = trunc i8 %a_load_11 to i3" [dilithium2/poly.c:769]   --->   Operation 192 'trunc' 'trunc_ln769' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %zext_ln766)" [dilithium2/poly.c:769]   --->   Operation 193 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%or_ln769 = or i10 %tmp_10, %shl_ln13" [dilithium2/poly.c:769]   --->   Operation 194 'or' 'or_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%or_ln5 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %trunc_ln769, i10 %or_ln769)" [dilithium2/poly.c:769]   --->   Operation 195 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%zext_ln769 = zext i13 %or_ln5 to i14" [dilithium2/poly.c:769]   --->   Operation 196 'zext' 'zext_ln769' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%lshr_ln8 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_11, i32 3, i32 7)" [dilithium2/poly.c:771]   --->   Operation 197 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln772_1 = zext i12 %add_ln772_1 to i64" [dilithium2/poly.c:772]   --->   Operation 198 'zext' 'zext_ln772_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln772_1" [dilithium2/poly.c:772]   --->   Operation 199 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [2/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [dilithium2/poly.c:772]   --->   Operation 200 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 201 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781 = sub i14 4096, %zext_ln769" [dilithium2/poly.c:781]   --->   Operation 201 'sub' 'sub_ln781' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln781 = sext i14 %sub_ln781 to i32" [dilithium2/poly.c:781]   --->   Operation 202 'sext' 'sext_ln781' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (2.77ns)   --->   "store i32 %sext_ln781, i32* %r_coeffs_addr_6, align 4" [dilithium2/poly.c:781]   --->   Operation 203 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 7.35>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln771 = or i8 %shl_ln, 7" [dilithium2/poly.c:771]   --->   Operation 204 'or' 'or_ln771' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_536 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln771)" [dilithium2/poly.c:771]   --->   Operation 205 'bitconcatenate' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln771 = zext i11 %tmp_536 to i64" [dilithium2/poly.c:771]   --->   Operation 206 'zext' 'zext_ln771' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln771" [dilithium2/poly.c:771]   --->   Operation 207 'getelementptr' 'r_coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [dilithium2/poly.c:772]   --->   Operation 208 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln6 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %a_load_12, i5 %lshr_ln8)" [dilithium2/poly.c:772]   --->   Operation 209 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln772_2 = zext i13 %or_ln6 to i14" [dilithium2/poly.c:772]   --->   Operation 210 'zext' 'zext_ln772_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (1.80ns)   --->   "%sub_ln782 = sub i14 4096, %zext_ln772_2" [dilithium2/poly.c:782]   --->   Operation 211 'sub' 'sub_ln782' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln782 = sext i14 %sub_ln782 to i32" [dilithium2/poly.c:782]   --->   Operation 212 'sext' 'sext_ln782' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (2.77ns)   --->   "store i32 %sext_ln782, i32* %r_coeffs_addr_7, align 4" [dilithium2/poly.c:782]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/poly.c:738]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dilithium2/poly.c:738) [9]  (1.35 ns)

 <State 2>: 6.29ns
The critical path consists of the following:
	'phi' operation ('phi_mul', dilithium2/poly.c:739) with incoming values : ('add_ln739_1', dilithium2/poly.c:739) [10]  (0 ns)
	'add' operation ('add_ln740', dilithium2/poly.c:740) [27]  (1.73 ns)
	'add' operation ('add_ln740_1', dilithium2/poly.c:740) [29]  (1.78 ns)
	'getelementptr' operation ('a_addr', dilithium2/poly.c:740) [31]  (0 ns)
	'load' operation ('a_load_1', dilithium2/poly.c:740) on array 'a' [32]  (2.77 ns)

 <State 3>: 7.35ns
The critical path consists of the following:
	'load' operation ('a_load', dilithium2/poly.c:739) on array 'a' [21]  (2.77 ns)
	'sub' operation ('sub_ln775', dilithium2/poly.c:775) [173]  (1.81 ns)
	'store' operation ('store_ln775', dilithium2/poly.c:775) of variable 'sext_ln775', dilithium2/poly.c:775 on array 'r_coeffs' [175]  (2.77 ns)

 <State 4>: 7.35ns
The critical path consists of the following:
	'load' operation ('a_load_2', dilithium2/poly.c:744) on array 'a' [47]  (2.77 ns)
	'or' operation ('or_ln746', dilithium2/poly.c:746) [57]  (0 ns)
	'sub' operation ('sub_ln776', dilithium2/poly.c:776) [176]  (1.81 ns)
	'store' operation ('store_ln776', dilithium2/poly.c:776) of variable 'sext_ln776', dilithium2/poly.c:776 on array 'r_coeffs' [178]  (2.77 ns)

 <State 5>: 7.35ns
The critical path consists of the following:
	'load' operation ('a_load_4', dilithium2/poly.c:749) on array 'a' [70]  (2.77 ns)
	'sub' operation ('sub_ln777', dilithium2/poly.c:777) [179]  (1.81 ns)
	'store' operation ('store_ln777', dilithium2/poly.c:777) of variable 'sext_ln777', dilithium2/poly.c:777 on array 'r_coeffs' [181]  (2.77 ns)

 <State 6>: 7.35ns
The critical path consists of the following:
	'load' operation ('a_load_6', dilithium2/poly.c:754) on array 'a' [92]  (2.77 ns)
	'sub' operation ('sub_ln778', dilithium2/poly.c:778) [182]  (1.81 ns)
	'store' operation ('store_ln778', dilithium2/poly.c:778) of variable 'sext_ln778', dilithium2/poly.c:778 on array 'r_coeffs' [184]  (2.77 ns)

 <State 7>: 7.35ns
The critical path consists of the following:
	'load' operation ('a_load_8', dilithium2/poly.c:759) on array 'a' [116]  (2.77 ns)
	'sub' operation ('sub_ln779', dilithium2/poly.c:779) [185]  (1.81 ns)
	'store' operation ('store_ln779', dilithium2/poly.c:779) of variable 'sext_ln779', dilithium2/poly.c:779 on array 'r_coeffs' [187]  (2.77 ns)

 <State 8>: 7.35ns
The critical path consists of the following:
	'load' operation ('a_load_10', dilithium2/poly.c:767) on array 'a' [147]  (2.77 ns)
	'or' operation ('or_ln769', dilithium2/poly.c:769) [157]  (0 ns)
	'sub' operation ('sub_ln781', dilithium2/poly.c:781) [191]  (1.81 ns)
	'store' operation ('store_ln781', dilithium2/poly.c:781) of variable 'sext_ln781', dilithium2/poly.c:781 on array 'r_coeffs' [193]  (2.77 ns)

 <State 9>: 7.35ns
The critical path consists of the following:
	'load' operation ('a_load_12', dilithium2/poly.c:772) on array 'a' [170]  (2.77 ns)
	'sub' operation ('sub_ln782', dilithium2/poly.c:782) [194]  (1.81 ns)
	'store' operation ('store_ln782', dilithium2/poly.c:782) of variable 'sext_ln782', dilithium2/poly.c:782 on array 'r_coeffs' [196]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
