

================================================================
== Vitis HLS Report for 'Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2'
================================================================
* Date:           Wed May  8 02:27:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.354 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      154|      154|  0.513 us|  0.513 us|  154|  154|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_jacobi_rotation_2x2_double_16_s_fu_484  |jacobi_rotation_2x2_double_16_s  |      132|      132|  0.440 us|  0.440 us|    1|    1|      yes|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_jacobi2x2  |      152|      152|       139|          2|          2|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      146|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     24|    22280|     3827|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      838|     -|
|Register             |        -|      -|     1586|       96|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     24|    23866|     4907|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|        2|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |grp_jacobi_rotation_2x2_double_16_s_fu_484  |jacobi_rotation_2x2_double_16_s  |        0|  24|  22280|  3827|    0|
    +--------------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |Total                                       |                                 |        0|  24|  22280|  3827|    0|
    +--------------------------------------------+---------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln1032_fu_593_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln1041_1_fu_683_p2          |         +|   0|  0|  15|           8|           8|
    |add_ln1041_2_fu_697_p2          |         +|   0|  0|  15|           8|           8|
    |add_ln1041_fu_669_p2            |         +|   0|  0|  15|           8|           8|
    |ap_condition_7393               |       and|   0|  0|   2|           1|           1|
    |ap_condition_7396               |       and|   0|  0|   2|           1|           1|
    |ap_condition_7399               |       and|   0|  0|   2|           1|           1|
    |ap_condition_7402               |       and|   0|  0|   2|           1|           1|
    |ap_condition_7405               |       and|   0|  0|   2|           1|           1|
    |ap_condition_7408               |       and|   0|  0|   2|           1|           1|
    |ap_condition_7411               |       and|   0|  0|   2|           1|           1|
    |ap_condition_7414               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op252_call_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op253_call_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op254_call_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op255_call_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op256_call_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op257_call_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op258_call_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op259_call_state6  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1032_fu_587_p2           |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln1035_fu_607_p2           |      icmp|   0|  0|  39|          32|          32|
    |or_ln1042_fu_634_p2             |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 146|          85|          81|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter69           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter35_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter36_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter37_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter38_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter39_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter40_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter41_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter42_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter43_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter44_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter45_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter46_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter47_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter48_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter49_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter50_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter51_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter52_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter53_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter54_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter55_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter56_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter57_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter58_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter59_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter60_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter61_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter62_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter63_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter64_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter65_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter66_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter67_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter68_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                 |   9|          2|    4|          8|
    |dataA_address0                     |  14|          3|    8|         24|
    |j_3_fu_138                         |   9|          2|    4|          8|
    |m_c_right_1_2_fu_146               |   9|          2|   64|        128|
    |m_c_right_263_fu_142               |   9|          2|   64|        128|
    |m_c_right_2_2_fu_150               |   9|          2|   64|        128|
    |m_c_right_3_2_fu_154               |   9|          2|   64|        128|
    |m_c_right_4_2_fu_158               |   9|          2|   64|        128|
    |m_c_right_5_2_fu_162               |   9|          2|   64|        128|
    |m_c_right_6_2_fu_166               |   9|          2|   64|        128|
    |m_c_right_7_2_fu_170               |   9|          2|   64|        128|
    |m_s_right_1_2_fu_178               |   9|          2|   64|        128|
    |m_s_right_276_fu_174               |   9|          2|   64|        128|
    |m_s_right_2_2_fu_182               |   9|          2|   64|        128|
    |m_s_right_3_2_fu_186               |   9|          2|   64|        128|
    |m_s_right_4_2_fu_190               |   9|          2|   64|        128|
    |m_s_right_5_2_fu_194               |   9|          2|   64|        128|
    |m_s_right_6_2_fu_198               |   9|          2|   64|        128|
    |m_s_right_7_2_fu_202               |   9|          2|   64|        128|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 838|        186| 1113|       2235|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln1032_reg_986                 |   4|   0|    4|          0|
    |add_ln1041_1_reg_1014              |   8|   0|    8|          0|
    |add_ln1041_2_reg_1019              |   8|   0|    8|          0|
    |add_ln1041_reg_1009                |   8|   0|    8|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |dataA_load_1_reg_1044              |  64|   0|   64|          0|
    |dataA_load_2_reg_1049              |  64|   0|   64|          0|
    |dataA_load_reg_1034                |  64|   0|   64|          0|
    |icmp_ln1032_reg_982                |   1|   0|    1|          0|
    |icmp_ln1035_reg_995                |   1|   0|    1|          0|
    |j_3_fu_138                         |   4|   0|    4|          0|
    |m_c_right_1_2_fu_146               |  64|   0|   64|          0|
    |m_c_right_263_fu_142               |  64|   0|   64|          0|
    |m_c_right_2_2_fu_150               |  64|   0|   64|          0|
    |m_c_right_3_2_fu_154               |  64|   0|   64|          0|
    |m_c_right_4_2_fu_158               |  64|   0|   64|          0|
    |m_c_right_5_2_fu_162               |  64|   0|   64|          0|
    |m_c_right_6_2_fu_166               |  64|   0|   64|          0|
    |m_c_right_7_2_fu_170               |  64|   0|   64|          0|
    |m_s_right_1_2_fu_178               |  64|   0|   64|          0|
    |m_s_right_276_fu_174               |  64|   0|   64|          0|
    |m_s_right_2_2_fu_182               |  64|   0|   64|          0|
    |m_s_right_3_2_fu_186               |  64|   0|   64|          0|
    |m_s_right_4_2_fu_190               |  64|   0|   64|          0|
    |m_s_right_5_2_fu_194               |  64|   0|   64|          0|
    |m_s_right_6_2_fu_198               |  64|   0|   64|          0|
    |m_s_right_7_2_fu_202               |  64|   0|   64|          0|
    |trunc_ln1032_reg_991               |   3|   0|    3|          0|
    |icmp_ln1032_reg_982                |  64|  32|    1|          0|
    |icmp_ln1035_reg_995                |  64|  32|    1|          0|
    |trunc_ln1032_reg_991               |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1586|  96| 1399|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_jacobi2x2|  return value|
|m_s_right_7_1             |   in|   64|     ap_none|                                          m_s_right_7_1|        scalar|
|m_s_right_6_1             |   in|   64|     ap_none|                                          m_s_right_6_1|        scalar|
|m_s_right_5_1             |   in|   64|     ap_none|                                          m_s_right_5_1|        scalar|
|m_s_right_4_1             |   in|   64|     ap_none|                                          m_s_right_4_1|        scalar|
|m_s_right_3_1             |   in|   64|     ap_none|                                          m_s_right_3_1|        scalar|
|m_s_right_2_1             |   in|   64|     ap_none|                                          m_s_right_2_1|        scalar|
|m_s_right_1_1             |   in|   64|     ap_none|                                          m_s_right_1_1|        scalar|
|m_s_right_175             |   in|   64|     ap_none|                                          m_s_right_175|        scalar|
|m_c_right_7_1             |   in|   64|     ap_none|                                          m_c_right_7_1|        scalar|
|m_c_right_6_1             |   in|   64|     ap_none|                                          m_c_right_6_1|        scalar|
|m_c_right_5_1             |   in|   64|     ap_none|                                          m_c_right_5_1|        scalar|
|m_c_right_4_1             |   in|   64|     ap_none|                                          m_c_right_4_1|        scalar|
|m_c_right_3_1             |   in|   64|     ap_none|                                          m_c_right_3_1|        scalar|
|m_c_right_2_1             |   in|   64|     ap_none|                                          m_c_right_2_1|        scalar|
|m_c_right_1_1             |   in|   64|     ap_none|                                          m_c_right_1_1|        scalar|
|m_c_right_162             |   in|   64|     ap_none|                                          m_c_right_162|        scalar|
|div                       |   in|   32|     ap_none|                                                    div|        scalar|
|i_3                       |   in|    4|     ap_none|                                                    i_3|        scalar|
|Order_address0            |  out|    8|   ap_memory|                                                  Order|         array|
|Order_ce0                 |  out|    1|   ap_memory|                                                  Order|         array|
|Order_q0                  |   in|   32|   ap_memory|                                                  Order|         array|
|Order_address1            |  out|    8|   ap_memory|                                                  Order|         array|
|Order_ce1                 |  out|    1|   ap_memory|                                                  Order|         array|
|Order_q1                  |   in|   32|   ap_memory|                                                  Order|         array|
|dataA_address0            |  out|    8|   ap_memory|                                                  dataA|         array|
|dataA_ce0                 |  out|    1|   ap_memory|                                                  dataA|         array|
|dataA_q0                  |   in|   64|   ap_memory|                                                  dataA|         array|
|dataA_address1            |  out|    8|   ap_memory|                                                  dataA|         array|
|dataA_ce1                 |  out|    1|   ap_memory|                                                  dataA|         array|
|dataA_q1                  |   in|   64|   ap_memory|                                                  dataA|         array|
|m_s_right_7_2_out         |  out|   64|      ap_vld|                                      m_s_right_7_2_out|       pointer|
|m_s_right_7_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_s_right_7_2_out|       pointer|
|m_s_right_6_2_out         |  out|   64|      ap_vld|                                      m_s_right_6_2_out|       pointer|
|m_s_right_6_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_s_right_6_2_out|       pointer|
|m_s_right_5_2_out         |  out|   64|      ap_vld|                                      m_s_right_5_2_out|       pointer|
|m_s_right_5_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_s_right_5_2_out|       pointer|
|m_s_right_4_2_out         |  out|   64|      ap_vld|                                      m_s_right_4_2_out|       pointer|
|m_s_right_4_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_s_right_4_2_out|       pointer|
|m_s_right_3_2_out         |  out|   64|      ap_vld|                                      m_s_right_3_2_out|       pointer|
|m_s_right_3_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_s_right_3_2_out|       pointer|
|m_s_right_2_2_out         |  out|   64|      ap_vld|                                      m_s_right_2_2_out|       pointer|
|m_s_right_2_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_s_right_2_2_out|       pointer|
|m_s_right_1_2_out         |  out|   64|      ap_vld|                                      m_s_right_1_2_out|       pointer|
|m_s_right_1_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_s_right_1_2_out|       pointer|
|m_s_right_276_out         |  out|   64|      ap_vld|                                      m_s_right_276_out|       pointer|
|m_s_right_276_out_ap_vld  |  out|    1|      ap_vld|                                      m_s_right_276_out|       pointer|
|m_c_right_7_2_out         |  out|   64|      ap_vld|                                      m_c_right_7_2_out|       pointer|
|m_c_right_7_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_c_right_7_2_out|       pointer|
|m_c_right_6_2_out         |  out|   64|      ap_vld|                                      m_c_right_6_2_out|       pointer|
|m_c_right_6_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_c_right_6_2_out|       pointer|
|m_c_right_5_2_out         |  out|   64|      ap_vld|                                      m_c_right_5_2_out|       pointer|
|m_c_right_5_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_c_right_5_2_out|       pointer|
|m_c_right_4_2_out         |  out|   64|      ap_vld|                                      m_c_right_4_2_out|       pointer|
|m_c_right_4_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_c_right_4_2_out|       pointer|
|m_c_right_3_2_out         |  out|   64|      ap_vld|                                      m_c_right_3_2_out|       pointer|
|m_c_right_3_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_c_right_3_2_out|       pointer|
|m_c_right_2_2_out         |  out|   64|      ap_vld|                                      m_c_right_2_2_out|       pointer|
|m_c_right_2_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_c_right_2_2_out|       pointer|
|m_c_right_1_2_out         |  out|   64|      ap_vld|                                      m_c_right_1_2_out|       pointer|
|m_c_right_1_2_out_ap_vld  |  out|    1|      ap_vld|                                      m_c_right_1_2_out|       pointer|
|m_c_right_263_out         |  out|   64|      ap_vld|                                      m_c_right_263_out|       pointer|
|m_c_right_263_out_ap_vld  |  out|    1|      ap_vld|                                      m_c_right_263_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

