library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sine_generator is
	port(
		CLOCK_50			: 	in std_logic;
		KEY				:	in std_logic_vector(3 downto 0);
		HEX0				:	out std_logic_vector(6 downto 0);
		HEX1				:	out std_logic_vector(6 downto 0);
		GPIO_0			:	inout std_logic_vector(35 downto 0) --(GPI/O)
	);
end sine_generator;

architecture MAIN of sine_generator is

	component PLL0 is
	port (
		pll_0_refclk_clk  : in  std_logic := 'X'; -- clk
		pll_0_reset_reset : in  std_logic := 'X'; -- reset
		pll_0_outclk0_clk : out std_logic         -- clk
		  );
	end component PLL0;
		 
	component nco_0 is
	port (
		phi_inc_i	: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		clk	: IN STD_LOGIC;
		reset_n	: IN STD_LOGIC;
		clken	: IN STD_LOGIC;
		fsin_o	: OUT STD_LOGIC_VECTOR (13 DOWNTO 0);
		out_valid	: OUT STD_LOGIC
	);
	end component;

begin


end MAIN;