

================================================================
== Vivado HLS Report for 'CCLabel_firstPass'
================================================================
* Date:           Mon Mar 06 15:02:53 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.47|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    64|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        | + Loop 1.2  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 2
  Pipeline-0: II = 2, D = 2, States = { 6 7 }
  Pipeline-1: II = 2, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / (!tmp_1)
	14  / (tmp_1)
4 --> 
	5  / true
5 --> 
	15  / (or_cond)
	6  / (!or_cond & !tmp_20)
	9  / (!or_cond & tmp_20)
6 --> 
	7  / true
7 --> 
	8  / (tmp_6_i)
	6  / (!tmp_6_i)
8 --> 
	11  / true
9 --> 
	10  / true
10 --> 
	8  / (tmp_6_i8)
	9  / (!tmp_6_i8)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: label_1 [1/1] 0.00ns
:0  %label_1 = alloca i32, align 4

ST_1: setCount_1 [1/1] 0.00ns
:1  %setCount_1 = alloca i32, align 4

ST_1: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecMemCore([64 x i32]* %Image_r, [1 x i8]* @p_str1805, [12 x i8]* @p_str1816, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: stg_21 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %Image_r, [5 x i8]* @p_str1815, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1814, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_1: stg_22 [1/1] 1.57ns
:4  store i32 1, i32* %setCount_1, align 4

ST_1: stg_23 [1/1] 1.57ns
:5  store i32 0, i32* %label_1, align 4

ST_1: stg_24 [1/1] 1.57ns
:6  br label %.preheader


 <State 2>: 7.36ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

ST_2: i1 [1/1] 0.00ns
.preheader:1  %i1 = phi i4 [ 0, %0 ], [ %i1_mid2, %._crit_edge ]

ST_2: j2 [1/1] 0.00ns
.preheader:2  %j2 = phi i4 [ 0, %0 ], [ %j, %._crit_edge ]

ST_2: exitcond_flatten [1/1] 1.97ns
.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_30 [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %6, label %.preheader.preheader

ST_2: exitcond4 [1/1] 1.88ns
.preheader.preheader:1  %exitcond4 = icmp eq i4 %j2, -8

ST_2: j2_mid2 [1/1] 1.37ns
.preheader.preheader:2  %j2_mid2 = select i1 %exitcond4, i4 0, i4 %j2

ST_2: i2 [1/1] 0.80ns
.preheader.preheader:3  %i2 = add i4 %i1, 1

ST_2: i1_mid2 [1/1] 1.37ns
.preheader.preheader:4  %i1_mid2 = select i1 %exitcond4, i4 %i2, i4 %i1

ST_2: tmp_32 [1/1] 0.00ns
.preheader.preheader:6  %tmp_32 = trunc i4 %i1_mid2 to i3

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:7  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_32, i3 0)

ST_2: j2_cast6 [1/1] 0.00ns
.preheader.preheader:11  %j2_cast6 = zext i4 %j2_mid2 to i6

ST_2: tmp_9 [1/1] 1.72ns
.preheader.preheader:14  %tmp_9 = add i6 %j2_cast6, %tmp

ST_2: tmp_s [1/1] 0.00ns
.preheader.preheader:15  %tmp_s = zext i6 %tmp_9 to i64

ST_2: lbImage_addr [1/1] 0.00ns
.preheader.preheader:16  %lbImage_addr = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_s

ST_2: lbImage_load [2/2] 2.39ns
.preheader.preheader:17  %lbImage_load = load i32* %lbImage_addr, align 4

ST_2: setCount_1_load_1 [1/1] 0.00ns
:0  %setCount_1_load_1 = load i32* %setCount_1, align 4

ST_2: stg_43 [1/1] 0.00ns
:1  ret i32 %setCount_1_load_1


 <State 3>: 5.48ns
ST_3: empty_12 [1/1] 0.00ns
.preheader.preheader:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_3: i1_cast9 [1/1] 0.00ns
.preheader.preheader:5  %i1_cast9 = zext i4 %i1_mid2 to i32

ST_3: tmp_cast [1/1] 0.00ns
.preheader.preheader:8  %tmp_cast = zext i6 %tmp to i7

ST_3: tmp_7 [1/1] 1.88ns
.preheader.preheader:9  %tmp_7 = icmp eq i4 %i1_mid2, 0

ST_3: j2_cast7 [1/1] 0.00ns
.preheader.preheader:10  %j2_cast7 = zext i4 %j2_mid2 to i32

ST_3: tmp_21 [1/1] 0.00ns
.preheader.preheader:12  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1808)

ST_3: stg_50 [1/1] 0.00ns
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_3: lbImage_load [1/2] 2.39ns
.preheader.preheader:17  %lbImage_load = load i32* %lbImage_addr, align 4

ST_3: tmp_1 [1/1] 2.52ns
.preheader.preheader:18  %tmp_1 = icmp eq i32 %lbImage_load, 0

ST_3: stg_53 [1/1] 0.00ns
.preheader.preheader:19  br i1 %tmp_1, label %._crit_edge, label %_ifconv

ST_3: tmp4 [1/1] 1.37ns
_ifconv:0  %tmp4 = xor i4 %j2_mid2, -8

ST_3: tmp4_cast [1/1] 0.00ns
_ifconv:1  %tmp4_cast = sext i4 %tmp4 to i7

ST_3: tmp_3 [1/1] 1.72ns
_ifconv:2  %tmp_3 = add i7 %tmp4_cast, %tmp_cast

ST_3: tmp_3_cast [1/1] 0.00ns
_ifconv:3  %tmp_3_cast = sext i7 %tmp_3 to i32

ST_3: tmp_4 [1/1] 0.00ns
_ifconv:4  %tmp_4 = zext i32 %tmp_3_cast to i64

ST_3: lbImage_addr_1 [1/1] 0.00ns
_ifconv:5  %lbImage_addr_1 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_4

ST_3: prevAbove [2/2] 2.39ns
_ifconv:6  %prevAbove = load i32* %lbImage_addr_1, align 4

ST_3: tmp5 [1/1] 0.80ns
_ifconv:11  %tmp5 = add i4 %j2_mid2, -1

ST_3: tmp5_cast [1/1] 0.00ns
_ifconv:12  %tmp5_cast = sext i4 %tmp5 to i7

ST_3: tmp_10 [1/1] 1.72ns
_ifconv:13  %tmp_10 = add i7 %tmp5_cast, %tmp_cast

ST_3: tmp_10_cast [1/1] 0.00ns
_ifconv:14  %tmp_10_cast = sext i7 %tmp_10 to i32

ST_3: tmp_11 [1/1] 0.00ns
_ifconv:15  %tmp_11 = zext i32 %tmp_10_cast to i64

ST_3: lbImage_addr_2 [1/1] 0.00ns
_ifconv:16  %lbImage_addr_2 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_11

ST_3: prevLeft [2/2] 2.39ns
_ifconv:17  %prevLeft = load i32* %lbImage_addr_2, align 4


 <State 4>: 7.65ns
ST_4: prevAbove [1/2] 2.39ns
_ifconv:6  %prevAbove = load i32* %lbImage_addr_1, align 4

ST_4: tmp_5 [1/1] 2.52ns
_ifconv:7  %tmp_5 = icmp eq i32 %prevAbove, 0

ST_4: sel_tmp [1/1] 1.37ns
_ifconv:8  %sel_tmp = or i1 %tmp_7, %tmp_5

ST_4: max_2 [1/1] 1.37ns
_ifconv:9  %max_2 = select i1 %sel_tmp, i32 999, i32 %prevAbove

ST_4: tmp_6 [1/1] 1.88ns
_ifconv:10  %tmp_6 = icmp eq i4 %j2_mid2, 0

ST_4: prevLeft [1/2] 2.39ns
_ifconv:17  %prevLeft = load i32* %lbImage_addr_2, align 4

ST_4: tmp_12 [1/1] 2.52ns
_ifconv:18  %tmp_12 = icmp eq i32 %prevLeft, 0

ST_4: sel_tmp2 [1/1] 1.37ns
_ifconv:19  %sel_tmp2 = or i1 %tmp_6, %tmp_12

ST_4: min [1/1] 1.37ns
_ifconv:20  %min = select i1 %sel_tmp2, i32 999, i32 %prevLeft


 <State 5>: 7.98ns
ST_5: tmp_13 [1/1] 2.52ns
_ifconv:21  %tmp_13 = icmp eq i32 %max_2, 999

ST_5: tmp_14 [1/1] 2.52ns
_ifconv:22  %tmp_14 = icmp eq i32 %min, 999

ST_5: or_cond [1/1] 1.37ns
_ifconv:23  %or_cond = and i1 %tmp_13, %tmp_14

ST_5: stg_80 [1/1] 0.00ns
_ifconv:24  br i1 %or_cond, label %1, label %2

ST_5: tmp_18 [1/1] 2.52ns
:0  %tmp_18 = icmp ult i32 %max_2, %min

ST_5: temp_4 [1/1] 1.37ns
:1  %temp_4 = select i1 %tmp_18, i32 %max_2, i32 %min

ST_5: tmp_19 [1/1] 2.52ns
:2  %tmp_19 = icmp ugt i32 %max_2, %min

ST_5: max_1 [1/1] 1.37ns
:3  %max_1 = select i1 %tmp_19, i32 %max_2, i32 %min

ST_5: tmp_20 [1/1] 2.52ns
:4  %tmp_20 = icmp eq i32 %max_1, 999

ST_5: stg_86 [1/1] 1.57ns
:5  br i1 %tmp_20, label %.preheader11, label %.preheader12

ST_5: Image_addr [1/1] 0.00ns
:9  %Image_addr = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_s

ST_5: Image_load [2/2] 2.39ns
:10  %Image_load = load i32* %Image_addr, align 4


 <State 6>: 2.39ns
ST_6: temp_i [1/1] 0.00ns
.preheader12:0  %temp_i = phi i32 [ %temp_3, %3 ], [ %temp_4, %2 ]

ST_6: tmp_i [1/1] 0.00ns
.preheader12:1  %tmp_i = sext i32 %temp_i to i64

ST_6: set_addr_4 [1/1] 0.00ns
.preheader12:2  %set_addr_4 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_i

ST_6: temp_3 [2/2] 2.39ns
.preheader12:3  %temp_3 = load i32* %set_addr_4, align 4


 <State 7>: 4.91ns
ST_7: temp_3 [1/2] 2.39ns
.preheader12:3  %temp_3 = load i32* %set_addr_4, align 4

ST_7: tmp_6_i [1/1] 2.52ns
.preheader12:4  %tmp_6_i = icmp eq i32 %temp_i, %temp_3

ST_7: stg_95 [1/1] 0.00ns
.preheader12:5  br i1 %tmp_6_i, label %find.exit, label %3

ST_7: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1807) nounwind

ST_7: stg_97 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_7: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1807, i32 %tmp_1_i) nounwind

ST_7: stg_99 [1/1] 0.00ns
:3  br label %.preheader12


 <State 8>: 2.39ns
ST_8: tmp_23 [1/1] 0.00ns
find.exit:0  %tmp_23 = zext i32 %max_1 to i64

ST_8: set_addr_2 [1/1] 0.00ns
find.exit:1  %set_addr_2 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_23

ST_8: stg_102 [1/1] 2.39ns
find.exit:2  store i32 %temp_i, i32* %set_addr_2, align 4

ST_8: stg_103 [1/1] 0.00ns
find.exit:3  br label %5

ST_8: tmp_22 [1/1] 0.00ns
find.exit10:0  %tmp_22 = zext i32 %temp_4 to i64

ST_8: set_addr_1 [1/1] 0.00ns
find.exit10:1  %set_addr_1 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_22

ST_8: stg_106 [1/1] 2.39ns
find.exit10:2  store i32 %temp_i4, i32* %set_addr_1, align 4

ST_8: stg_107 [1/1] 0.00ns
find.exit10:3  br label %5

ST_8: stg_108 [1/1] 2.39ns
:0  store i32 %temp_4, i32* %lbImage_addr, align 4

ST_8: Image_addr_1 [1/1] 0.00ns
:1  %Image_addr_1 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_s

ST_8: Image_load_1 [2/2] 2.39ns
:2  %Image_load_1 = load i32* %Image_addr_1, align 4

ST_8: tmp_24 [1/1] 0.00ns
:3  %tmp_24 = zext i32 %temp_4 to i64

ST_8: totalIntensity_addr_1 [1/1] 0.00ns
:4  %totalIntensity_addr_1 = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_24

ST_8: totalIntensity_load [2/2] 2.39ns
:5  %totalIntensity_load = load i32* %totalIntensity_addr_1, align 4

ST_8: x_addr_1 [1/1] 0.00ns
:9  %x_addr_1 = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_24

ST_8: y_addr_1 [1/1] 0.00ns
:14  %y_addr_1 = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_24


 <State 9>: 2.39ns
ST_9: temp_i4 [1/1] 0.00ns
.preheader11:0  %temp_i4 = phi i32 [ %temp, %4 ], [ %temp_4, %2 ]

ST_9: tmp_i5 [1/1] 0.00ns
.preheader11:1  %tmp_i5 = sext i32 %temp_i4 to i64

ST_9: set_addr_3 [1/1] 0.00ns
.preheader11:2  %set_addr_3 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_i5

ST_9: temp [2/2] 2.39ns
.preheader11:3  %temp = load i32* %set_addr_3, align 4


 <State 10>: 4.91ns
ST_10: temp [1/2] 2.39ns
.preheader11:3  %temp = load i32* %set_addr_3, align 4

ST_10: tmp_6_i8 [1/1] 2.52ns
.preheader11:4  %tmp_6_i8 = icmp eq i32 %temp_i4, %temp

ST_10: stg_122 [1/1] 0.00ns
.preheader11:5  br i1 %tmp_6_i8, label %find.exit10, label %4

ST_10: tmp_1_i9 [1/1] 0.00ns
:0  %tmp_1_i9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1807) nounwind

ST_10: stg_124 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_10: empty_10 [1/1] 0.00ns
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1807, i32 %tmp_1_i9) nounwind

ST_10: stg_126 [1/1] 0.00ns
:3  br label %.preheader11


 <State 11>: 8.47ns
ST_11: Image_load_1 [1/2] 2.39ns
:2  %Image_load_1 = load i32* %Image_addr_1, align 4

ST_11: totalIntensity_load [1/2] 2.39ns
:5  %totalIntensity_load = load i32* %totalIntensity_addr_1, align 4

ST_11: tmp_25 [1/1] 2.44ns
:6  %tmp_25 = add i32 %totalIntensity_load, %Image_load_1

ST_11: stg_130 [1/1] 2.39ns
:7  store i32 %tmp_25, i32* %totalIntensity_addr_1, align 4

ST_11: tmp_26 [3/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_11: tmp_28 [3/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7


 <State 12>: 6.08ns
ST_12: tmp_26 [2/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_12: tmp_28 [2/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7


 <State 13>: 6.08ns
ST_13: tmp_26 [1/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_13: x_load [2/2] 2.39ns
:10  %x_load = load i32* %x_addr_1, align 4

ST_13: tmp_28 [1/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7

ST_13: y_load [2/2] 2.39ns
:15  %y_load = load i32* %y_addr_1, align 4


 <State 14>: 7.22ns
ST_14: x_load [1/2] 2.39ns
:10  %x_load = load i32* %x_addr_1, align 4

ST_14: tmp_27 [1/1] 2.44ns
:11  %tmp_27 = add i32 %x_load, %tmp_26

ST_14: stg_141 [1/1] 2.39ns
:12  store i32 %tmp_27, i32* %x_addr_1, align 4

ST_14: y_load [1/2] 2.39ns
:15  %y_load = load i32* %y_addr_1, align 4

ST_14: tmp_29 [1/1] 2.44ns
:16  %tmp_29 = add i32 %y_load, %tmp_28

ST_14: stg_144 [1/1] 2.39ns
:17  store i32 %tmp_29, i32* %y_addr_1, align 4

ST_14: stg_145 [1/1] 0.00ns
:18  br label %._crit_edge

ST_14: empty_11 [1/1] 0.00ns
._crit_edge:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1808, i32 %tmp_21)

ST_14: j [1/1] 0.80ns
._crit_edge:1  %j = add i4 %j2_mid2, 1

ST_14: stg_148 [1/1] 0.00ns
._crit_edge:2  br label %.preheader


 <State 15>: 8.47ns
ST_15: Image_load [1/2] 2.39ns
:10  %Image_load = load i32* %Image_addr, align 4

ST_15: tmp_16 [3/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_15: tmp_17 [3/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7


 <State 16>: 6.08ns
ST_16: tmp_16 [2/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_16: tmp_17 [2/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7


 <State 17>: 8.47ns
ST_17: label_1_load [1/1] 0.00ns
:0  %label_1_load = load i32* %label_1, align 4

ST_17: setCount_1_load [1/1] 0.00ns
:1  %setCount_1_load = load i32* %setCount_1, align 4

ST_17: label [1/1] 2.44ns
:2  %label = add i32 %label_1_load, 1

ST_17: stg_157 [1/1] 2.39ns
:3  store i32 %label, i32* %lbImage_addr, align 4

ST_17: tmp_15 [1/1] 0.00ns
:4  %tmp_15 = zext i32 %setCount_1_load to i64

ST_17: set_addr [1/1] 0.00ns
:5  %set_addr = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_15

ST_17: stg_160 [1/1] 2.39ns
:6  store i32 %label, i32* %set_addr, align 4

ST_17: status_addr [1/1] 0.00ns
:7  %status_addr = getelementptr inbounds [40 x i1]* @status, i64 0, i64 %tmp_15

ST_17: stg_162 [1/1] 2.39ns
:8  store i1 true, i1* %status_addr, align 1

ST_17: totalIntensity_addr [1/1] 0.00ns
:11  %totalIntensity_addr = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_15

ST_17: stg_164 [1/1] 2.39ns
:12  store i32 %Image_load, i32* %totalIntensity_addr, align 4

ST_17: tmp_16 [1/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_17: x_addr [1/1] 0.00ns
:14  %x_addr = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_15

ST_17: stg_167 [1/1] 2.39ns
:15  store i32 %tmp_16, i32* %x_addr, align 4

ST_17: tmp_17 [1/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7

ST_17: y_addr [1/1] 0.00ns
:17  %y_addr = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_15

ST_17: stg_170 [1/1] 2.39ns
:18  store i32 %tmp_17, i32* %y_addr, align 4

ST_17: setCount [1/1] 2.44ns
:19  %setCount = add i32 %setCount_1_load, 1

ST_17: stg_172 [1/1] 1.57ns
:20  store i32 %setCount, i32* %setCount_1, align 4

ST_17: stg_173 [1/1] 1.57ns
:21  store i32 %label, i32* %label_1, align 4

ST_17: stg_174 [1/1] 0.00ns
:22  br label %._crit_edge



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
