// Seed: 1401976670
module module_0;
  logic [7:0] id_1 = id_1;
  assign id_1[1] = 1;
  reg id_4, id_5, id_6;
  initial begin : LABEL_0
    disable id_7;
    if (id_3) id_3 <= ~id_2 ? 1 : id_3;
    else $display(1);
    id_3 = id_4;
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0  id_0,
    input wire  id_1,
    input logic id_2
    , id_4
);
  always @(posedge 1 == id_1 or 1'b0) begin : LABEL_0
    id_4 = 1;
    $display(id_0);
    id_4 <= 1'h0;
    id_4 <= id_2;
  end
  module_0 modCall_1 ();
endmodule
