
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003704                       # Number of seconds simulated (Second)
simTicks                                   3703863500                       # Number of ticks simulated (Tick)
finalTick                                  3703863500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     60.04                       # Real time elapsed on the host (Second)
hostTickRate                                 61693155                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     701780                       # Number of bytes of host memory used (Byte)
simInsts                                      9925623                       # Number of instructions simulated (Count)
simOps                                       19667056                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   165325                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     327582                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          7407728                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        21694189                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1014                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       21054872                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  27999                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2028125                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2854465                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 830                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7192080                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.927508                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.559128                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2201353     30.61%     30.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    527282      7.33%     37.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    645813      8.98%     46.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    770827     10.72%     57.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    812081     11.29%     68.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    642274      8.93%     77.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    931220     12.95%     90.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    413371      5.75%     96.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    247859      3.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7192080                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  543504     83.66%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     83.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  58038      8.93%     92.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 48089      7.40%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         7473      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      16274106     77.29%     77.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       102111      0.48%     77.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         74941      0.36%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3003011     14.26%     92.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1593230      7.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       21054872                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.842285                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              649631                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030854                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 49979454                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                23725561                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        20873398                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    21697030                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         54072                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         261559                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       142178                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   21695203                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     2588                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      3069394                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     1626491                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                       356                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           522                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       141293                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               2289                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              26695                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           29354                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    56049                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          20936015                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2975854                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    118857                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4558702                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2398912                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1582848                       # Number of stores executed (Count)
system.cpu.numRate                           2.826240                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     20905486                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    20873398                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      15625428                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      26396665                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.817787                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.591947                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            2289                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          215648                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9925623                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      19667056                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.746324                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.746324                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.339901                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.339901                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   30580475                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  17143973                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                    13156796                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    7065140                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   8968655                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        6                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        3069394                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1626491                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       410541                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       163446                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2665663                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2053496                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             59632                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1062081                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1051105                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.989666                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  225088                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 42                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           40598                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              34916                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5682                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         7092                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.perceptron.lookups            0                       # Number of BP lookups (Count)
system.cpu.branchPred.perceptron.condPredicted            0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.perceptron.condIncorrect            0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.perceptron.BTBLookups            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.perceptron.BTBHits            0                       # Number of BTB hits (Count)
system.cpu.branchPred.perceptron.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.perceptron.RASUsed            0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.perceptron.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.perceptron.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.perceptron.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.perceptron.indirectMisses            0                       # Number of indirect misses. (Count)
system.cpu.branchPred.perceptron.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.tage.lookups                  0                       # Number of BP lookups (Count)
system.cpu.branchPred.tage.condPredicted            0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.tage.condIncorrect            0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.tage.BTBLookups               0                       # Number of BTB lookups (Count)
system.cpu.branchPred.tage.BTBHits                  0                       # Number of BTB hits (Count)
system.cpu.branchPred.tage.BTBHitRatio            nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.tage.RASUsed                  0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.tage.RASIncorrect             0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.tage.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.tage.indirectHits             0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.tage.indirectMisses            0                       # Number of indirect misses. (Count)
system.cpu.branchPred.tage.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.tage.tage.longestMatchProviderCorrect      1050098                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.tage.altMatchProviderCorrect         9327                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.tage.bimodalAltMatchProviderCorrect         1357                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.tage.bimodalProviderCorrect       666864                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.tage.longestMatchProviderWrong        28751                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.tage.altMatchProviderWrong         5160                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.tage.bimodalAltMatchProviderWrong          660                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.tage.bimodalProviderWrong         5420                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.tage.altMatchProviderWouldHaveHit         9952                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.tage.longestMatchProviderWouldHaveHit         3686                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::1       185604                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::2       211099                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::3       215075                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::4       176656                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::5       140699                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::6        82647                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::7        37795                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::8        22653                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.longestMatchProvider::9        21108                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::0       383518                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::1       150397                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::2       155610                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::3       157526                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::4       116796                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::5        71277                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::6        30944                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::7        16501                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::8        10767                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         2026121                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             184                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             52123                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6910346                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.846031                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.105957                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2356409     34.10%     34.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1163921     16.84%     50.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          495933      7.18%     58.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          712855     10.32%     68.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          285493      4.13%     72.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          144256      2.09%     74.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          170165      2.46%     77.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          162050      2.35%     79.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1419264     20.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6910346                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9925623                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               19667056                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4296077                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2788187                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         120                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2308236                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    19523277                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                205540                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         5820      0.03%      0.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     15201421     77.29%     77.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        89182      0.45%     77.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        74556      0.38%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2788187     14.18%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1507890      7.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     19667056                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1419264                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3470588                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3470588                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3470588                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3470588                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        14484                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           14484                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        14484                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          14484                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1011624499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1011624499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1011624499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1011624499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3485072                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3485072                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3485072                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3485072                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004156                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004156                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004156                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004156                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 69844.276374                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 69844.276374                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 69844.276374                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 69844.276374                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2822                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          158                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           69                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      40.898551                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          158                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        10826                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             10826                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2325                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2325                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2325                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2325                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        12159                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        12159                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        12159                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        12159                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    888087999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    888087999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    888087999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    888087999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003489                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003489                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003489                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003489                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 73039.559092                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73039.559092                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 73039.559092                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73039.559092                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  11638                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1972060                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1972060                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         5058                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          5058                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    255698000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    255698000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1977118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1977118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002558                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002558                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50553.183076                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50553.183076                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2302                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2302                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2756                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2756                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    143031000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    143031000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001394                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001394                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51898.040639                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51898.040639                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1498528                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1498528                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         9426                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         9426                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    755926499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    755926499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1507954                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1507954                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006251                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006251                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 80195.894229                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 80195.894229                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           23                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           23                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9403                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9403                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    745056999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    745056999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006236                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006236                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79236.094757                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79236.094757                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           505.413336                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3482747                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              12150                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             286.645844                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   505.413336                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.987135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          379                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           13952438                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          13952438                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1607875                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2206072                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3069975                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                254086                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  54072                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1032579                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  7741                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               22358444                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 30659                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1780342                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11500657                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2665663                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1311109                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5348958                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  123366                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           910                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1593515                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 21278                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7192080                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.167601                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.565514                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3645778     50.69%     50.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   184739      2.57%     53.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   167498      2.33%     55.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   127240      1.77%     57.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   226099      3.14%     60.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   295220      4.10%     64.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   325132      4.52%     69.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   214095      2.98%     72.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2006279     27.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7192080                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.359849                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.552522                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1585833                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1585833                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1585833                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1585833                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         7682                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            7682                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         7682                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           7682                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    359018498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    359018498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    359018498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    359018498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1593515                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1593515                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1593515                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1593515                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004821                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004821                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004821                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004821                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46735.029680                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 46735.029680                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46735.029680                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 46735.029680                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          740                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         6005                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              6005                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1155                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1155                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1155                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1155                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         6527                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         6527                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         6527                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         6527                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    293870498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    293870498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    293870498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    293870498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.004096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.004096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.004096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.004096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 45023.823809                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 45023.823809                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 45023.823809                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 45023.823809                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   6005                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1585833                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1585833                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         7682                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          7682                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    359018498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    359018498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1593515                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1593515                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004821                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004821                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46735.029680                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46735.029680                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1155                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1155                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         6527                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         6527                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    293870498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    293870498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.004096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.004096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 45023.823809                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 45023.823809                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           501.526380                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1592360                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               6527                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             243.965068                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   501.526380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.979544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.979544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          119                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          265                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          119                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6380587                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6380587                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      996679                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  281200                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2174                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2289                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 118596                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  269                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     60                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2788187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.018915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.177093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2784289     99.86%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  159      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1583      0.06%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   84      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   34      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   99      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   13      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    6      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   14      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   20      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 20      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 51      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 80      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                386      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 68      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 79      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                336      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 70      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                210      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                444      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               70      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              711                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2788187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2975719                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1582918                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1875                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1568                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1593656                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       431                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  54072                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1730651                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  491553                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            618                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3191893                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1723293                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               22140033                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10552                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 116596                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  33140                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1522824                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            25812990                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    56587693                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 32749168                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              22782855                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3030110                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      31                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  30                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1188965                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         27182504                       # The number of ROB reads (Count)
system.cpu.rob.writes                        43670346                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9925623                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   19667056                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    21                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   3610                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   1494                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      5104                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  3610                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  1494                       # number of overall hits (Count)
system.l2.overallHits::total                     5104                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2906                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                10656                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   13562                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2906                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               10656                       # number of overall misses (Count)
system.l2.overallMisses::total                  13562                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       245788500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       853280000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1099068500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      245788500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      853280000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1099068500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               6516                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              12150                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 18666                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              6516                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             12150                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                18666                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.445979                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.877037                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.726562                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.445979                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.877037                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.726562                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84579.662767                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 80075.075075                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    81040.296416                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 84579.662767                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 80075.075075                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   81040.296416                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 7501                       # number of writebacks (Count)
system.l2.writebacks::total                      7501                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.data                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             2906                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            10653                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               13559                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2906                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           10653                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              13559                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    216728500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    746582000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      963310500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    216728500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    746582000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     963310500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.445979                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.876790                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.726401                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.445979                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.876790                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.726401                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74579.662767                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70081.854877                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 71045.836714                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74579.662767                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70081.854877                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 71045.836714                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          10325                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           28                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             28                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            3610                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3610                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2906                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2906                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    245788500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    245788500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         6516                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           6516                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.445979                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.445979                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84579.662767                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84579.662767                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2906                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2906                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    216728500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    216728500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.445979                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.445979                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74579.662767                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74579.662767                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 92                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    92                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             9302                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                9302                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    729282500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      729282500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           9394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              9394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.990207                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.990207                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 78400.612771                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78400.612771                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrHits::cpu.data              1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrHits::total                 1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrMisses::cpu.data         9301                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            9301                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    636209000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    636209000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.990100                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.990100                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68402.214816                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68402.214816                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1402                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1402                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1354                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1354                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    123997500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    123997500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         2756                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          2756                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.491292                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.491292                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91578.655835                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91578.655835                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         1352                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1352                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    110373000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    110373000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.490566                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.490566                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81636.834320                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81636.834320                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         6001                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             6001                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         6001                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         6001                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        10826                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            10826                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        10826                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        10826                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3561.459893                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        36270                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      14421                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.515082                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     153.340148                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       694.441607                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2713.678139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.037437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.169541                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.662519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.869497                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  189                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  835                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2932                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  140                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     304829                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    304829                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      7501.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     10648.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001104822500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          440                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          440                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               34902                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               7047                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       13559                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       7501                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     13559                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     7501                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      20.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 13559                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 7501                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   12228                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    434                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    455                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      30.786364                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     21.517113                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    145.850345                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127           435     98.86%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            3      0.68%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      0.23%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          440                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.961121                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.167128                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              238     54.09%     54.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               10      2.27%     56.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              157     35.68%     92.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               27      6.14%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                6      1.36%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.23%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           440                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  867776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               480064                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              234289411.58333722                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              129611687.90372539                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3703747500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     175866.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       185984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       681472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       478720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 50213513.537958405912                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 183989501.772946000099                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 129248823.559507519007                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        10653                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         7501                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     96976250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    309231000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  74871772750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33371.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29027.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9981572.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       185984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       681792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         867776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       185984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       185984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       480064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       480064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        10653                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           13559                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         7501                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           7501                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       50213514                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      184075898                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         234289412                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     50213514                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      50213514                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    129611688                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        129611688                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    129611688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      50213514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     184075898                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        363901099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                13554                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                7480                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               152069750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              67770000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          406207250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11219.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29969.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                9693                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               4785                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           63.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         6541                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   205.336187                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   143.190083                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   208.198982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2548     38.95%     38.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2162     33.05%     72.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          827     12.64%     84.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          400      6.12%     90.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          197      3.01%     93.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          136      2.08%     95.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           66      1.01%     96.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           64      0.98%     97.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          141      2.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         6541                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                867456                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten             478720                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              234.203015                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              129.248824                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.83                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        25953900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        13768260                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       51158100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      23557860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 291954000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1236398400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    381106080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2023896600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   546.428506                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    979663000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    123500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2600700500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        20855940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        11054835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       45617460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      15487740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 291954000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1120759650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    478486080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1984215705                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   535.715127                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1233586500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    123500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2346777000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4257                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7501                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1873                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9302                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9302                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4257                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        36492                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        36492                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   36492                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1347840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1347840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1347840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              13559                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    13559    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                13559                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            55850500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           72382000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          22933                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         9376                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               9283                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        18327                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         6005                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3636                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                9                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               9                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              9394                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             9394                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           6527                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          2756                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19048                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        35956                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  55004                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       801344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1470464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2271808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           10336                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    480768                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             29011                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.035642                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.185955                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   27980     96.45%     96.45% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1028      3.54%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       3      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               29011                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3703863500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           34995999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           9791498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          18231496                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         36329                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        17653                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             982                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
