//#ifndef	RC_INVIKED//
#define		TEXTFILE		256
//#endif//
//IDR_CL_* are consequent
//G2 sources
#define		IDR_CL_COMMON	100
#define		IDR_CL_SRC01	101
#define		IDR_CL_SRC02	102
#define		IDR_CL_SRC03	103
#define		IDR_CL_SRC04	104
#define		IDR_CL_SRC05	105
#define		IDR_CL_SRC06	106
#define		IDR_CL_SRC07	107
#define		IDR_CL_SRC08	108
#define		IDR_CL_SRC09	109
#define		IDR_CL_SRC10	110
#define		IDR_CL_SRC11	111
#define		IDR_CL_SRC12	112
#define		IDR_CL_SRC13	113
#define		IDR_CL_SRC14	114
#define		IDR_CL_SRC15	115
#define		IDR_CL_SRC16	116
#define		IDR_CL_SRC17	117
#define		IDR_CL_SRC18	118
#define		IDR_CL_SRC19	119
#define		IDR_CL_SRC20	120

//V6 GPU sources
#define		IDR_CL_SRC21	121
#define		IDR_CL_SRC22	122
#define		IDR_CL_SRC23	123

#define		G2_CL_NG2SRC	(IDR_CL_SRC20+1-IDR_CL_SRC01)
#define		G2_CL_NSOURCES	(IDR_CL_SRC23+1-IDR_CL_SRC01)
