
*** Running vivado
    with args -log fpacc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpacc.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fpacc.tcl -notrace
Command: synth_design -top fpacc -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1324.812 ; gain = 86.000 ; free physical = 1429 ; free virtual = 3870
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpacc' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.srcs/sources_1/ip/fpacc/synth/fpacc.vhd:75]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 1 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 26 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 2 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 1 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 1 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.srcs/sources_1/ip/fpacc/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.srcs/sources_1/ip/fpacc/synth/fpacc.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'fpacc' (20#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.srcs/sources_1/ip/fpacc/synth/fpacc.vhd:75]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized16 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized16 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized16 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized28 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized28 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized28 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized56 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized56 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized56 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized50 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized50 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized50 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1429.344 ; gain = 190.531 ; free physical = 1358 ; free virtual = 3847
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1429.344 ; gain = 190.531 ; free physical = 1377 ; free virtual = 3857
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.srcs/sources_1/ip/fpacc/fpacc_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.srcs/sources_1/ip/fpacc/fpacc_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.runs/fpacc_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.runs/fpacc_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  FDE => FDRE: 51 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1784.906 ; gain = 1.000 ; free physical = 964 ; free virtual = 3512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1784.906 ; gain = 546.094 ; free physical = 1084 ; free virtual = 3613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1784.906 ; gain = 546.094 ; free physical = 1084 ; free virtual = 3613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.runs/fpacc_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1784.906 ; gain = 546.094 ; free physical = 1083 ; free virtual = 3612
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opmode_i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opmode_i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1784.906 ; gain = 546.094 ; free physical = 1068 ; free virtual = 3605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/rst_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]'
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[20].pipe_reg[20][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[21].pipe_reg[21][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/INVALID_OP_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/INVALID_OP_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/INVALID_OP_P1_REG/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/INVALID_OP_reg) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[64]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[57]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[56]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[51]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[48]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[42]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[39]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[64]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[57]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[56]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[51]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[48]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[42]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[39]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[38]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1784.906 ; gain = 546.094 ; free physical = 1047 ; free virtual = 3594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.891 ; gain = 547.078 ; free physical = 839 ; free virtual = 3418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1807.922 ; gain = 569.109 ; free physical = 862 ; free virtual = 3412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1813.008 ; gain = 574.195 ; free physical = 852 ; free virtual = 3410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1813.008 ; gain = 574.195 ; free physical = 852 ; free virtual = 3410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1813.008 ; gain = 574.195 ; free physical = 852 ; free virtual = 3410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1813.008 ; gain = 574.195 ; free physical = 852 ; free virtual = 3410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1813.008 ; gain = 574.195 ; free physical = 852 ; free virtual = 3410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1813.008 ; gain = 574.195 ; free physical = 852 ; free virtual = 3410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1813.008 ; gain = 574.195 ; free physical = 852 ; free virtual = 3410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     2|
|2     |DSP48E1   |     3|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    19|
|5     |LUT2      |   185|
|6     |LUT3      |   114|
|7     |LUT4      |   206|
|8     |LUT5      |   125|
|9     |LUT6      |   209|
|10    |MUXCY     |   194|
|11    |SRL16E    |   110|
|12    |SRLC32E   |    42|
|13    |FDE       |    47|
|14    |FDRE      |   915|
|15    |FDSE      |    11|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1813.008 ; gain = 574.195 ; free physical = 852 ; free virtual = 3410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1813.008 ; gain = 218.633 ; free physical = 931 ; free virtual = 3489
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 1813.016 ; gain = 574.195 ; free physical = 931 ; free virtual = 3489
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 64 instances
  FDE => FDRE: 47 instances

INFO: [Common 17-83] Releasing license: Synthesis
200 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 1845.023 ; gain = 645.184 ; free physical = 930 ; free virtual = 3478
INFO: [Common 17-1381] The checkpoint '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/RTLFullyPipelinedSpMV/RTLFullyPipelinedSpMV.runs/fpacc_synth_1/fpacc.dcp' has been generated.
