// Seed: 1667336481
module module_0 ();
  wire id_2;
  assign id_1 = 1;
  id_3(
      .id_0(1'h0),
      .id_1(),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_1),
      .id_5(id_1 == 1'h0),
      .id_6(),
      .id_7(1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    #1 id_1[1] <= 1;
  end
  module_0 modCall_1 ();
endmodule
