INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JFSR00/Vivado/Project_01/Project_01.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JFSR00/Vivado/Project_01/Project_01.srcs/sim_1/new/AND_GATE_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_GATE_tb
