Timeline Trace
Generated on: 2022-02-23 10:33:33
Msec since Epoch: 1645580013992
Profiled application: host
Target platform: Xilinx
Tool version: 2020.2
XRT build version: 2.9.317
Build version branch: 2020.2_PU1
Build version hash: b0230e59e22351fb957dc46a6e68d7560e5f630c
Build version date: N/A 


Time_msec,Name,Event,Address_Port,Size,Latency_cycles,Start_cycles,End_cycles,Latency_usec,Start_msec,End_msec,
46.828344,clGetExtensionFunctionAddress|General,START,,,,,,,,,,,0,
46.850847,clGetExtensionFunctionAddressForPlatform|General,START,,,,,,,,,,,1,
46.860816,clGetExtensionFunctionAddressForPlatform|General,END,,,,,,,,,,,1,
46.864854,clGetExtensionFunctionAddress|General,END,,,,,,,,,,,0,
46.869503,clGetExtensionFunctionAddress|General,START,,,,,,,,,,,2,
46.8732,clGetExtensionFunctionAddressForPlatform|General,START,,,,,,,,,,,3,
46.877117,clGetExtensionFunctionAddressForPlatform|General,END,,,,,,,,,,,3,
46.880403,clGetExtensionFunctionAddress|General,END,,,,,,,,,,,2,
46.884231,clGetPlatformInfo|General,START,,,,,,,,,,,4,
46.888499,clGetPlatformInfo|General,END,,,,,,,,,,,4,
46.891775,clGetPlatformInfo|General,START,,,,,,,,,,,5,
46.895322,clGetPlatformInfo|General,END,,,,,,,,,,,5,
46.898698,clGetPlatformInfo|General,START,,,,,,,,,,,6,
46.901955,clGetPlatformInfo|General,END,,,,,,,,,,,6,
46.90505,clGetPlatformInfo|General,START,,,,,,,,,,,7,
46.91027,clGetPlatformInfo|General,END,,,,,,,,,,,7,
108.625163,clGetDeviceIDs|General,START,,,,,,,,,,,8,
108.709724,clGetDeviceIDs|General,END,,,,,,,,,,,8,
108.722389,clGetDeviceIDs|General,START,,,,,,,,,,,9,
108.731075,clGetDeviceIDs|General,END,,,,,,,,,,,9,
108.734271,clGetDeviceIDs|General,START,,,,,,,,,,,10,
108.737187,clGetDeviceIDs|General,END,,,,,,,,,,,10,
108.752536,clGetPlatformInfo|General,START,,,,,,,,,,,11,
108.756133,clGetPlatformInfo|General,END,,,,,,,,,,,11,
108.758878,clGetPlatformInfo|General,START,,,,,,,,,,,12,
108.761443,clGetPlatformInfo|General,END,,,,,,,,,,,12,
108.764779,clGetDeviceIDs|General,START,,,,,,,,,,,13,
108.767575,clGetDeviceIDs|General,END,,,,,,,,,,,13,
108.770741,clGetDeviceIDs|General,START,,,,,,,,,,,14,
108.773366,clGetDeviceIDs|General,END,,,,,,,,,,,14,
108.78082,clRetainDevice|General,START,,,,,,,,,,,15,
108.784096,clRetainDevice|General,END,,,,,,,,,,,15,
108.801439,clGetDeviceInfo|General,START,,,,,,,,,,,16,
180.755286,clGetDeviceInfo|General,END,,,,,,,,,,,16,
180.769072,clGetDeviceInfo|General,START,,,,,,,,,,,17,
180.775705,clGetDeviceInfo|General,END,,,,,,,,,,,17,
180.791595,clCreateContext|General,START,,,,,,,,,,,18,
187.866231,clCreateContext|General,END,,,,,,,,,,,18,
187.874296,clCreateCommandQueue|General,START,,,,,,,,,,,19,
187.882191,clCreateCommandQueue|General,END,,,,,,,,,,,19,
739.554992,clCreateProgramWithBinary|General,START,,,,,,,,,,,20,
6201.971399,clCreateProgramWithBinary|General,END,,,,,,,,,,,20,
6201.990786,clBuildProgram|General,START,,,,,,,,,,,21,
6201.997689,clBuildProgram|General,END,,,,,,,,,,,21,
6202.001195,clGetProgramInfo|General,START,,,,,,,,,,,22,
6202.005063,clGetProgramInfo|General,END,,,,,,,,,,,22,
6202.007898,clGetProgramInfo|General,START,,,,,,,,,,,23,
6202.011014,clGetProgramInfo|General,END,,,,,,,,,,,23,
6202.014952,clRetainDevice|General,START,,,,,,,,,,,24,
6202.018108,clRetainDevice|General,END,,,,,,,,,,,24,
6202.021584,clGetProgramBuildInfo|General,START,,,,,,,,,,,25,
6202.025271,clGetProgramBuildInfo|General,END,,,,,,,,,,,25,
6202.028888,clGetProgramBuildInfo|General,START,,,,,,,,,,,26,
6202.031954,clGetProgramBuildInfo|General,END,,,,,,,,,,,26,
6202.036282,clRetainDevice|General,START,,,,,,,,,,,27,
6202.038887,clRetainDevice|General,END,,,,,,,,,,,27,
6202.043777,clReleaseDevice|General,START,,,,,,,,,,,28,
6202.046863,clReleaseDevice|General,END,,,,,,,,,,,28,
6202.049708,clReleaseDevice|General,START,,,,,,,,,,,29,
6202.052493,clReleaseDevice|General,END,,,,,,,,,,,29,
6202.055629,clCreateKernel|General,START,,,,,,,,,,,30,
6207.449799,clCreateKernel|General,END,,,,,,,,,,,30,
12964.86102,clCreateBuffer|General,START,,,,,,,,,,,31,
12964.90072,clCreateBuffer|General,END,,,,,,,,,,,31,
12964.904,clCreateBuffer|General,START,,,,,,,,,,,32,
12964.90628,clCreateBuffer|General,END,,,,,,,,,,,32,
12964.90803,clCreateBuffer|General,START,,,,,,,,,,,33,
12964.90996,clCreateBuffer|General,END,,,,,,,,,,,33,
12964.91144,clCreateBuffer|General,START,,,,,,,,,,,34,
12964.91315,clCreateBuffer|General,END,,,,,,,,,,,34,
12964.91526,clSetKernelArg|General,START,,,,,,,,,,,35,
12964.95709,clSetKernelArg|General,END,,,,,,,,,,,35,
12964.95936,clSetKernelArg|General,START,,,,,,,,,,,36,
12965.01743,clSetKernelArg|General,END,,,,,,,,,,,36,
12965.01994,clSetKernelArg|General,START,,,,,,,,,,,37,
12965.1044,clSetKernelArg|General,END,,,,,,,,,,,37,
12965.10707,clSetKernelArg|General,START,,,,,,,,,,,38,
12965.4041,clSetKernelArg|General,END,,,,,,,,,,,38,
12965.40695,clRetainMemObject|General,START,,,,,,,,,,,39,
12965.41008,clRetainMemObject|General,END,,,,,,,,,,,39,
12965.41169,clRetainMemObject|General,START,,,,,,,,,,,40,
12965.4134,clRetainMemObject|General,END,,,,,,,,,,,40,
12965.41491,clRetainMemObject|General,START,,,,,,,,,,,41,
12965.4164,clRetainMemObject|General,END,,,,,,,,,,,41,
12965.41784,clRetainMemObject|General,START,,,,,,,,,,,42,
12965.41929,clRetainMemObject|General,END,,,,,,,,,,,42,
12965.42141,clRetainMemObject|General,START,,,,,,,,,,,43,
12965.42301,clRetainMemObject|General,END,,,,,,,,,,,43,
12965.4244,clRetainMemObject|General,START,,,,,,,,,,,44,
12965.42593,clRetainMemObject|General,END,,,,,,,,,,,44,
12965.4273,clRetainMemObject|General,START,,,,,,,,,,,45,
12965.42872,clRetainMemObject|General,END,,,,,,,,,,,45,
12965.4301,clRetainMemObject|General,START,,,,,,,,,,,46,
12965.43154,clRetainMemObject|General,END,,,,,,,,,,,46,
12965.43463,clEnqueueMigrateMemObjects|94852225474800,START,,,,,,,,,,,47,
12965.46735,clEnqueueMigrateMemObjects|94852225474800,END,,,,,,,,,,,47,
12965.46974,clReleaseMemObject|General,START,,,,,,,,,,,48,
12965.47171,clReleaseMemObject|General,END,,,,,,,,,,,48,
12965.47328,clReleaseMemObject|General,START,,,,,,,,,,,49,
12965.47489,clReleaseMemObject|General,END,,,,,,,,,,,49,
12965.47628,clReleaseMemObject|General,START,,,,,,,,,,,50,
12965.47776,clReleaseMemObject|General,END,,,,,,,,,,,50,
12965.47912,clReleaseMemObject|General,START,,,,,,,,,,,51,
12965.48058,clReleaseMemObject|General,END,,,,,,,,,,,51,
12965.48209,clReleaseMemObject|General,START,,,,,,,,,,,52,
12965.48384,clReleaseMemObject|General,END,,,,,,,,,,,52,
12965.48521,clReleaseMemObject|General,START,,,,,,,,,,,53,
12965.48672,clReleaseMemObject|General,END,,,,,,,,,,,53,
12965.4881,clReleaseMemObject|General,START,,,,,,,,,,,54,
12965.48956,clReleaseMemObject|General,END,,,,,,,,,,,54,
12965.49094,clReleaseMemObject|General,START,,,,,,,,,,,55,
12965.49235,clReleaseMemObject|General,END,,,,,,,,,,,55,
12965.49401,clFinish|General,START,,,,,,,,,,,56,
12965.49602,clFinish|General,END,,,,,,,,,,,56,
12965.50091,clEnqueueWriteBuffer|94852225474800,START,,,,,,,,,,,57,
12965.50787,WRITE_BUFFER,QUEUE,0X5000000000|bank1,589824,,,,,,,,,
12965.51529,WRITE_BUFFER,SUBMIT,0X5000000000|bank1,589824,,,,,,,,,
12965.58958,clEnqueueWriteBuffer|94852225474800,END,,,,,,,,,,,57,
12965.5934,clEnqueueWriteBuffer|94852225474800,START,,,,,,,,,,,58,
12965.5969,WRITE_BUFFER,QUEUE,0X4000000000|bank0,256,,,,,,,,,
12965.59945,WRITE_BUFFER,SUBMIT,0X4000000000|bank0,256,,,,,,,,,
12965.60249,clEnqueueWriteBuffer|94852225474800,END,,,,,,,,,,,58,
12965.60445,clEnqueueWriteBuffer|94852225474800,START,,,,,,,,,,,59,
12965.60727,WRITE_BUFFER,QUEUE,0X6000000000|bank2,861184,,,,,,,,,
12965.60943,WRITE_BUFFER,SUBMIT,0X6000000000|bank2,861184,,,,,,,,,
12965.61129,clEnqueueWriteBuffer|94852225474800,END,,,,,,,,,,,59,
12965.61316,clFinish|General,START,,,,,,,,,,,60,
12965.63054,WRITE_BUFFER,START,0X5000000000|bank1|0X7f1bd097d700,589824,,,,,,,1,None,
12965.63477,WRITE_BUFFER,START,0X4000000000|bank0|0X7f1ba7902700,256,,,,,,,2,None,
12965.70879,WRITE_BUFFER,END,0X4000000000|bank0|0X7f1ba7902700,256,,,,,,,2,None,
12965.72768,WRITE_BUFFER,START,0X6000000000|bank2|0X7f1ba7902700,861184,,,,,,,3,None,
12965.95122,WRITE_BUFFER,END,0X5000000000|bank1|0X7f1bd097d700,589824,,,,,,,1,None,
12966.15621,WRITE_BUFFER,END,0X6000000000|bank2|0X7f1ba7902700,861184,,,,,,,3,None,
12966.17139,clFinish|General,END,,,,,,,,,,,60,
12966.17571,clSetKernelArg|General,START,,,,,,,,,,,61,
12966.18191,clSetKernelArg|General,END,,,,,,,,,,,61,
12966.18346,clSetKernelArg|General,START,,,,,,,,,,,62,
12966.18518,clSetKernelArg|General,END,,,,,,,,,,,62,
12966.20776,clSetKernelArg|General,START,,,,,,,,,,,63,
12966.20976,clSetKernelArg|General,END,,,,,,,,,,,63,
12966.21116,clSetKernelArg|General,START,,,,,,,,,,,64,
12966.21282,clSetKernelArg|General,END,,,,,,,,,,,64,
12966.21424,clSetKernelArg|General,START,,,,,,,,,,,65,
12966.2159,clSetKernelArg|General,END,,,,,,,,,,,65,
12966.21731,clSetKernelArg|General,START,,,,,,,,,,,66,
12966.21929,clSetKernelArg|General,END,,,,,,,,,,,66,
12966.22063,clSetKernelArg|General,START,,,,,,,,,,,67,
12966.22215,clSetKernelArg|General,END,,,,,,,,,,,67,
12966.22352,clSetKernelArg|General,START,,,,,,,,,,,68,
12966.22514,clSetKernelArg|General,END,,,,,,,,,,,68,
12966.22649,clSetKernelArg|General,START,,,,,,,,,,,69,
12966.22817,clSetKernelArg|General,END,,,,,,,,,,,69,
12966.22955,clSetKernelArg|General,START,,,,,,,,,,,70,
12966.23096,clSetKernelArg|General,END,,,,,,,,,,,70,
12966.23234,clSetKernelArg|General,START,,,,,,,,,,,71,
12966.23384,clSetKernelArg|General,END,,,,,,,,,,,71,
12966.23521,clSetKernelArg|General,START,,,,,,,,,,,72,
12966.23662,clSetKernelArg|General,END,,,,,,,,,,,72,
12966.23796,clSetKernelArg|General,START,,,,,,,,,,,73,
12966.2395,clSetKernelArg|General,END,,,,,,,,,,,73,
12966.24089,clSetKernelArg|General,START,,,,,,,,,,,74,
12966.24232,clSetKernelArg|General,END,,,,,,,,,,,74,
12966.24365,clSetKernelArg|General,START,,,,,,,,,,,75,
12966.24507,clSetKernelArg|General,END,,,,,,,,,,,75,
12966.24642,clSetKernelArg|General,START,,,,,,,,,,,76,
12966.24782,clSetKernelArg|General,END,,,,,,,,,,,76,
12966.24914,clSetKernelArg|General,START,,,,,,,,,,,77,
12966.25056,clSetKernelArg|General,END,,,,,,,,,,,77,
12966.25191,clSetKernelArg|General,START,,,,,,,,,,,78,
12966.25334,clSetKernelArg|General,END,,,,,,,,,,,78,
12966.25468,clSetKernelArg|General,START,,,,,,,,,,,79,
12966.25609,clSetKernelArg|General,END,,,,,,,,,,,79,
12966.25743,clSetKernelArg|General,START,,,,,,,,,,,80,
12966.25882,clSetKernelArg|General,END,,,,,,,,,,,80,
12966.26015,clSetKernelArg|General,START,,,,,,,,,,,81,
12966.26157,clSetKernelArg|General,END,,,,,,,,,,,81,
12966.26293,clSetKernelArg|General,START,,,,,,,,,,,82,
12966.26432,clSetKernelArg|General,END,,,,,,,,,,,82,
12966.26565,clSetKernelArg|General,START,,,,,,,,,,,83,
12966.26704,clSetKernelArg|General,END,,,,,,,,,,,83,
12966.26838,clSetKernelArg|General,START,,,,,,,,,,,84,
12966.26976,clSetKernelArg|General,END,,,,,,,,,,,84,
12966.27112,clSetKernelArg|General,START,,,,,,,,,,,85,
12966.27253,clSetKernelArg|General,END,,,,,,,,,,,85,
12966.27388,clSetKernelArg|General,START,,,,,,,,,,,86,
12966.27535,clSetKernelArg|General,END,,,,,,,,,,,86,
12966.27668,clSetKernelArg|General,START,,,,,,,,,,,87,
12966.27815,clSetKernelArg|General,END,,,,,,,,,,,87,
12966.27951,clSetKernelArg|General,START,,,,,,,,,,,88,
12966.28091,clSetKernelArg|General,END,,,,,,,,,,,88,
12966.28226,clSetKernelArg|General,START,,,,,,,,,,,89,
12966.28386,clSetKernelArg|General,END,,,,,,,,,,,89,
12966.2852,clSetKernelArg|General,START,,,,,,,,,,,90,
12966.28665,clSetKernelArg|General,END,,,,,,,,,,,90,
12966.28801,clSetKernelArg|General,START,,,,,,,,,,,91,
12966.28943,clSetKernelArg|General,END,,,,,,,,,,,91,
12966.29076,clSetKernelArg|General,START,,,,,,,,,,,92,
12966.29217,clSetKernelArg|General,END,,,,,,,,,,,92,
12966.2935,clSetKernelArg|General,START,,,,,,,,,,,93,
12966.29489,clSetKernelArg|General,END,,,,,,,,,,,93,
12966.29622,clSetKernelArg|General,START,,,,,,,,,,,94,
12966.29763,clSetKernelArg|General,END,,,,,,,,,,,94,
12966.29896,clSetKernelArg|General,START,,,,,,,,,,,95,
12966.30038,clSetKernelArg|General,END,,,,,,,,,,,95,
12966.30176,clSetKernelArg|General,START,,,,,,,,,,,96,
12966.3032,clSetKernelArg|General,END,,,,,,,,,,,96,
12966.30455,clSetKernelArg|General,START,,,,,,,,,,,97,
12966.30598,clSetKernelArg|General,END,,,,,,,,,,,97,
12966.30934,clEnqueueTask|94852225474800,START,,,,,,,,,,,98,
12966.31768,DEPENDENCY_EVENT,,4,5,
12966.35077,KERNEL|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|1:1:1|all,QUEUE,0X56448132CF50,1,,,,,,,,,
12966.3575,KERNEL|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|1:1:1|all,SUBMIT,0X56448132CF50,1,,,,,,,,,
12966.36037,KERNEL|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|1:1:1|all,START,0X56448132CF50,1,,,,,,,5,None,
12966.37939,clEnqueueTask|94852225474800,END,,,,,,,,,,,98,
12966.38264,clRetainEvent|General,START,,,,,,,,,,,99,
12966.38502,clRetainEvent|General,END,,,,,,,,,,,99,
12966.38785,clWaitForEvents|General,START,,,,,,,,,,,100,
13366.15599,KERNEL|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|1:1:1|all,END,0X56448132CF50,1,,,,,,,5,None,
13366.22256,clWaitForEvents|General,END,,,,,,,,,,,100,
13366.24906,clGetEventProfilingInfo|General,START,,,,,,,,,,,101,
13366.25818,clGetEventProfilingInfo|General,END,,,,,,,,,,,101,
13366.26215,clGetEventProfilingInfo|General,START,,,,,,,,,,,102,
13366.26645,clGetEventProfilingInfo|General,END,,,,,,,,,,,102,
13366.28521,clEnqueueReadBuffer|94852225474800,START,,,,,,,,,,,103,
13366.29929,DEPENDENCY_EVENT,,5,6,
13366.31006,READ_BUFFER,QUEUE,0X7000000000|bank3,3211264,,,,,,,,,
13366.31991,READ_BUFFER,SUBMIT,0X7000000000|bank3,3211264,,,,,,,,,
13366.33162,clEnqueueReadBuffer|94852225474800,END,,,,,,,,,,,103,
13366.33855,clRetainEvent|General,START,,,,,,,,,,,104,
13366.34369,clRetainEvent|General,END,,,,,,,,,,,104,
13366.35309,clWaitForEvents|General,START,,,,,,,,,,,105,
13366.35409,READ_BUFFER,START,0X7000000000|bank3|0X7f1bdc989700,3211264,,,,,,,6,None,
13369.03351,READ_BUFFER,END,0X7000000000|bank3|0X7f1bdc989700,3211264,,,,,,,6,None,
13369.05385,clWaitForEvents|General,END,,,,,,,,,,,105,
13369.06826,clReleaseEvent|General,START,,,,,,,,,,,106,
13369.07504,clReleaseEvent|General,END,,,,,,,,,,,106,
13369.07872,clReleaseEvent|General,START,,,,,,,,,,,107,
13369.08277,clReleaseEvent|General,END,,,,,,,,,,,107,
13381.69458,clReleaseMemObject|General,START,,,,,,,,,,,108,
13381.70683,clReleaseMemObject|General,END,,,,,,,,,,,108,
13381.71081,clReleaseMemObject|General,START,,,,,,,,,,,109,
13381.71393,clReleaseMemObject|General,END,,,,,,,,,,,109,
13381.71664,clReleaseMemObject|General,START,,,,,,,,,,,110,
13381.71923,clReleaseMemObject|General,END,,,,,,,,,,,110,
13381.72184,clReleaseMemObject|General,START,,,,,,,,,,,111,
13381.72443,clReleaseMemObject|General,END,,,,,,,,,,,111,
13381.72736,clReleaseCommandQueue|General,START,,,,,,,,,,,112,
13381.7313,clReleaseCommandQueue|General,END,,,,,,,,,,,112,
13381.73455,clReleaseKernel|General,START,,,,,,,,,,,113,
13381.73837,clReleaseKernel|General,END,,,,,,,,,,,113,
13381.74158,clReleaseDevice|General,START,,,,,,,,,,,114,
13381.74457,clReleaseDevice|General,END,,,,,,,,,,,114,
13381.74777,clReleaseProgram|General,START,,,,,,,,,,,115,
13381.7512,clReleaseProgram|General,END,,,,,,,,,,,115,
13381.75437,clReleaseContext|General,START,,,,,,,,,,,116,
13381.75768,clReleaseContext|General,END,,,,,,,,,,,116,
12954.17135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240098,676240113,0.15,12954.17135,12954.1715,
12954.17151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240114,676240129,0.15,12954.17151,12954.17166,
12954.17167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240130,676240145,0.15,12954.17167,12954.17182,
12954.17183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240146,676240161,0.15,12954.17183,12954.17198,
12954.17199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240162,676240177,0.15,12954.17199,12954.17214,
12954.17215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240178,676240193,0.15,12954.17215,12954.1723,
12954.17231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240194,676240209,0.15,12954.17231,12954.17246,
12954.17247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240210,676240225,0.15,12954.17247,12954.17262,
12954.17263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240226,676240241,0.15,12954.17263,12954.17278,
12954.17279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240242,676240257,0.15,12954.17279,12954.17294,
12954.17295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240258,676240273,0.15,12954.17295,12954.1731,
12954.17311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240274,676240289,0.15,12954.17311,12954.17326,
12954.17327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240290,676240305,0.15,12954.17327,12954.17342,
12954.17343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240306,676240321,0.15,12954.17343,12954.17358,
12954.17359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240322,676240337,0.15,12954.17359,12954.17374,
12954.17375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240338,676240353,0.15,12954.17375,12954.1739,
12954.17391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240354,676240369,0.15,12954.17391,12954.17406,
12954.17407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240370,676240385,0.15,12954.17407,12954.17422,
12954.17423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240386,676240401,0.15,12954.17423,12954.17438,
12954.17439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240402,676240417,0.15,12954.17439,12954.17454,
12954.17455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240418,676240433,0.15,12954.17455,12954.1747,
12954.17471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240434,676240449,0.15,12954.17471,12954.17486,
12954.17487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240450,676240465,0.15,12954.17487,12954.17502,
12954.17503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240466,676240481,0.15,12954.17503,12954.17518,
12954.17519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240482,676240497,0.15,12954.17519,12954.17534,
12954.17535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240498,676240513,0.15,12954.17535,12954.1755,
12954.17551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240514,676240529,0.15,12954.17551,12954.17566,
12954.17567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240530,676240545,0.15,12954.17567,12954.17582,
12954.17583,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240546,676240561,0.15,12954.17583,12954.17598,
12954.17599,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240562,676240577,0.15,12954.17599,12954.17614,
12954.17615,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240578,676240593,0.15,12954.17615,12954.1763,
12954.17631,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240594,676240609,0.15,12954.17631,12954.17646,
12954.17647,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240610,676240625,0.15,12954.17647,12954.17662,
12954.17663,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240626,676240641,0.15,12954.17663,12954.17678,
12954.17679,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240642,676240657,0.15,12954.17679,12954.17694,
12954.17695,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240658,676240673,0.15,12954.17695,12954.1771,
12954.17788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240751,676240766,0.15,12954.17788,12954.17803,
12954.17804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240767,676240782,0.15,12954.17804,12954.17819,
12954.1782,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240783,676240798,0.15,12954.1782,12954.17835,
12954.17836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240799,676240814,0.15,12954.17836,12954.17851,
12954.17852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240815,676240830,0.15,12954.17852,12954.17867,
12954.17868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240831,676240846,0.15,12954.17868,12954.17883,
12954.17884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240847,676240862,0.15,12954.17884,12954.17899,
12954.179,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240863,676240878,0.15,12954.179,12954.17915,
12954.17916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240879,676240894,0.15,12954.17916,12954.17931,
12954.17932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240895,676240910,0.15,12954.17932,12954.17947,
12954.17948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240911,676240926,0.15,12954.17948,12954.17963,
12954.17964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240927,676240942,0.15,12954.17964,12954.17979,
12954.1798,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240943,676240958,0.15,12954.1798,12954.17995,
12954.17996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240959,676240974,0.15,12954.17996,12954.18011,
12954.18012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240975,676240990,0.15,12954.18012,12954.18027,
12954.18028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676240991,676241006,0.15,12954.18028,12954.18043,
12954.18044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241007,676241022,0.15,12954.18044,12954.18059,
12954.1806,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241023,676241038,0.15,12954.1806,12954.18075,
12954.18076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241039,676241054,0.15,12954.18076,12954.18091,
12954.18092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241055,676241070,0.15,12954.18092,12954.18107,
12954.18108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241071,676241086,0.15,12954.18108,12954.18123,
12954.18124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241087,676241102,0.15,12954.18124,12954.18139,
12954.1814,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241103,676241118,0.15,12954.1814,12954.18155,
12954.18156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241119,676241134,0.15,12954.18156,12954.18171,
12954.18172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241135,676241150,0.15,12954.18172,12954.18187,
12954.18188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241151,676241166,0.15,12954.18188,12954.18203,
12954.18204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241167,676241182,0.15,12954.18204,12954.18219,
12954.1822,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241183,676241198,0.15,12954.1822,12954.18235,
12954.18236,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241199,676241214,0.15,12954.18236,12954.18251,
12954.18252,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241215,676241230,0.15,12954.18252,12954.18267,
12954.18268,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241231,676241246,0.15,12954.18268,12954.18283,
12954.18284,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241247,676241262,0.15,12954.18284,12954.18299,
12954.183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241263,676241278,0.15,12954.183,12954.18315,
12954.18316,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241279,676241294,0.15,12954.18316,12954.18331,
12954.18332,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241295,676241310,0.15,12954.18332,12954.18347,
12954.18348,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676241311,676241326,0.15,12954.18348,12954.18363,
12954.59057,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282020,676282035,0.15,12954.59057,12954.59072,
12954.59073,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282036,676282051,0.15,12954.59073,12954.59088,
12954.59089,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282052,676282067,0.15,12954.59089,12954.59104,
12954.59105,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282068,676282083,0.15,12954.59105,12954.5912,
12954.59121,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282084,676282099,0.15,12954.59121,12954.59136,
12954.59137,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282100,676282115,0.15,12954.59137,12954.59152,
12954.59153,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282116,676282131,0.15,12954.59153,12954.59168,
12954.59169,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282132,676282147,0.15,12954.59169,12954.59184,
12954.59185,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282148,676282163,0.15,12954.59185,12954.592,
12954.59201,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282164,676282179,0.15,12954.59201,12954.59216,
12954.59217,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282180,676282195,0.15,12954.59217,12954.59232,
12954.59233,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282196,676282211,0.15,12954.59233,12954.59248,
12954.59249,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282212,676282227,0.15,12954.59249,12954.59264,
12954.59265,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282228,676282243,0.15,12954.59265,12954.5928,
12954.59281,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282244,676282259,0.15,12954.59281,12954.59296,
12954.59297,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282260,676282275,0.15,12954.59297,12954.59312,
12954.59313,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282276,676282291,0.15,12954.59313,12954.59328,
12954.59329,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282292,676282307,0.15,12954.59329,12954.59344,
12954.59345,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282308,676282323,0.15,12954.59345,12954.5936,
12954.59361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282324,676282339,0.15,12954.59361,12954.59376,
12954.59377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282340,676282355,0.15,12954.59377,12954.59392,
12954.59393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282356,676282371,0.15,12954.59393,12954.59408,
12954.59409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282372,676282387,0.15,12954.59409,12954.59424,
12954.59425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282388,676282403,0.15,12954.59425,12954.5944,
12954.59441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282404,676282419,0.15,12954.59441,12954.59456,
12954.59457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282420,676282435,0.15,12954.59457,12954.59472,
12954.59473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282436,676282451,0.15,12954.59473,12954.59488,
12954.59489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282452,676282467,0.15,12954.59489,12954.59504,
12954.59505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282468,676282483,0.15,12954.59505,12954.5952,
12954.59521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282484,676282499,0.15,12954.59521,12954.59536,
12954.59537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282500,676282515,0.15,12954.59537,12954.59552,
12954.59553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282516,676282531,0.15,12954.59553,12954.59568,
12954.59569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282532,676282547,0.15,12954.59569,12954.59584,
12954.59585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282548,676282563,0.15,12954.59585,12954.596,
12954.59601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282564,676282579,0.15,12954.59601,12954.59616,
12954.59617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676282580,676282595,0.15,12954.59617,12954.59632,
12954.97936,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676320899,676320914,0.15,12954.97936,12954.97951,
12954.97952,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676320915,676320930,0.15,12954.97952,12954.97967,
12954.97968,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676320931,676320946,0.15,12954.97968,12954.97983,
12954.97984,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676320947,676320962,0.15,12954.97984,12954.97999,
12954.98,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676320963,676320978,0.15,12954.98,12954.98015,
12954.98016,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676320979,676320994,0.15,12954.98016,12954.98031,
12954.98032,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676320995,676321010,0.15,12954.98032,12954.98047,
12954.98048,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321011,676321026,0.15,12954.98048,12954.98063,
12954.98064,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321027,676321042,0.15,12954.98064,12954.98079,
12954.9808,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321043,676321058,0.15,12954.9808,12954.98095,
12954.98096,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321059,676321074,0.15,12954.98096,12954.98111,
12954.98112,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321075,676321090,0.15,12954.98112,12954.98127,
12954.98128,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321091,676321106,0.15,12954.98128,12954.98143,
12954.98144,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321107,676321122,0.15,12954.98144,12954.98159,
12954.9816,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321123,676321138,0.15,12954.9816,12954.98175,
12954.98176,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321139,676321154,0.15,12954.98176,12954.98191,
12954.98192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321155,676321170,0.15,12954.98192,12954.98207,
12954.98208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321171,676321186,0.15,12954.98208,12954.98223,
12954.98224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321187,676321202,0.15,12954.98224,12954.98239,
12954.9824,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321203,676321218,0.15,12954.9824,12954.98255,
12954.98256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321219,676321234,0.15,12954.98256,12954.98271,
12954.98272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321235,676321250,0.15,12954.98272,12954.98287,
12954.98288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321251,676321266,0.15,12954.98288,12954.98303,
12954.98304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321267,676321282,0.15,12954.98304,12954.98319,
12954.9832,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321283,676321298,0.15,12954.9832,12954.98335,
12954.98336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321299,676321314,0.15,12954.98336,12954.98351,
12954.98352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321315,676321330,0.15,12954.98352,12954.98367,
12954.98368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321331,676321346,0.15,12954.98368,12954.98383,
12954.98384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321347,676321362,0.15,12954.98384,12954.98399,
12954.984,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321363,676321378,0.15,12954.984,12954.98415,
12954.98416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321379,676321394,0.15,12954.98416,12954.98431,
12954.98432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321395,676321410,0.15,12954.98432,12954.98447,
12954.98448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321411,676321426,0.15,12954.98448,12954.98463,
12954.98464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321427,676321442,0.15,12954.98464,12954.98479,
12954.9848,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321443,676321458,0.15,12954.9848,12954.98495,
12954.98496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676321459,676321474,0.15,12954.98496,12954.98511,
12955.36815,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359778,676359793,0.15,12955.36815,12955.3683,
12955.36831,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359794,676359809,0.15,12955.36831,12955.36846,
12955.36847,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359810,676359825,0.15,12955.36847,12955.36862,
12955.36863,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359826,676359841,0.15,12955.36863,12955.36878,
12955.36879,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359842,676359857,0.15,12955.36879,12955.36894,
12955.36895,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359858,676359873,0.15,12955.36895,12955.3691,
12955.36911,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359874,676359889,0.15,12955.36911,12955.36926,
12955.36927,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359890,676359905,0.15,12955.36927,12955.36942,
12955.36943,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359906,676359921,0.15,12955.36943,12955.36958,
12955.36959,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359922,676359937,0.15,12955.36959,12955.36974,
12955.36975,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359938,676359953,0.15,12955.36975,12955.3699,
12955.36991,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359954,676359969,0.15,12955.36991,12955.37006,
12955.37007,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359970,676359985,0.15,12955.37007,12955.37022,
12955.37023,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676359986,676360001,0.15,12955.37023,12955.37038,
12955.37039,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360002,676360017,0.15,12955.37039,12955.37054,
12955.37055,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360018,676360033,0.15,12955.37055,12955.3707,
12955.37071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360034,676360049,0.15,12955.37071,12955.37086,
12955.37087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360050,676360065,0.15,12955.37087,12955.37102,
12955.37103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360066,676360081,0.15,12955.37103,12955.37118,
12955.37119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360082,676360097,0.15,12955.37119,12955.37134,
12955.37135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360098,676360113,0.15,12955.37135,12955.3715,
12955.37151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360114,676360129,0.15,12955.37151,12955.37166,
12955.37167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360130,676360145,0.15,12955.37167,12955.37182,
12955.37183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360146,676360161,0.15,12955.37183,12955.37198,
12955.37199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360162,676360177,0.15,12955.37199,12955.37214,
12955.37215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360178,676360193,0.15,12955.37215,12955.3723,
12955.37231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360194,676360209,0.15,12955.37231,12955.37246,
12955.37247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360210,676360225,0.15,12955.37247,12955.37262,
12955.37263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360226,676360241,0.15,12955.37263,12955.37278,
12955.37279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360242,676360257,0.15,12955.37279,12955.37294,
12955.37295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360258,676360273,0.15,12955.37295,12955.3731,
12955.37311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360274,676360289,0.15,12955.37311,12955.37326,
12955.37327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360290,676360305,0.15,12955.37327,12955.37342,
12955.37343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360306,676360321,0.15,12955.37343,12955.37358,
12955.37359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360322,676360337,0.15,12955.37359,12955.37374,
12955.37375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676360338,676360353,0.15,12955.37375,12955.3739,
12955.75694,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398657,676398672,0.15,12955.75694,12955.75709,
12955.7571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398673,676398688,0.15,12955.7571,12955.75725,
12955.75726,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398689,676398704,0.15,12955.75726,12955.75741,
12955.75742,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398705,676398720,0.15,12955.75742,12955.75757,
12955.75758,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398721,676398736,0.15,12955.75758,12955.75773,
12955.75774,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398737,676398752,0.15,12955.75774,12955.75789,
12955.7579,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398753,676398768,0.15,12955.7579,12955.75805,
12955.75806,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398769,676398784,0.15,12955.75806,12955.75821,
12955.75822,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398785,676398800,0.15,12955.75822,12955.75837,
12955.75838,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398801,676398816,0.15,12955.75838,12955.75853,
12955.75854,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398817,676398832,0.15,12955.75854,12955.75869,
12955.7587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398833,676398848,0.15,12955.7587,12955.75885,
12955.75886,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398849,676398864,0.15,12955.75886,12955.75901,
12955.75902,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398865,676398880,0.15,12955.75902,12955.75917,
12955.75918,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398881,676398896,0.15,12955.75918,12955.75933,
12955.75934,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398897,676398912,0.15,12955.75934,12955.75949,
12955.7595,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398913,676398928,0.15,12955.7595,12955.75965,
12955.75966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398929,676398944,0.15,12955.75966,12955.75981,
12955.75982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398945,676398960,0.15,12955.75982,12955.75997,
12955.75998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398961,676398976,0.15,12955.75998,12955.76013,
12955.76014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398977,676398992,0.15,12955.76014,12955.76029,
12955.7603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676398993,676399008,0.15,12955.7603,12955.76045,
12955.76046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399009,676399024,0.15,12955.76046,12955.76061,
12955.76062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399025,676399040,0.15,12955.76062,12955.76077,
12955.76078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399041,676399056,0.15,12955.76078,12955.76093,
12955.76094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399057,676399072,0.15,12955.76094,12955.76109,
12955.7611,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399073,676399088,0.15,12955.7611,12955.76125,
12955.76126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399089,676399104,0.15,12955.76126,12955.76141,
12955.76142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399105,676399120,0.15,12955.76142,12955.76157,
12955.76158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399121,676399136,0.15,12955.76158,12955.76173,
12955.76174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399137,676399152,0.15,12955.76174,12955.76189,
12955.7619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399153,676399168,0.15,12955.7619,12955.76205,
12955.76206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399169,676399184,0.15,12955.76206,12955.76221,
12955.76222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399185,676399200,0.15,12955.76222,12955.76237,
12955.76238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399201,676399216,0.15,12955.76238,12955.76253,
12955.76254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676399217,676399232,0.15,12955.76254,12955.76269,
12956.14573,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437536,676437551,0.15,12956.14573,12956.14588,
12956.14589,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437552,676437567,0.15,12956.14589,12956.14604,
12956.14605,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437568,676437583,0.15,12956.14605,12956.1462,
12956.14621,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437584,676437599,0.15,12956.14621,12956.14636,
12956.14637,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437600,676437615,0.15,12956.14637,12956.14652,
12956.14653,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437616,676437631,0.15,12956.14653,12956.14668,
12956.14669,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437632,676437647,0.15,12956.14669,12956.14684,
12956.14685,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437648,676437663,0.15,12956.14685,12956.147,
12956.14701,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437664,676437679,0.15,12956.14701,12956.14716,
12956.14717,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437680,676437695,0.15,12956.14717,12956.14732,
12956.14733,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437696,676437711,0.15,12956.14733,12956.14748,
12956.14749,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437712,676437727,0.15,12956.14749,12956.14764,
12956.14765,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437728,676437743,0.15,12956.14765,12956.1478,
12956.14781,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437744,676437759,0.15,12956.14781,12956.14796,
12956.14797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437760,676437775,0.15,12956.14797,12956.14812,
12956.14813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437776,676437791,0.15,12956.14813,12956.14828,
12956.14829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437792,676437807,0.15,12956.14829,12956.14844,
12956.14845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437808,676437823,0.15,12956.14845,12956.1486,
12956.14861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437824,676437839,0.15,12956.14861,12956.14876,
12956.14877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437840,676437855,0.15,12956.14877,12956.14892,
12956.14893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437856,676437871,0.15,12956.14893,12956.14908,
12956.14909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437872,676437887,0.15,12956.14909,12956.14924,
12956.14925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437888,676437903,0.15,12956.14925,12956.1494,
12956.14941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437904,676437919,0.15,12956.14941,12956.14956,
12956.14957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437920,676437935,0.15,12956.14957,12956.14972,
12956.14973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437936,676437951,0.15,12956.14973,12956.14988,
12956.14989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437952,676437967,0.15,12956.14989,12956.15004,
12956.15005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437968,676437983,0.15,12956.15005,12956.1502,
12956.15021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676437984,676437999,0.15,12956.15021,12956.15036,
12956.15037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676438000,676438015,0.15,12956.15037,12956.15052,
12956.15053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676438016,676438031,0.15,12956.15053,12956.15068,
12956.15069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676438032,676438047,0.15,12956.15069,12956.15084,
12956.15085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676438048,676438063,0.15,12956.15085,12956.151,
12956.15101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676438064,676438079,0.15,12956.15101,12956.15116,
12956.15117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676438080,676438095,0.15,12956.15117,12956.15132,
12956.15133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676438096,676438111,0.15,12956.15133,12956.15148,
12956.53452,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476415,676476430,0.15,12956.53452,12956.53467,
12956.53468,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476431,676476446,0.15,12956.53468,12956.53483,
12956.53484,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476447,676476462,0.15,12956.53484,12956.53499,
12956.535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476463,676476478,0.15,12956.535,12956.53515,
12956.53516,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476479,676476494,0.15,12956.53516,12956.53531,
12956.53532,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476495,676476510,0.15,12956.53532,12956.53547,
12956.53548,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476511,676476526,0.15,12956.53548,12956.53563,
12956.53564,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476527,676476542,0.15,12956.53564,12956.53579,
12956.5358,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476543,676476558,0.15,12956.5358,12956.53595,
12956.53596,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476559,676476574,0.15,12956.53596,12956.53611,
12956.53612,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476575,676476590,0.15,12956.53612,12956.53627,
12956.53628,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476591,676476606,0.15,12956.53628,12956.53643,
12956.53644,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476607,676476622,0.15,12956.53644,12956.53659,
12956.5366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476623,676476638,0.15,12956.5366,12956.53675,
12956.53676,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476639,676476654,0.15,12956.53676,12956.53691,
12956.53692,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476655,676476670,0.15,12956.53692,12956.53707,
12956.53708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476671,676476686,0.15,12956.53708,12956.53723,
12956.53724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476687,676476702,0.15,12956.53724,12956.53739,
12956.5374,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476703,676476718,0.15,12956.5374,12956.53755,
12956.53756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476719,676476734,0.15,12956.53756,12956.53771,
12956.53772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476735,676476750,0.15,12956.53772,12956.53787,
12956.53788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476751,676476766,0.15,12956.53788,12956.53803,
12956.53804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476767,676476782,0.15,12956.53804,12956.53819,
12956.5382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476783,676476798,0.15,12956.5382,12956.53835,
12956.53836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476799,676476814,0.15,12956.53836,12956.53851,
12956.53852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476815,676476830,0.15,12956.53852,12956.53867,
12956.53868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476831,676476846,0.15,12956.53868,12956.53883,
12956.53884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476847,676476862,0.15,12956.53884,12956.53899,
12956.539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476863,676476878,0.15,12956.539,12956.53915,
12956.53916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476879,676476894,0.15,12956.53916,12956.53931,
12956.53932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476895,676476910,0.15,12956.53932,12956.53947,
12956.53948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476911,676476926,0.15,12956.53948,12956.53963,
12956.53964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476927,676476942,0.15,12956.53964,12956.53979,
12956.5398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476943,676476958,0.15,12956.5398,12956.53995,
12956.53996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476959,676476974,0.15,12956.53996,12956.54011,
12956.54012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676476975,676476990,0.15,12956.54012,12956.54027,
12956.92331,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515294,676515309,0.15,12956.92331,12956.92346,
12956.92347,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515310,676515325,0.15,12956.92347,12956.92362,
12956.92363,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515326,676515341,0.15,12956.92363,12956.92378,
12956.92379,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515342,676515357,0.15,12956.92379,12956.92394,
12956.92395,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515358,676515373,0.15,12956.92395,12956.9241,
12956.92411,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515374,676515389,0.15,12956.92411,12956.92426,
12956.92427,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515390,676515405,0.15,12956.92427,12956.92442,
12956.92443,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515406,676515421,0.15,12956.92443,12956.92458,
12956.92459,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515422,676515437,0.15,12956.92459,12956.92474,
12956.92475,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515438,676515453,0.15,12956.92475,12956.9249,
12956.92491,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515454,676515469,0.15,12956.92491,12956.92506,
12956.92507,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515470,676515485,0.15,12956.92507,12956.92522,
12956.92523,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515486,676515501,0.15,12956.92523,12956.92538,
12956.92539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515502,676515517,0.15,12956.92539,12956.92554,
12956.92555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515518,676515533,0.15,12956.92555,12956.9257,
12956.92571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515534,676515549,0.15,12956.92571,12956.92586,
12956.92587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515550,676515565,0.15,12956.92587,12956.92602,
12956.92603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515566,676515581,0.15,12956.92603,12956.92618,
12956.92619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515582,676515597,0.15,12956.92619,12956.92634,
12956.92635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515598,676515613,0.15,12956.92635,12956.9265,
12956.92651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515614,676515629,0.15,12956.92651,12956.92666,
12956.92667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515630,676515645,0.15,12956.92667,12956.92682,
12956.92683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515646,676515661,0.15,12956.92683,12956.92698,
12956.92699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515662,676515677,0.15,12956.92699,12956.92714,
12956.92715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515678,676515693,0.15,12956.92715,12956.9273,
12956.92731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515694,676515709,0.15,12956.92731,12956.92746,
12956.92747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515710,676515725,0.15,12956.92747,12956.92762,
12956.92763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515726,676515741,0.15,12956.92763,12956.92778,
12956.92779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515742,676515757,0.15,12956.92779,12956.92794,
12956.92795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515758,676515773,0.15,12956.92795,12956.9281,
12956.92811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515774,676515789,0.15,12956.92811,12956.92826,
12956.92827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515790,676515805,0.15,12956.92827,12956.92842,
12956.92843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515806,676515821,0.15,12956.92843,12956.92858,
12956.92859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515822,676515837,0.15,12956.92859,12956.92874,
12956.92875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515838,676515853,0.15,12956.92875,12956.9289,
12956.92891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676515854,676515869,0.15,12956.92891,12956.92906,
12957.31241,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554204,676554219,0.15,12957.31241,12957.31256,
12957.31257,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554220,676554235,0.15,12957.31257,12957.31272,
12957.31273,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554236,676554251,0.15,12957.31273,12957.31288,
12957.31289,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554252,676554267,0.15,12957.31289,12957.31304,
12957.31305,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554268,676554283,0.15,12957.31305,12957.3132,
12957.31321,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554284,676554299,0.15,12957.31321,12957.31336,
12957.31337,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554300,676554315,0.15,12957.31337,12957.31352,
12957.31353,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554316,676554331,0.15,12957.31353,12957.31368,
12957.31369,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554332,676554347,0.15,12957.31369,12957.31384,
12957.31385,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554348,676554363,0.15,12957.31385,12957.314,
12957.31401,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554364,676554379,0.15,12957.31401,12957.31416,
12957.31417,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554380,676554395,0.15,12957.31417,12957.31432,
12957.31433,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554396,676554411,0.15,12957.31433,12957.31448,
12957.31449,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554412,676554427,0.15,12957.31449,12957.31464,
12957.31465,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554428,676554443,0.15,12957.31465,12957.3148,
12957.31481,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554444,676554459,0.15,12957.31481,12957.31496,
12957.31497,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554460,676554475,0.15,12957.31497,12957.31512,
12957.31513,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554476,676554491,0.15,12957.31513,12957.31528,
12957.31529,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554492,676554507,0.15,12957.31529,12957.31544,
12957.31545,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554508,676554523,0.15,12957.31545,12957.3156,
12957.31561,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554524,676554539,0.15,12957.31561,12957.31576,
12957.31577,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554540,676554555,0.15,12957.31577,12957.31592,
12957.31593,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554556,676554571,0.15,12957.31593,12957.31608,
12957.31609,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554572,676554587,0.15,12957.31609,12957.31624,
12957.31625,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554588,676554603,0.15,12957.31625,12957.3164,
12957.31641,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554604,676554619,0.15,12957.31641,12957.31656,
12957.31657,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554620,676554635,0.15,12957.31657,12957.31672,
12957.31673,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554636,676554651,0.15,12957.31673,12957.31688,
12957.31689,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554652,676554667,0.15,12957.31689,12957.31704,
12957.31705,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554668,676554683,0.15,12957.31705,12957.3172,
12957.31721,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554684,676554699,0.15,12957.31721,12957.31736,
12957.31737,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554700,676554715,0.15,12957.31737,12957.31752,
12957.31753,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554716,676554731,0.15,12957.31753,12957.31768,
12957.31769,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554732,676554747,0.15,12957.31769,12957.31784,
12957.31785,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554748,676554763,0.15,12957.31785,12957.318,
12957.31801,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676554764,676554779,0.15,12957.31801,12957.31816,
12957.70089,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593052,676593067,0.15,12957.70089,12957.70104,
12957.70105,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593068,676593083,0.15,12957.70105,12957.7012,
12957.70121,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593084,676593099,0.15,12957.70121,12957.70136,
12957.70137,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593100,676593115,0.15,12957.70137,12957.70152,
12957.70153,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593116,676593131,0.15,12957.70153,12957.70168,
12957.70169,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593132,676593147,0.15,12957.70169,12957.70184,
12957.70185,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593148,676593163,0.15,12957.70185,12957.702,
12957.70201,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593164,676593179,0.15,12957.70201,12957.70216,
12957.70217,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593180,676593195,0.15,12957.70217,12957.70232,
12957.70233,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593196,676593211,0.15,12957.70233,12957.70248,
12957.70249,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593212,676593227,0.15,12957.70249,12957.70264,
12957.70265,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593228,676593243,0.15,12957.70265,12957.7028,
12957.70281,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593244,676593259,0.15,12957.70281,12957.70296,
12957.70297,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593260,676593275,0.15,12957.70297,12957.70312,
12957.70313,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593276,676593291,0.15,12957.70313,12957.70328,
12957.70329,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593292,676593307,0.15,12957.70329,12957.70344,
12957.70345,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593308,676593323,0.15,12957.70345,12957.7036,
12957.70361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593324,676593339,0.15,12957.70361,12957.70376,
12957.70377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593340,676593355,0.15,12957.70377,12957.70392,
12957.70393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593356,676593371,0.15,12957.70393,12957.70408,
12957.70409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593372,676593387,0.15,12957.70409,12957.70424,
12957.70425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593388,676593403,0.15,12957.70425,12957.7044,
12957.70441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593404,676593419,0.15,12957.70441,12957.70456,
12957.70457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593420,676593435,0.15,12957.70457,12957.70472,
12957.70473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593436,676593451,0.15,12957.70473,12957.70488,
12957.70489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593452,676593467,0.15,12957.70489,12957.70504,
12957.70505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593468,676593483,0.15,12957.70505,12957.7052,
12957.70521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593484,676593499,0.15,12957.70521,12957.70536,
12957.70537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593500,676593515,0.15,12957.70537,12957.70552,
12957.70553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593516,676593531,0.15,12957.70553,12957.70568,
12957.70569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593532,676593547,0.15,12957.70569,12957.70584,
12957.70585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593548,676593563,0.15,12957.70585,12957.706,
12957.70601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593564,676593579,0.15,12957.70601,12957.70616,
12957.70617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593580,676593595,0.15,12957.70617,12957.70632,
12957.70633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593596,676593611,0.15,12957.70633,12957.70648,
12957.70649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676593612,676593627,0.15,12957.70649,12957.70664,
12958.08968,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676631931,676631946,0.15,12958.08968,12958.08983,
12958.08984,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676631947,676631962,0.15,12958.08984,12958.08999,
12958.09,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676631963,676631978,0.15,12958.09,12958.09015,
12958.09016,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676631979,676631994,0.15,12958.09016,12958.09031,
12958.09032,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676631995,676632010,0.15,12958.09032,12958.09047,
12958.09048,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632011,676632026,0.15,12958.09048,12958.09063,
12958.09064,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632027,676632042,0.15,12958.09064,12958.09079,
12958.0908,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632043,676632058,0.15,12958.0908,12958.09095,
12958.09096,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632059,676632074,0.15,12958.09096,12958.09111,
12958.09112,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632075,676632090,0.15,12958.09112,12958.09127,
12958.09128,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632091,676632106,0.15,12958.09128,12958.09143,
12958.09144,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632107,676632122,0.15,12958.09144,12958.09159,
12958.0916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632123,676632138,0.15,12958.0916,12958.09175,
12958.09176,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632139,676632154,0.15,12958.09176,12958.09191,
12958.09192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632155,676632170,0.15,12958.09192,12958.09207,
12958.09208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632171,676632186,0.15,12958.09208,12958.09223,
12958.09224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632187,676632202,0.15,12958.09224,12958.09239,
12958.0924,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632203,676632218,0.15,12958.0924,12958.09255,
12958.09256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632219,676632234,0.15,12958.09256,12958.09271,
12958.09272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632235,676632250,0.15,12958.09272,12958.09287,
12958.09288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632251,676632266,0.15,12958.09288,12958.09303,
12958.09304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632267,676632282,0.15,12958.09304,12958.09319,
12958.0932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632283,676632298,0.15,12958.0932,12958.09335,
12958.09336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632299,676632314,0.15,12958.09336,12958.09351,
12958.09352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632315,676632330,0.15,12958.09352,12958.09367,
12958.09368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632331,676632346,0.15,12958.09368,12958.09383,
12958.09384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632347,676632362,0.15,12958.09384,12958.09399,
12958.094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632363,676632378,0.15,12958.094,12958.09415,
12958.09416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632379,676632394,0.15,12958.09416,12958.09431,
12958.09432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632395,676632410,0.15,12958.09432,12958.09447,
12958.09448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632411,676632426,0.15,12958.09448,12958.09463,
12958.09464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632427,676632442,0.15,12958.09464,12958.09479,
12958.0948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632443,676632458,0.15,12958.0948,12958.09495,
12958.09496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632459,676632474,0.15,12958.09496,12958.09511,
12958.09512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632475,676632490,0.15,12958.09512,12958.09527,
12958.09528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676632491,676632506,0.15,12958.09528,12958.09543,
12958.47847,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670810,676670825,0.15,12958.47847,12958.47862,
12958.47863,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670826,676670841,0.15,12958.47863,12958.47878,
12958.47879,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670842,676670857,0.15,12958.47879,12958.47894,
12958.47895,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670858,676670873,0.15,12958.47895,12958.4791,
12958.47911,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670874,676670889,0.15,12958.47911,12958.47926,
12958.47927,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670890,676670905,0.15,12958.47927,12958.47942,
12958.47943,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670906,676670921,0.15,12958.47943,12958.47958,
12958.47959,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670922,676670937,0.15,12958.47959,12958.47974,
12958.47975,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670938,676670953,0.15,12958.47975,12958.4799,
12958.47991,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670954,676670969,0.15,12958.47991,12958.48006,
12958.48007,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670970,676670985,0.15,12958.48007,12958.48022,
12958.48023,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676670986,676671001,0.15,12958.48023,12958.48038,
12958.48039,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671002,676671017,0.15,12958.48039,12958.48054,
12958.48055,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671018,676671033,0.15,12958.48055,12958.4807,
12958.48071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671034,676671049,0.15,12958.48071,12958.48086,
12958.48087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671050,676671065,0.15,12958.48087,12958.48102,
12958.48103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671066,676671081,0.15,12958.48103,12958.48118,
12958.48119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671082,676671097,0.15,12958.48119,12958.48134,
12958.48135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671098,676671113,0.15,12958.48135,12958.4815,
12958.48151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671114,676671129,0.15,12958.48151,12958.48166,
12958.48167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671130,676671145,0.15,12958.48167,12958.48182,
12958.48183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671146,676671161,0.15,12958.48183,12958.48198,
12958.48199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671162,676671177,0.15,12958.48199,12958.48214,
12958.48215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671178,676671193,0.15,12958.48215,12958.4823,
12958.48231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671194,676671209,0.15,12958.48231,12958.48246,
12958.48247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671210,676671225,0.15,12958.48247,12958.48262,
12958.48263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671226,676671241,0.15,12958.48263,12958.48278,
12958.48279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671242,676671257,0.15,12958.48279,12958.48294,
12958.48295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671258,676671273,0.15,12958.48295,12958.4831,
12958.48311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671274,676671289,0.15,12958.48311,12958.48326,
12958.48327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671290,676671305,0.15,12958.48327,12958.48342,
12958.48343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671306,676671321,0.15,12958.48343,12958.48358,
12958.48359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671322,676671337,0.15,12958.48359,12958.48374,
12958.48375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671338,676671353,0.15,12958.48375,12958.4839,
12958.48391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671354,676671369,0.15,12958.48391,12958.48406,
12958.48407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676671370,676671385,0.15,12958.48407,12958.48422,
12958.86726,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709689,676709704,0.15,12958.86726,12958.86741,
12958.86742,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709705,676709720,0.15,12958.86742,12958.86757,
12958.86758,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709721,676709736,0.15,12958.86758,12958.86773,
12958.86774,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709737,676709752,0.15,12958.86774,12958.86789,
12958.8679,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709753,676709768,0.15,12958.8679,12958.86805,
12958.86806,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709769,676709784,0.15,12958.86806,12958.86821,
12958.86822,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709785,676709800,0.15,12958.86822,12958.86837,
12958.86838,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709801,676709816,0.15,12958.86838,12958.86853,
12958.86854,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709817,676709832,0.15,12958.86854,12958.86869,
12958.8687,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709833,676709848,0.15,12958.8687,12958.86885,
12958.86886,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709849,676709864,0.15,12958.86886,12958.86901,
12958.86902,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709865,676709880,0.15,12958.86902,12958.86917,
12958.86918,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709881,676709896,0.15,12958.86918,12958.86933,
12958.86934,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709897,676709912,0.15,12958.86934,12958.86949,
12958.8695,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709913,676709928,0.15,12958.8695,12958.86965,
12958.86966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709929,676709944,0.15,12958.86966,12958.86981,
12958.86982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709945,676709960,0.15,12958.86982,12958.86997,
12958.86998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709961,676709976,0.15,12958.86998,12958.87013,
12958.87014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709977,676709992,0.15,12958.87014,12958.87029,
12958.8703,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676709993,676710008,0.15,12958.8703,12958.87045,
12958.87046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710009,676710024,0.15,12958.87046,12958.87061,
12958.87062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710025,676710040,0.15,12958.87062,12958.87077,
12958.87078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710041,676710056,0.15,12958.87078,12958.87093,
12958.87094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710057,676710072,0.15,12958.87094,12958.87109,
12958.8711,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710073,676710088,0.15,12958.8711,12958.87125,
12958.87126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710089,676710104,0.15,12958.87126,12958.87141,
12958.87142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710105,676710120,0.15,12958.87142,12958.87157,
12958.87158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710121,676710136,0.15,12958.87158,12958.87173,
12958.87174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710137,676710152,0.15,12958.87174,12958.87189,
12958.8719,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710153,676710168,0.15,12958.8719,12958.87205,
12958.87206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710169,676710184,0.15,12958.87206,12958.87221,
12958.87222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710185,676710200,0.15,12958.87222,12958.87237,
12958.87238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710201,676710216,0.15,12958.87238,12958.87253,
12958.87254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710217,676710232,0.15,12958.87254,12958.87269,
12958.8727,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710233,676710248,0.15,12958.8727,12958.87285,
12958.87286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676710249,676710264,0.15,12958.87286,12958.87301,
12959.25605,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748568,676748583,0.15,12959.25605,12959.2562,
12959.25621,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748584,676748599,0.15,12959.25621,12959.25636,
12959.25637,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748600,676748615,0.15,12959.25637,12959.25652,
12959.25653,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748616,676748631,0.15,12959.25653,12959.25668,
12959.25669,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748632,676748647,0.15,12959.25669,12959.25684,
12959.25685,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748648,676748663,0.15,12959.25685,12959.257,
12959.25701,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748664,676748679,0.15,12959.25701,12959.25716,
12959.25717,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748680,676748695,0.15,12959.25717,12959.25732,
12959.25733,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748696,676748711,0.15,12959.25733,12959.25748,
12959.25749,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748712,676748727,0.15,12959.25749,12959.25764,
12959.25765,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748728,676748743,0.15,12959.25765,12959.2578,
12959.25781,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748744,676748759,0.15,12959.25781,12959.25796,
12959.25797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748760,676748775,0.15,12959.25797,12959.25812,
12959.25813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748776,676748791,0.15,12959.25813,12959.25828,
12959.25829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748792,676748807,0.15,12959.25829,12959.25844,
12959.25845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748808,676748823,0.15,12959.25845,12959.2586,
12959.25861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748824,676748839,0.15,12959.25861,12959.25876,
12959.25877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748840,676748855,0.15,12959.25877,12959.25892,
12959.25893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748856,676748871,0.15,12959.25893,12959.25908,
12959.25909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748872,676748887,0.15,12959.25909,12959.25924,
12959.25925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748888,676748903,0.15,12959.25925,12959.2594,
12959.25941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748904,676748919,0.15,12959.25941,12959.25956,
12959.25957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748920,676748935,0.15,12959.25957,12959.25972,
12959.25973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748936,676748951,0.15,12959.25973,12959.25988,
12959.25989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748952,676748967,0.15,12959.25989,12959.26004,
12959.26005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748968,676748983,0.15,12959.26005,12959.2602,
12959.26021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676748984,676748999,0.15,12959.26021,12959.26036,
12959.26037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749000,676749015,0.15,12959.26037,12959.26052,
12959.26053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749016,676749031,0.15,12959.26053,12959.26068,
12959.26069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749032,676749047,0.15,12959.26069,12959.26084,
12959.26085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749048,676749063,0.15,12959.26085,12959.261,
12959.26101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749064,676749079,0.15,12959.26101,12959.26116,
12959.26117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749080,676749095,0.15,12959.26117,12959.26132,
12959.26133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749096,676749111,0.15,12959.26133,12959.26148,
12959.26149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749112,676749127,0.15,12959.26149,12959.26164,
12959.26165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676749128,676749143,0.15,12959.26165,12959.2618,
12959.64484,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787447,676787462,0.15,12959.64484,12959.64499,
12959.645,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787463,676787478,0.15,12959.645,12959.64515,
12959.64516,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787479,676787494,0.15,12959.64516,12959.64531,
12959.64532,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787495,676787510,0.15,12959.64532,12959.64547,
12959.64548,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787511,676787526,0.15,12959.64548,12959.64563,
12959.64564,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787527,676787542,0.15,12959.64564,12959.64579,
12959.6458,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787543,676787558,0.15,12959.6458,12959.64595,
12959.64596,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787559,676787574,0.15,12959.64596,12959.64611,
12959.64612,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787575,676787590,0.15,12959.64612,12959.64627,
12959.64628,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787591,676787606,0.15,12959.64628,12959.64643,
12959.64644,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787607,676787622,0.15,12959.64644,12959.64659,
12959.6466,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787623,676787638,0.15,12959.6466,12959.64675,
12959.64676,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787639,676787654,0.15,12959.64676,12959.64691,
12959.64692,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787655,676787670,0.15,12959.64692,12959.64707,
12959.64708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787671,676787686,0.15,12959.64708,12959.64723,
12959.64724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787687,676787702,0.15,12959.64724,12959.64739,
12959.6474,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787703,676787718,0.15,12959.6474,12959.64755,
12959.64756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787719,676787734,0.15,12959.64756,12959.64771,
12959.64772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787735,676787750,0.15,12959.64772,12959.64787,
12959.64788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787751,676787766,0.15,12959.64788,12959.64803,
12959.64804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787767,676787782,0.15,12959.64804,12959.64819,
12959.6482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787783,676787798,0.15,12959.6482,12959.64835,
12959.64836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787799,676787814,0.15,12959.64836,12959.64851,
12959.64852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787815,676787830,0.15,12959.64852,12959.64867,
12959.64868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787831,676787846,0.15,12959.64868,12959.64883,
12959.64884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787847,676787862,0.15,12959.64884,12959.64899,
12959.649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787863,676787878,0.15,12959.649,12959.64915,
12959.64916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787879,676787894,0.15,12959.64916,12959.64931,
12959.64932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787895,676787910,0.15,12959.64932,12959.64947,
12959.64948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787911,676787926,0.15,12959.64948,12959.64963,
12959.64964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787927,676787942,0.15,12959.64964,12959.64979,
12959.6498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787943,676787958,0.15,12959.6498,12959.64995,
12959.64996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787959,676787974,0.15,12959.64996,12959.65011,
12959.65012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787975,676787990,0.15,12959.65012,12959.65027,
12959.65028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676787991,676788006,0.15,12959.65028,12959.65043,
12959.65044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676788007,676788022,0.15,12959.65044,12959.65059,
12960.03363,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826326,676826341,0.15,12960.03363,12960.03378,
12960.03379,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826342,676826357,0.15,12960.03379,12960.03394,
12960.03395,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826358,676826373,0.15,12960.03395,12960.0341,
12960.03411,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826374,676826389,0.15,12960.03411,12960.03426,
12960.03427,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826390,676826405,0.15,12960.03427,12960.03442,
12960.03443,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826406,676826421,0.15,12960.03443,12960.03458,
12960.03459,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826422,676826437,0.15,12960.03459,12960.03474,
12960.03475,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826438,676826453,0.15,12960.03475,12960.0349,
12960.03491,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826454,676826469,0.15,12960.03491,12960.03506,
12960.03507,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826470,676826485,0.15,12960.03507,12960.03522,
12960.03523,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826486,676826501,0.15,12960.03523,12960.03538,
12960.03539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826502,676826517,0.15,12960.03539,12960.03554,
12960.03555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826518,676826533,0.15,12960.03555,12960.0357,
12960.03571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826534,676826549,0.15,12960.03571,12960.03586,
12960.03587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826550,676826565,0.15,12960.03587,12960.03602,
12960.03603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826566,676826581,0.15,12960.03603,12960.03618,
12960.03619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826582,676826597,0.15,12960.03619,12960.03634,
12960.03635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826598,676826613,0.15,12960.03635,12960.0365,
12960.03651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826614,676826629,0.15,12960.03651,12960.03666,
12960.03667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826630,676826645,0.15,12960.03667,12960.03682,
12960.03683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826646,676826661,0.15,12960.03683,12960.03698,
12960.03699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826662,676826677,0.15,12960.03699,12960.03714,
12960.03715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826678,676826693,0.15,12960.03715,12960.0373,
12960.03731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826694,676826709,0.15,12960.03731,12960.03746,
12960.03747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826710,676826725,0.15,12960.03747,12960.03762,
12960.03763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826726,676826741,0.15,12960.03763,12960.03778,
12960.03779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826742,676826757,0.15,12960.03779,12960.03794,
12960.03795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826758,676826773,0.15,12960.03795,12960.0381,
12960.03811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826774,676826789,0.15,12960.03811,12960.03826,
12960.03827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826790,676826805,0.15,12960.03827,12960.03842,
12960.03843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826806,676826821,0.15,12960.03843,12960.03858,
12960.03859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826822,676826837,0.15,12960.03859,12960.03874,
12960.03875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826838,676826853,0.15,12960.03875,12960.0389,
12960.03891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826854,676826869,0.15,12960.03891,12960.03906,
12960.03907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826870,676826885,0.15,12960.03907,12960.03922,
12960.03923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676826886,676826901,0.15,12960.03923,12960.03938,
12960.42242,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865205,676865220,0.15,12960.42242,12960.42257,
12960.42258,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865221,676865236,0.15,12960.42258,12960.42273,
12960.42274,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865237,676865252,0.15,12960.42274,12960.42289,
12960.4229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865253,676865268,0.15,12960.4229,12960.42305,
12960.42306,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865269,676865284,0.15,12960.42306,12960.42321,
12960.42322,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865285,676865300,0.15,12960.42322,12960.42337,
12960.42338,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865301,676865316,0.15,12960.42338,12960.42353,
12960.42354,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865317,676865332,0.15,12960.42354,12960.42369,
12960.4237,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865333,676865348,0.15,12960.4237,12960.42385,
12960.42386,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865349,676865364,0.15,12960.42386,12960.42401,
12960.42402,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865365,676865380,0.15,12960.42402,12960.42417,
12960.42418,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865381,676865396,0.15,12960.42418,12960.42433,
12960.42434,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865397,676865412,0.15,12960.42434,12960.42449,
12960.4245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865413,676865428,0.15,12960.4245,12960.42465,
12960.42466,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865429,676865444,0.15,12960.42466,12960.42481,
12960.42482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865445,676865460,0.15,12960.42482,12960.42497,
12960.42498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865461,676865476,0.15,12960.42498,12960.42513,
12960.42514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865477,676865492,0.15,12960.42514,12960.42529,
12960.4253,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865493,676865508,0.15,12960.4253,12960.42545,
12960.42546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865509,676865524,0.15,12960.42546,12960.42561,
12960.42562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865525,676865540,0.15,12960.42562,12960.42577,
12960.42578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865541,676865556,0.15,12960.42578,12960.42593,
12960.42594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865557,676865572,0.15,12960.42594,12960.42609,
12960.4261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865573,676865588,0.15,12960.4261,12960.42625,
12960.42626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865589,676865604,0.15,12960.42626,12960.42641,
12960.42642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865605,676865620,0.15,12960.42642,12960.42657,
12960.42658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865621,676865636,0.15,12960.42658,12960.42673,
12960.42674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865637,676865652,0.15,12960.42674,12960.42689,
12960.4269,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865653,676865668,0.15,12960.4269,12960.42705,
12960.42706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865669,676865684,0.15,12960.42706,12960.42721,
12960.42722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865685,676865700,0.15,12960.42722,12960.42737,
12960.42738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865701,676865716,0.15,12960.42738,12960.42753,
12960.42754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865717,676865732,0.15,12960.42754,12960.42769,
12960.4277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865733,676865748,0.15,12960.4277,12960.42785,
12960.42786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865749,676865764,0.15,12960.42786,12960.42801,
12960.42802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676865765,676865780,0.15,12960.42802,12960.42817,
12960.81121,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904084,676904099,0.15,12960.81121,12960.81136,
12960.81137,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904100,676904115,0.15,12960.81137,12960.81152,
12960.81153,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904116,676904131,0.15,12960.81153,12960.81168,
12960.81169,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904132,676904147,0.15,12960.81169,12960.81184,
12960.81185,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904148,676904163,0.15,12960.81185,12960.812,
12960.81201,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904164,676904179,0.15,12960.81201,12960.81216,
12960.81217,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904180,676904195,0.15,12960.81217,12960.81232,
12960.81233,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904196,676904211,0.15,12960.81233,12960.81248,
12960.81249,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904212,676904227,0.15,12960.81249,12960.81264,
12960.81265,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904228,676904243,0.15,12960.81265,12960.8128,
12960.81281,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904244,676904259,0.15,12960.81281,12960.81296,
12960.81297,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904260,676904275,0.15,12960.81297,12960.81312,
12960.81313,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904276,676904291,0.15,12960.81313,12960.81328,
12960.81329,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904292,676904307,0.15,12960.81329,12960.81344,
12960.81345,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904308,676904323,0.15,12960.81345,12960.8136,
12960.81361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904324,676904339,0.15,12960.81361,12960.81376,
12960.81377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904340,676904355,0.15,12960.81377,12960.81392,
12960.81393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904356,676904371,0.15,12960.81393,12960.81408,
12960.81409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904372,676904387,0.15,12960.81409,12960.81424,
12960.81425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904388,676904403,0.15,12960.81425,12960.8144,
12960.81441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904404,676904419,0.15,12960.81441,12960.81456,
12960.81457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904420,676904435,0.15,12960.81457,12960.81472,
12960.81473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904436,676904451,0.15,12960.81473,12960.81488,
12960.81489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904452,676904467,0.15,12960.81489,12960.81504,
12960.81505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904468,676904483,0.15,12960.81505,12960.8152,
12960.81521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904484,676904499,0.15,12960.81521,12960.81536,
12960.81537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904500,676904515,0.15,12960.81537,12960.81552,
12960.81553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904516,676904531,0.15,12960.81553,12960.81568,
12960.81569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904532,676904547,0.15,12960.81569,12960.81584,
12960.81585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904548,676904563,0.15,12960.81585,12960.816,
12960.81601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904564,676904579,0.15,12960.81601,12960.81616,
12960.81617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904580,676904595,0.15,12960.81617,12960.81632,
12960.81633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904596,676904611,0.15,12960.81633,12960.81648,
12960.81649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904612,676904627,0.15,12960.81649,12960.81664,
12960.81665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904628,676904643,0.15,12960.81665,12960.8168,
12960.81681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676904644,676904659,0.15,12960.81681,12960.81696,
12961.2,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676942963,676942978,0.15,12961.2,12961.20015,
12961.20016,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676942979,676942994,0.15,12961.20016,12961.20031,
12961.20032,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676942995,676943010,0.15,12961.20032,12961.20047,
12961.20048,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943011,676943026,0.15,12961.20048,12961.20063,
12961.20064,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943027,676943042,0.15,12961.20064,12961.20079,
12961.2008,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943043,676943058,0.15,12961.2008,12961.20095,
12961.20096,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943059,676943074,0.15,12961.20096,12961.20111,
12961.20112,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943075,676943090,0.15,12961.20112,12961.20127,
12961.20128,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943091,676943106,0.15,12961.20128,12961.20143,
12961.20144,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943107,676943122,0.15,12961.20144,12961.20159,
12961.2016,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943123,676943138,0.15,12961.2016,12961.20175,
12961.20176,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943139,676943154,0.15,12961.20176,12961.20191,
12961.20192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943155,676943170,0.15,12961.20192,12961.20207,
12961.20208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943171,676943186,0.15,12961.20208,12961.20223,
12961.20224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943187,676943202,0.15,12961.20224,12961.20239,
12961.2024,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943203,676943218,0.15,12961.2024,12961.20255,
12961.20256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943219,676943234,0.15,12961.20256,12961.20271,
12961.20272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943235,676943250,0.15,12961.20272,12961.20287,
12961.20288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943251,676943266,0.15,12961.20288,12961.20303,
12961.20304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943267,676943282,0.15,12961.20304,12961.20319,
12961.2032,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943283,676943298,0.15,12961.2032,12961.20335,
12961.20336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943299,676943314,0.15,12961.20336,12961.20351,
12961.20352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943315,676943330,0.15,12961.20352,12961.20367,
12961.20368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943331,676943346,0.15,12961.20368,12961.20383,
12961.20384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943347,676943362,0.15,12961.20384,12961.20399,
12961.204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943363,676943378,0.15,12961.204,12961.20415,
12961.20416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943379,676943394,0.15,12961.20416,12961.20431,
12961.20432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943395,676943410,0.15,12961.20432,12961.20447,
12961.20448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943411,676943426,0.15,12961.20448,12961.20463,
12961.20464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943427,676943442,0.15,12961.20464,12961.20479,
12961.2048,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943443,676943458,0.15,12961.2048,12961.20495,
12961.20496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943459,676943474,0.15,12961.20496,12961.20511,
12961.20512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943475,676943490,0.15,12961.20512,12961.20527,
12961.20528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943491,676943506,0.15,12961.20528,12961.20543,
12961.20544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943507,676943522,0.15,12961.20544,12961.20559,
12961.2056,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676943523,676943538,0.15,12961.2056,12961.20575,
12961.58879,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981842,676981857,0.15,12961.58879,12961.58894,
12961.58895,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981858,676981873,0.15,12961.58895,12961.5891,
12961.58911,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981874,676981889,0.15,12961.58911,12961.58926,
12961.58927,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981890,676981905,0.15,12961.58927,12961.58942,
12961.58943,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981906,676981921,0.15,12961.58943,12961.58958,
12961.58959,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981922,676981937,0.15,12961.58959,12961.58974,
12961.58975,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981938,676981953,0.15,12961.58975,12961.5899,
12961.58991,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981954,676981969,0.15,12961.58991,12961.59006,
12961.59007,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981970,676981985,0.15,12961.59007,12961.59022,
12961.59023,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676981986,676982001,0.15,12961.59023,12961.59038,
12961.59039,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982002,676982017,0.15,12961.59039,12961.59054,
12961.59055,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982018,676982033,0.15,12961.59055,12961.5907,
12961.59071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982034,676982049,0.15,12961.59071,12961.59086,
12961.59087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982050,676982065,0.15,12961.59087,12961.59102,
12961.59103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982066,676982081,0.15,12961.59103,12961.59118,
12961.59119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982082,676982097,0.15,12961.59119,12961.59134,
12961.59135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982098,676982113,0.15,12961.59135,12961.5915,
12961.59151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982114,676982129,0.15,12961.59151,12961.59166,
12961.59167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982130,676982145,0.15,12961.59167,12961.59182,
12961.59183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982146,676982161,0.15,12961.59183,12961.59198,
12961.59199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982162,676982177,0.15,12961.59199,12961.59214,
12961.59215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982178,676982193,0.15,12961.59215,12961.5923,
12961.59231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982194,676982209,0.15,12961.59231,12961.59246,
12961.59247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982210,676982225,0.15,12961.59247,12961.59262,
12961.59263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982226,676982241,0.15,12961.59263,12961.59278,
12961.59279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982242,676982257,0.15,12961.59279,12961.59294,
12961.59295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982258,676982273,0.15,12961.59295,12961.5931,
12961.59311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982274,676982289,0.15,12961.59311,12961.59326,
12961.59327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982290,676982305,0.15,12961.59327,12961.59342,
12961.59343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982306,676982321,0.15,12961.59343,12961.59358,
12961.59359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982322,676982337,0.15,12961.59359,12961.59374,
12961.59375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982338,676982353,0.15,12961.59375,12961.5939,
12961.59391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982354,676982369,0.15,12961.59391,12961.59406,
12961.59407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982370,676982385,0.15,12961.59407,12961.59422,
12961.59423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982386,676982401,0.15,12961.59423,12961.59438,
12961.59439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,676982402,676982417,0.15,12961.59439,12961.59454,
12961.97758,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020721,677020736,0.15,12961.97758,12961.97773,
12961.97774,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020737,677020752,0.15,12961.97774,12961.97789,
12961.9779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020753,677020768,0.15,12961.9779,12961.97805,
12961.97806,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020769,677020784,0.15,12961.97806,12961.97821,
12961.97822,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020785,677020800,0.15,12961.97822,12961.97837,
12961.97838,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020801,677020816,0.15,12961.97838,12961.97853,
12961.97854,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020817,677020832,0.15,12961.97854,12961.97869,
12961.9787,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020833,677020848,0.15,12961.9787,12961.97885,
12961.97886,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020849,677020864,0.15,12961.97886,12961.97901,
12961.97902,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020865,677020880,0.15,12961.97902,12961.97917,
12961.97918,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020881,677020896,0.15,12961.97918,12961.97933,
12961.97934,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020897,677020912,0.15,12961.97934,12961.97949,
12961.9795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020913,677020928,0.15,12961.9795,12961.97965,
12961.97966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020929,677020944,0.15,12961.97966,12961.97981,
12961.97982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020945,677020960,0.15,12961.97982,12961.97997,
12961.97998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020961,677020976,0.15,12961.97998,12961.98013,
12961.98014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020977,677020992,0.15,12961.98014,12961.98029,
12961.9803,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677020993,677021008,0.15,12961.9803,12961.98045,
12961.98046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021009,677021024,0.15,12961.98046,12961.98061,
12961.98062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021025,677021040,0.15,12961.98062,12961.98077,
12961.98078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021041,677021056,0.15,12961.98078,12961.98093,
12961.98094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021057,677021072,0.15,12961.98094,12961.98109,
12961.9811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021073,677021088,0.15,12961.9811,12961.98125,
12961.98126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021089,677021104,0.15,12961.98126,12961.98141,
12961.98142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021105,677021120,0.15,12961.98142,12961.98157,
12961.98158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021121,677021136,0.15,12961.98158,12961.98173,
12961.98174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021137,677021152,0.15,12961.98174,12961.98189,
12961.9819,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021153,677021168,0.15,12961.9819,12961.98205,
12961.98206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021169,677021184,0.15,12961.98206,12961.98221,
12961.98222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021185,677021200,0.15,12961.98222,12961.98237,
12961.98238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021201,677021216,0.15,12961.98238,12961.98253,
12961.98254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021217,677021232,0.15,12961.98254,12961.98269,
12961.9827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021233,677021248,0.15,12961.9827,12961.98285,
12961.98286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021249,677021264,0.15,12961.98286,12961.98301,
12961.98302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021265,677021280,0.15,12961.98302,12961.98317,
12961.98318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677021281,677021296,0.15,12961.98318,12961.98333,
12962.36637,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059600,677059615,0.15,12962.36637,12962.36652,
12962.36653,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059616,677059631,0.15,12962.36653,12962.36668,
12962.36669,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059632,677059647,0.15,12962.36669,12962.36684,
12962.36685,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059648,677059663,0.15,12962.36685,12962.367,
12962.36701,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059664,677059679,0.15,12962.36701,12962.36716,
12962.36717,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059680,677059695,0.15,12962.36717,12962.36732,
12962.36733,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059696,677059711,0.15,12962.36733,12962.36748,
12962.36749,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059712,677059727,0.15,12962.36749,12962.36764,
12962.36765,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059728,677059743,0.15,12962.36765,12962.3678,
12962.36781,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059744,677059759,0.15,12962.36781,12962.36796,
12962.36797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059760,677059775,0.15,12962.36797,12962.36812,
12962.36813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059776,677059791,0.15,12962.36813,12962.36828,
12962.36829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059792,677059807,0.15,12962.36829,12962.36844,
12962.36845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059808,677059823,0.15,12962.36845,12962.3686,
12962.36861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059824,677059839,0.15,12962.36861,12962.36876,
12962.36877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059840,677059855,0.15,12962.36877,12962.36892,
12962.36893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059856,677059871,0.15,12962.36893,12962.36908,
12962.36909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059872,677059887,0.15,12962.36909,12962.36924,
12962.36925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059888,677059903,0.15,12962.36925,12962.3694,
12962.36941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059904,677059919,0.15,12962.36941,12962.36956,
12962.36957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059920,677059935,0.15,12962.36957,12962.36972,
12962.36973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059936,677059951,0.15,12962.36973,12962.36988,
12962.36989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059952,677059967,0.15,12962.36989,12962.37004,
12962.37005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059968,677059983,0.15,12962.37005,12962.3702,
12962.37021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677059984,677059999,0.15,12962.37021,12962.37036,
12962.37037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060000,677060015,0.15,12962.37037,12962.37052,
12962.37053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060016,677060031,0.15,12962.37053,12962.37068,
12962.37069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060032,677060047,0.15,12962.37069,12962.37084,
12962.37085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060048,677060063,0.15,12962.37085,12962.371,
12962.37101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060064,677060079,0.15,12962.37101,12962.37116,
12962.37117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060080,677060095,0.15,12962.37117,12962.37132,
12962.37133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060096,677060111,0.15,12962.37133,12962.37148,
12962.37149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060112,677060127,0.15,12962.37149,12962.37164,
12962.37165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060128,677060143,0.15,12962.37165,12962.3718,
12962.37181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060144,677060159,0.15,12962.37181,12962.37196,
12962.37197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677060160,677060175,0.15,12962.37197,12962.37212,
12962.75516,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098479,677098494,0.15,12962.75516,12962.75531,
12962.75532,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098495,677098510,0.15,12962.75532,12962.75547,
12962.75548,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098511,677098526,0.15,12962.75548,12962.75563,
12962.75564,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098527,677098542,0.15,12962.75564,12962.75579,
12962.7558,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098543,677098558,0.15,12962.7558,12962.75595,
12962.75596,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098559,677098574,0.15,12962.75596,12962.75611,
12962.75612,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098575,677098590,0.15,12962.75612,12962.75627,
12962.75628,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098591,677098606,0.15,12962.75628,12962.75643,
12962.75644,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098607,677098622,0.15,12962.75644,12962.75659,
12962.7566,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098623,677098638,0.15,12962.7566,12962.75675,
12962.75676,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098639,677098654,0.15,12962.75676,12962.75691,
12962.75692,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098655,677098670,0.15,12962.75692,12962.75707,
12962.75708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098671,677098686,0.15,12962.75708,12962.75723,
12962.75724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098687,677098702,0.15,12962.75724,12962.75739,
12962.7574,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098703,677098718,0.15,12962.7574,12962.75755,
12962.75756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098719,677098734,0.15,12962.75756,12962.75771,
12962.75772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098735,677098750,0.15,12962.75772,12962.75787,
12962.75788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098751,677098766,0.15,12962.75788,12962.75803,
12962.75804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098767,677098782,0.15,12962.75804,12962.75819,
12962.7582,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098783,677098798,0.15,12962.7582,12962.75835,
12962.75836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098799,677098814,0.15,12962.75836,12962.75851,
12962.75852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098815,677098830,0.15,12962.75852,12962.75867,
12962.75868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098831,677098846,0.15,12962.75868,12962.75883,
12962.75884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098847,677098862,0.15,12962.75884,12962.75899,
12962.759,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098863,677098878,0.15,12962.759,12962.75915,
12962.75916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098879,677098894,0.15,12962.75916,12962.75931,
12962.75932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098895,677098910,0.15,12962.75932,12962.75947,
12962.75948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098911,677098926,0.15,12962.75948,12962.75963,
12962.75964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098927,677098942,0.15,12962.75964,12962.75979,
12962.7598,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098943,677098958,0.15,12962.7598,12962.75995,
12962.75996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098959,677098974,0.15,12962.75996,12962.76011,
12962.76012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098975,677098990,0.15,12962.76012,12962.76027,
12962.76028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677098991,677099006,0.15,12962.76028,12962.76043,
12962.76044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677099007,677099022,0.15,12962.76044,12962.76059,
12962.7606,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677099023,677099038,0.15,12962.7606,12962.76075,
12962.76076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677099039,677099054,0.15,12962.76076,12962.76091,
12963.14395,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137358,677137373,0.15,12963.14395,12963.1441,
12963.14411,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137374,677137389,0.15,12963.14411,12963.14426,
12963.14427,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137390,677137405,0.15,12963.14427,12963.14442,
12963.14443,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137406,677137421,0.15,12963.14443,12963.14458,
12963.14459,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137422,677137437,0.15,12963.14459,12963.14474,
12963.14475,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137438,677137453,0.15,12963.14475,12963.1449,
12963.14491,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137454,677137469,0.15,12963.14491,12963.14506,
12963.14507,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137470,677137485,0.15,12963.14507,12963.14522,
12963.14523,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137486,677137501,0.15,12963.14523,12963.14538,
12963.14539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137502,677137517,0.15,12963.14539,12963.14554,
12963.14555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137518,677137533,0.15,12963.14555,12963.1457,
12963.14571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137534,677137549,0.15,12963.14571,12963.14586,
12963.14587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137550,677137565,0.15,12963.14587,12963.14602,
12963.14603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137566,677137581,0.15,12963.14603,12963.14618,
12963.14619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137582,677137597,0.15,12963.14619,12963.14634,
12963.14635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137598,677137613,0.15,12963.14635,12963.1465,
12963.14651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137614,677137629,0.15,12963.14651,12963.14666,
12963.14667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137630,677137645,0.15,12963.14667,12963.14682,
12963.14683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137646,677137661,0.15,12963.14683,12963.14698,
12963.14699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137662,677137677,0.15,12963.14699,12963.14714,
12963.14715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137678,677137693,0.15,12963.14715,12963.1473,
12963.14731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137694,677137709,0.15,12963.14731,12963.14746,
12963.14747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137710,677137725,0.15,12963.14747,12963.14762,
12963.14763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137726,677137741,0.15,12963.14763,12963.14778,
12963.14779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137742,677137757,0.15,12963.14779,12963.14794,
12963.14795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137758,677137773,0.15,12963.14795,12963.1481,
12963.14811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137774,677137789,0.15,12963.14811,12963.14826,
12963.14827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137790,677137805,0.15,12963.14827,12963.14842,
12963.14843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137806,677137821,0.15,12963.14843,12963.14858,
12963.14859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137822,677137837,0.15,12963.14859,12963.14874,
12963.14875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137838,677137853,0.15,12963.14875,12963.1489,
12963.14891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137854,677137869,0.15,12963.14891,12963.14906,
12963.14907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137870,677137885,0.15,12963.14907,12963.14922,
12963.14923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137886,677137901,0.15,12963.14923,12963.14938,
12963.14939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137902,677137917,0.15,12963.14939,12963.14954,
12963.14955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677137918,677137933,0.15,12963.14955,12963.1497,
12963.53285,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176248,677176263,0.15,12963.53285,12963.533,
12963.53301,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176264,677176279,0.15,12963.53301,12963.53316,
12963.53317,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176280,677176295,0.15,12963.53317,12963.53332,
12963.53333,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176296,677176311,0.15,12963.53333,12963.53348,
12963.53349,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176312,677176327,0.15,12963.53349,12963.53364,
12963.53365,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176328,677176343,0.15,12963.53365,12963.5338,
12963.53381,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176344,677176359,0.15,12963.53381,12963.53396,
12963.53397,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176360,677176375,0.15,12963.53397,12963.53412,
12963.53413,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176376,677176391,0.15,12963.53413,12963.53428,
12963.53429,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176392,677176407,0.15,12963.53429,12963.53444,
12963.53445,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176408,677176423,0.15,12963.53445,12963.5346,
12963.53461,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176424,677176439,0.15,12963.53461,12963.53476,
12963.53477,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176440,677176455,0.15,12963.53477,12963.53492,
12963.53493,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176456,677176471,0.15,12963.53493,12963.53508,
12963.53509,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176472,677176487,0.15,12963.53509,12963.53524,
12963.53525,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176488,677176503,0.15,12963.53525,12963.5354,
12963.53541,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176504,677176519,0.15,12963.53541,12963.53556,
12963.53557,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176520,677176535,0.15,12963.53557,12963.53572,
12963.53573,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176536,677176551,0.15,12963.53573,12963.53588,
12963.53589,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176552,677176567,0.15,12963.53589,12963.53604,
12963.53605,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176568,677176583,0.15,12963.53605,12963.5362,
12963.53621,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176584,677176599,0.15,12963.53621,12963.53636,
12963.53637,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176600,677176615,0.15,12963.53637,12963.53652,
12963.53653,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176616,677176631,0.15,12963.53653,12963.53668,
12963.53669,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176632,677176647,0.15,12963.53669,12963.53684,
12963.53685,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176648,677176663,0.15,12963.53685,12963.537,
12963.53701,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176664,677176679,0.15,12963.53701,12963.53716,
12963.53717,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176680,677176695,0.15,12963.53717,12963.53732,
12963.53733,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176696,677176711,0.15,12963.53733,12963.53748,
12963.53749,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176712,677176727,0.15,12963.53749,12963.53764,
12963.53765,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176728,677176743,0.15,12963.53765,12963.5378,
12963.53781,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176744,677176759,0.15,12963.53781,12963.53796,
12963.53797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176760,677176775,0.15,12963.53797,12963.53812,
12963.53813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176776,677176791,0.15,12963.53813,12963.53828,
12963.53829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176792,677176807,0.15,12963.53829,12963.53844,
12963.53845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677176808,677176823,0.15,12963.53845,12963.5386,
12963.92153,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215116,677215131,0.15,12963.92153,12963.92168,
12963.92169,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215132,677215147,0.15,12963.92169,12963.92184,
12963.92185,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215148,677215163,0.15,12963.92185,12963.922,
12963.92201,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215164,677215179,0.15,12963.92201,12963.92216,
12963.92217,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215180,677215195,0.15,12963.92217,12963.92232,
12963.92233,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215196,677215211,0.15,12963.92233,12963.92248,
12963.92249,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215212,677215227,0.15,12963.92249,12963.92264,
12963.92265,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215228,677215243,0.15,12963.92265,12963.9228,
12963.92281,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215244,677215259,0.15,12963.92281,12963.92296,
12963.92297,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215260,677215275,0.15,12963.92297,12963.92312,
12963.92313,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215276,677215291,0.15,12963.92313,12963.92328,
12963.92329,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215292,677215307,0.15,12963.92329,12963.92344,
12963.92345,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215308,677215323,0.15,12963.92345,12963.9236,
12963.92361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215324,677215339,0.15,12963.92361,12963.92376,
12963.92377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215340,677215355,0.15,12963.92377,12963.92392,
12963.92393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215356,677215371,0.15,12963.92393,12963.92408,
12963.92409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215372,677215387,0.15,12963.92409,12963.92424,
12963.92425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215388,677215403,0.15,12963.92425,12963.9244,
12963.92441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215404,677215419,0.15,12963.92441,12963.92456,
12963.92457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215420,677215435,0.15,12963.92457,12963.92472,
12963.92473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215436,677215451,0.15,12963.92473,12963.92488,
12963.92489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215452,677215467,0.15,12963.92489,12963.92504,
12963.92505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215468,677215483,0.15,12963.92505,12963.9252,
12963.92521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215484,677215499,0.15,12963.92521,12963.92536,
12963.92537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215500,677215515,0.15,12963.92537,12963.92552,
12963.92553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215516,677215531,0.15,12963.92553,12963.92568,
12963.92569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215532,677215547,0.15,12963.92569,12963.92584,
12963.92585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215548,677215563,0.15,12963.92585,12963.926,
12963.92601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215564,677215579,0.15,12963.92601,12963.92616,
12963.92617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215580,677215595,0.15,12963.92617,12963.92632,
12963.92633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215596,677215611,0.15,12963.92633,12963.92648,
12963.92649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215612,677215627,0.15,12963.92649,12963.92664,
12963.92665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215628,677215643,0.15,12963.92665,12963.9268,
12963.92681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215644,677215659,0.15,12963.92681,12963.92696,
12963.92697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215660,677215675,0.15,12963.92697,12963.92712,
12963.92713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677215676,677215691,0.15,12963.92713,12963.92728,
12964.31032,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677253995,677254010,0.15,12964.31032,12964.31047,
12964.31048,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254011,677254026,0.15,12964.31048,12964.31063,
12964.31064,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254027,677254042,0.15,12964.31064,12964.31079,
12964.3108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254043,677254058,0.15,12964.3108,12964.31095,
12964.31096,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254059,677254074,0.15,12964.31096,12964.31111,
12964.31112,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254075,677254090,0.15,12964.31112,12964.31127,
12964.31128,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254091,677254106,0.15,12964.31128,12964.31143,
12964.31144,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254107,677254122,0.15,12964.31144,12964.31159,
12964.3116,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254123,677254138,0.15,12964.3116,12964.31175,
12964.31176,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254139,677254154,0.15,12964.31176,12964.31191,
12964.31192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254155,677254170,0.15,12964.31192,12964.31207,
12964.31208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254171,677254186,0.15,12964.31208,12964.31223,
12964.31224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254187,677254202,0.15,12964.31224,12964.31239,
12964.3124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254203,677254218,0.15,12964.3124,12964.31255,
12964.31256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254219,677254234,0.15,12964.31256,12964.31271,
12964.31272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254235,677254250,0.15,12964.31272,12964.31287,
12964.31288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254251,677254266,0.15,12964.31288,12964.31303,
12964.31304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254267,677254282,0.15,12964.31304,12964.31319,
12964.3132,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254283,677254298,0.15,12964.3132,12964.31335,
12964.31336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254299,677254314,0.15,12964.31336,12964.31351,
12964.31352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254315,677254330,0.15,12964.31352,12964.31367,
12964.31368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254331,677254346,0.15,12964.31368,12964.31383,
12964.31384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254347,677254362,0.15,12964.31384,12964.31399,
12964.314,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254363,677254378,0.15,12964.314,12964.31415,
12964.31416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254379,677254394,0.15,12964.31416,12964.31431,
12964.31432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254395,677254410,0.15,12964.31432,12964.31447,
12964.31448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254411,677254426,0.15,12964.31448,12964.31463,
12964.31464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254427,677254442,0.15,12964.31464,12964.31479,
12964.3148,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254443,677254458,0.15,12964.3148,12964.31495,
12964.31496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254459,677254474,0.15,12964.31496,12964.31511,
12964.31512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254475,677254490,0.15,12964.31512,12964.31527,
12964.31528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254491,677254506,0.15,12964.31528,12964.31543,
12964.31544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254507,677254522,0.15,12964.31544,12964.31559,
12964.3156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254523,677254538,0.15,12964.3156,12964.31575,
12964.31576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254539,677254554,0.15,12964.31576,12964.31591,
12964.31592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677254555,677254570,0.15,12964.31592,12964.31607,
12964.69911,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677292874,677292889,0.15,12964.69911,12964.69926,
12964.69927,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677292890,677292905,0.15,12964.69927,12964.69942,
12964.69943,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677292906,677292921,0.15,12964.69943,12964.69958,
12964.69959,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677292922,677292937,0.15,12964.69959,12964.69974,
12964.69975,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677292938,677292953,0.15,12964.69975,12964.6999,
12964.69991,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677292954,677292969,0.15,12964.69991,12964.70006,
12964.70007,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677292970,677292985,0.15,12964.70007,12964.70022,
12964.70023,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677292986,677293001,0.15,12964.70023,12964.70038,
12964.70039,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293002,677293017,0.15,12964.70039,12964.70054,
12964.70055,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293018,677293033,0.15,12964.70055,12964.7007,
12964.70071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293034,677293049,0.15,12964.70071,12964.70086,
12964.70087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293050,677293065,0.15,12964.70087,12964.70102,
12964.70103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293066,677293081,0.15,12964.70103,12964.70118,
12964.70119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293082,677293097,0.15,12964.70119,12964.70134,
12964.70135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293098,677293113,0.15,12964.70135,12964.7015,
12964.70151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293114,677293129,0.15,12964.70151,12964.70166,
12964.70167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293130,677293145,0.15,12964.70167,12964.70182,
12964.70183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293146,677293161,0.15,12964.70183,12964.70198,
12964.70199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293162,677293177,0.15,12964.70199,12964.70214,
12964.70215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293178,677293193,0.15,12964.70215,12964.7023,
12964.70231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293194,677293209,0.15,12964.70231,12964.70246,
12964.70247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293210,677293225,0.15,12964.70247,12964.70262,
12964.70263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293226,677293241,0.15,12964.70263,12964.70278,
12964.70279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293242,677293257,0.15,12964.70279,12964.70294,
12964.70295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293258,677293273,0.15,12964.70295,12964.7031,
12964.70311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293274,677293289,0.15,12964.70311,12964.70326,
12964.70327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293290,677293305,0.15,12964.70327,12964.70342,
12964.70343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293306,677293321,0.15,12964.70343,12964.70358,
12964.70359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293322,677293337,0.15,12964.70359,12964.70374,
12964.70375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293338,677293353,0.15,12964.70375,12964.7039,
12964.70391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293354,677293369,0.15,12964.70391,12964.70406,
12964.70407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293370,677293385,0.15,12964.70407,12964.70422,
12964.70423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293386,677293401,0.15,12964.70423,12964.70438,
12964.70439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293402,677293417,0.15,12964.70439,12964.70454,
12964.70455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293418,677293433,0.15,12964.70455,12964.7047,
12964.70471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677293434,677293449,0.15,12964.70471,12964.70486,
12965.0879,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331753,677331768,0.15,12965.0879,12965.08805,
12965.08806,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331769,677331784,0.15,12965.08806,12965.08821,
12965.08822,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331785,677331800,0.15,12965.08822,12965.08837,
12965.08838,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331801,677331816,0.15,12965.08838,12965.08853,
12965.08854,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331817,677331832,0.15,12965.08854,12965.08869,
12965.0887,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331833,677331848,0.15,12965.0887,12965.08885,
12965.08886,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331849,677331864,0.15,12965.08886,12965.08901,
12965.08902,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331865,677331880,0.15,12965.08902,12965.08917,
12965.08918,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331881,677331896,0.15,12965.08918,12965.08933,
12965.08934,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331897,677331912,0.15,12965.08934,12965.08949,
12965.0895,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331913,677331928,0.15,12965.0895,12965.08965,
12965.08966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331929,677331944,0.15,12965.08966,12965.08981,
12965.08982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331945,677331960,0.15,12965.08982,12965.08997,
12965.08998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331961,677331976,0.15,12965.08998,12965.09013,
12965.09014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331977,677331992,0.15,12965.09014,12965.09029,
12965.0903,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677331993,677332008,0.15,12965.0903,12965.09045,
12965.09046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332009,677332024,0.15,12965.09046,12965.09061,
12965.09062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332025,677332040,0.15,12965.09062,12965.09077,
12965.09078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332041,677332056,0.15,12965.09078,12965.09093,
12965.09094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332057,677332072,0.15,12965.09094,12965.09109,
12965.0911,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332073,677332088,0.15,12965.0911,12965.09125,
12965.09126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332089,677332104,0.15,12965.09126,12965.09141,
12965.09142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332105,677332120,0.15,12965.09142,12965.09157,
12965.09158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332121,677332136,0.15,12965.09158,12965.09173,
12965.09174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332137,677332152,0.15,12965.09174,12965.09189,
12965.0919,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332153,677332168,0.15,12965.0919,12965.09205,
12965.09206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332169,677332184,0.15,12965.09206,12965.09221,
12965.09222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332185,677332200,0.15,12965.09222,12965.09237,
12965.09238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332201,677332216,0.15,12965.09238,12965.09253,
12965.09254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332217,677332232,0.15,12965.09254,12965.09269,
12965.0927,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332233,677332248,0.15,12965.0927,12965.09285,
12965.09286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332249,677332264,0.15,12965.09286,12965.09301,
12965.09302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332265,677332280,0.15,12965.09302,12965.09317,
12965.09318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332281,677332296,0.15,12965.09318,12965.09333,
12965.09334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332297,677332312,0.15,12965.09334,12965.09349,
12965.0935,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677332313,677332328,0.15,12965.0935,12965.09365,
12965.47669,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370632,677370647,0.15,12965.47669,12965.47684,
12965.47685,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370648,677370663,0.15,12965.47685,12965.477,
12965.47701,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370664,677370679,0.15,12965.47701,12965.47716,
12965.47717,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370680,677370695,0.15,12965.47717,12965.47732,
12965.47733,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370696,677370711,0.15,12965.47733,12965.47748,
12965.47749,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370712,677370727,0.15,12965.47749,12965.47764,
12965.47765,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370728,677370743,0.15,12965.47765,12965.4778,
12965.47781,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370744,677370759,0.15,12965.47781,12965.47796,
12965.47797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370760,677370775,0.15,12965.47797,12965.47812,
12965.47813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370776,677370791,0.15,12965.47813,12965.47828,
12965.47829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370792,677370807,0.15,12965.47829,12965.47844,
12965.47845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370808,677370823,0.15,12965.47845,12965.4786,
12965.47861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370824,677370839,0.15,12965.47861,12965.47876,
12965.47877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370840,677370855,0.15,12965.47877,12965.47892,
12965.47893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370856,677370871,0.15,12965.47893,12965.47908,
12965.47909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370872,677370887,0.15,12965.47909,12965.47924,
12965.47925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370888,677370903,0.15,12965.47925,12965.4794,
12965.47941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370904,677370919,0.15,12965.47941,12965.47956,
12965.47957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370920,677370935,0.15,12965.47957,12965.47972,
12965.47973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370936,677370951,0.15,12965.47973,12965.47988,
12965.47989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370952,677370967,0.15,12965.47989,12965.48004,
12965.48005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370968,677370983,0.15,12965.48005,12965.4802,
12965.48021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677370984,677370999,0.15,12965.48021,12965.48036,
12965.48037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371000,677371015,0.15,12965.48037,12965.48052,
12965.48053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371016,677371031,0.15,12965.48053,12965.48068,
12965.48069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371032,677371047,0.15,12965.48069,12965.48084,
12965.48085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371048,677371063,0.15,12965.48085,12965.481,
12965.48101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371064,677371079,0.15,12965.48101,12965.48116,
12965.48117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371080,677371095,0.15,12965.48117,12965.48132,
12965.48133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371096,677371111,0.15,12965.48133,12965.48148,
12965.48149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371112,677371127,0.15,12965.48149,12965.48164,
12965.48165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371128,677371143,0.15,12965.48165,12965.4818,
12965.48181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371144,677371159,0.15,12965.48181,12965.48196,
12965.48197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371160,677371175,0.15,12965.48197,12965.48212,
12965.48213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371176,677371191,0.15,12965.48213,12965.48228,
12965.48229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677371192,677371207,0.15,12965.48229,12965.48244,
12965.86548,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409511,677409526,0.15,12965.86548,12965.86563,
12965.86564,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409527,677409542,0.15,12965.86564,12965.86579,
12965.8658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409543,677409558,0.15,12965.8658,12965.86595,
12965.86596,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409559,677409574,0.15,12965.86596,12965.86611,
12965.86612,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409575,677409590,0.15,12965.86612,12965.86627,
12965.86628,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409591,677409606,0.15,12965.86628,12965.86643,
12965.86644,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409607,677409622,0.15,12965.86644,12965.86659,
12965.8666,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409623,677409638,0.15,12965.8666,12965.86675,
12965.86676,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409639,677409654,0.15,12965.86676,12965.86691,
12965.86692,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409655,677409670,0.15,12965.86692,12965.86707,
12965.86708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409671,677409686,0.15,12965.86708,12965.86723,
12965.86724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409687,677409702,0.15,12965.86724,12965.86739,
12965.8674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409703,677409718,0.15,12965.8674,12965.86755,
12965.86756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409719,677409734,0.15,12965.86756,12965.86771,
12965.86772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409735,677409750,0.15,12965.86772,12965.86787,
12965.86788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409751,677409766,0.15,12965.86788,12965.86803,
12965.86804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409767,677409782,0.15,12965.86804,12965.86819,
12965.8682,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409783,677409798,0.15,12965.8682,12965.86835,
12965.86836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409799,677409814,0.15,12965.86836,12965.86851,
12965.86852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409815,677409830,0.15,12965.86852,12965.86867,
12965.86868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409831,677409846,0.15,12965.86868,12965.86883,
12965.86884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409847,677409862,0.15,12965.86884,12965.86899,
12965.869,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409863,677409878,0.15,12965.869,12965.86915,
12965.86916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409879,677409894,0.15,12965.86916,12965.86931,
12965.86932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409895,677409910,0.15,12965.86932,12965.86947,
12965.86948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409911,677409926,0.15,12965.86948,12965.86963,
12965.86964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409927,677409942,0.15,12965.86964,12965.86979,
12965.8698,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409943,677409958,0.15,12965.8698,12965.86995,
12965.86996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409959,677409974,0.15,12965.86996,12965.87011,
12965.87012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409975,677409990,0.15,12965.87012,12965.87027,
12965.87028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677409991,677410006,0.15,12965.87028,12965.87043,
12965.87044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677410007,677410022,0.15,12965.87044,12965.87059,
12965.8706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677410023,677410038,0.15,12965.8706,12965.87075,
12965.87076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677410039,677410054,0.15,12965.87076,12965.87091,
12965.87092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677410055,677410070,0.15,12965.87092,12965.87107,
12965.87108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677410071,677410086,0.15,12965.87108,12965.87123,
12966.25427,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448390,677448405,0.15,12966.25427,12966.25442,
12966.25443,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448406,677448421,0.15,12966.25443,12966.25458,
12966.25459,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448422,677448437,0.15,12966.25459,12966.25474,
12966.25475,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448438,677448453,0.15,12966.25475,12966.2549,
12966.25491,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448454,677448469,0.15,12966.25491,12966.25506,
12966.25507,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448470,677448485,0.15,12966.25507,12966.25522,
12966.25523,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448486,677448501,0.15,12966.25523,12966.25538,
12966.25539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448502,677448517,0.15,12966.25539,12966.25554,
12966.25555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448518,677448533,0.15,12966.25555,12966.2557,
12966.25571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448534,677448549,0.15,12966.25571,12966.25586,
12966.25587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448550,677448565,0.15,12966.25587,12966.25602,
12966.25603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448566,677448581,0.15,12966.25603,12966.25618,
12966.25619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448582,677448597,0.15,12966.25619,12966.25634,
12966.25635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448598,677448613,0.15,12966.25635,12966.2565,
12966.25651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448614,677448629,0.15,12966.25651,12966.25666,
12966.25667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448630,677448645,0.15,12966.25667,12966.25682,
12966.25683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448646,677448661,0.15,12966.25683,12966.25698,
12966.25699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448662,677448677,0.15,12966.25699,12966.25714,
12966.25715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448678,677448693,0.15,12966.25715,12966.2573,
12966.25731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448694,677448709,0.15,12966.25731,12966.25746,
12966.25747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448710,677448725,0.15,12966.25747,12966.25762,
12966.25763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448726,677448741,0.15,12966.25763,12966.25778,
12966.25779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448742,677448757,0.15,12966.25779,12966.25794,
12966.25795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448758,677448773,0.15,12966.25795,12966.2581,
12966.25811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448774,677448789,0.15,12966.25811,12966.25826,
12966.25827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448790,677448805,0.15,12966.25827,12966.25842,
12966.25843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448806,677448821,0.15,12966.25843,12966.25858,
12966.25859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448822,677448837,0.15,12966.25859,12966.25874,
12966.25875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448838,677448853,0.15,12966.25875,12966.2589,
12966.25891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448854,677448869,0.15,12966.25891,12966.25906,
12966.25907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448870,677448885,0.15,12966.25907,12966.25922,
12966.25923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448886,677448901,0.15,12966.25923,12966.25938,
12966.25939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448902,677448917,0.15,12966.25939,12966.25954,
12966.25955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448918,677448933,0.15,12966.25955,12966.2597,
12966.25971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448934,677448949,0.15,12966.25971,12966.25986,
12966.25987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677448950,677448965,0.15,12966.25987,12966.26002,
12966.64306,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487269,677487284,0.15,12966.64306,12966.64321,
12966.64322,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487285,677487300,0.15,12966.64322,12966.64337,
12966.64338,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487301,677487316,0.15,12966.64338,12966.64353,
12966.64354,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487317,677487332,0.15,12966.64354,12966.64369,
12966.6437,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487333,677487348,0.15,12966.6437,12966.64385,
12966.64386,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487349,677487364,0.15,12966.64386,12966.64401,
12966.64402,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487365,677487380,0.15,12966.64402,12966.64417,
12966.64418,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487381,677487396,0.15,12966.64418,12966.64433,
12966.64434,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487397,677487412,0.15,12966.64434,12966.64449,
12966.6445,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487413,677487428,0.15,12966.6445,12966.64465,
12966.64466,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487429,677487444,0.15,12966.64466,12966.64481,
12966.64482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487445,677487460,0.15,12966.64482,12966.64497,
12966.64498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487461,677487476,0.15,12966.64498,12966.64513,
12966.64514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487477,677487492,0.15,12966.64514,12966.64529,
12966.6453,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487493,677487508,0.15,12966.6453,12966.64545,
12966.64546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487509,677487524,0.15,12966.64546,12966.64561,
12966.64562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487525,677487540,0.15,12966.64562,12966.64577,
12966.64578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487541,677487556,0.15,12966.64578,12966.64593,
12966.64594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487557,677487572,0.15,12966.64594,12966.64609,
12966.6461,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487573,677487588,0.15,12966.6461,12966.64625,
12966.64626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487589,677487604,0.15,12966.64626,12966.64641,
12966.64642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487605,677487620,0.15,12966.64642,12966.64657,
12966.64658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487621,677487636,0.15,12966.64658,12966.64673,
12966.64674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487637,677487652,0.15,12966.64674,12966.64689,
12966.6469,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487653,677487668,0.15,12966.6469,12966.64705,
12966.64706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487669,677487684,0.15,12966.64706,12966.64721,
12966.64722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487685,677487700,0.15,12966.64722,12966.64737,
12966.64738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487701,677487716,0.15,12966.64738,12966.64753,
12966.64754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487717,677487732,0.15,12966.64754,12966.64769,
12966.6477,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487733,677487748,0.15,12966.6477,12966.64785,
12966.64786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487749,677487764,0.15,12966.64786,12966.64801,
12966.64802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487765,677487780,0.15,12966.64802,12966.64817,
12966.64818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487781,677487796,0.15,12966.64818,12966.64833,
12966.64834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487797,677487812,0.15,12966.64834,12966.64849,
12966.6485,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487813,677487828,0.15,12966.6485,12966.64865,
12966.64866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677487829,677487844,0.15,12966.64866,12966.64881,
12967.03185,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526148,677526163,0.15,12967.03185,12967.032,
12967.03201,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526164,677526179,0.15,12967.03201,12967.03216,
12967.03217,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526180,677526195,0.15,12967.03217,12967.03232,
12967.03233,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526196,677526211,0.15,12967.03233,12967.03248,
12967.03249,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526212,677526227,0.15,12967.03249,12967.03264,
12967.03265,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526228,677526243,0.15,12967.03265,12967.0328,
12967.03281,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526244,677526259,0.15,12967.03281,12967.03296,
12967.03297,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526260,677526275,0.15,12967.03297,12967.03312,
12967.03313,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526276,677526291,0.15,12967.03313,12967.03328,
12967.03329,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526292,677526307,0.15,12967.03329,12967.03344,
12967.03345,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526308,677526323,0.15,12967.03345,12967.0336,
12967.03361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526324,677526339,0.15,12967.03361,12967.03376,
12967.03377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526340,677526355,0.15,12967.03377,12967.03392,
12967.03393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526356,677526371,0.15,12967.03393,12967.03408,
12967.03409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526372,677526387,0.15,12967.03409,12967.03424,
12967.03425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526388,677526403,0.15,12967.03425,12967.0344,
12967.03441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526404,677526419,0.15,12967.03441,12967.03456,
12967.03457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526420,677526435,0.15,12967.03457,12967.03472,
12967.03473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526436,677526451,0.15,12967.03473,12967.03488,
12967.03489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526452,677526467,0.15,12967.03489,12967.03504,
12967.03505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526468,677526483,0.15,12967.03505,12967.0352,
12967.03521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526484,677526499,0.15,12967.03521,12967.03536,
12967.03537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526500,677526515,0.15,12967.03537,12967.03552,
12967.03553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526516,677526531,0.15,12967.03553,12967.03568,
12967.03569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526532,677526547,0.15,12967.03569,12967.03584,
12967.03585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526548,677526563,0.15,12967.03585,12967.036,
12967.03601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526564,677526579,0.15,12967.03601,12967.03616,
12967.03617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526580,677526595,0.15,12967.03617,12967.03632,
12967.03633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526596,677526611,0.15,12967.03633,12967.03648,
12967.03649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526612,677526627,0.15,12967.03649,12967.03664,
12967.03665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526628,677526643,0.15,12967.03665,12967.0368,
12967.03681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526644,677526659,0.15,12967.03681,12967.03696,
12967.03697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526660,677526675,0.15,12967.03697,12967.03712,
12967.03713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526676,677526691,0.15,12967.03713,12967.03728,
12967.03729,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526692,677526707,0.15,12967.03729,12967.03744,
12967.03745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677526708,677526723,0.15,12967.03745,12967.0376,
12967.42064,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565027,677565042,0.15,12967.42064,12967.42079,
12967.4208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565043,677565058,0.15,12967.4208,12967.42095,
12967.42096,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565059,677565074,0.15,12967.42096,12967.42111,
12967.42112,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565075,677565090,0.15,12967.42112,12967.42127,
12967.42128,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565091,677565106,0.15,12967.42128,12967.42143,
12967.42144,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565107,677565122,0.15,12967.42144,12967.42159,
12967.4216,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565123,677565138,0.15,12967.4216,12967.42175,
12967.42176,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565139,677565154,0.15,12967.42176,12967.42191,
12967.42192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565155,677565170,0.15,12967.42192,12967.42207,
12967.42208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565171,677565186,0.15,12967.42208,12967.42223,
12967.42224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565187,677565202,0.15,12967.42224,12967.42239,
12967.4224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565203,677565218,0.15,12967.4224,12967.42255,
12967.42256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565219,677565234,0.15,12967.42256,12967.42271,
12967.42272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565235,677565250,0.15,12967.42272,12967.42287,
12967.42288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565251,677565266,0.15,12967.42288,12967.42303,
12967.42304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565267,677565282,0.15,12967.42304,12967.42319,
12967.4232,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565283,677565298,0.15,12967.4232,12967.42335,
12967.42336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565299,677565314,0.15,12967.42336,12967.42351,
12967.42352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565315,677565330,0.15,12967.42352,12967.42367,
12967.42368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565331,677565346,0.15,12967.42368,12967.42383,
12967.42384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565347,677565362,0.15,12967.42384,12967.42399,
12967.424,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565363,677565378,0.15,12967.424,12967.42415,
12967.42416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565379,677565394,0.15,12967.42416,12967.42431,
12967.42432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565395,677565410,0.15,12967.42432,12967.42447,
12967.42448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565411,677565426,0.15,12967.42448,12967.42463,
12967.42464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565427,677565442,0.15,12967.42464,12967.42479,
12967.4248,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565443,677565458,0.15,12967.4248,12967.42495,
12967.42496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565459,677565474,0.15,12967.42496,12967.42511,
12967.42512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565475,677565490,0.15,12967.42512,12967.42527,
12967.42528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565491,677565506,0.15,12967.42528,12967.42543,
12967.42544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565507,677565522,0.15,12967.42544,12967.42559,
12967.4256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565523,677565538,0.15,12967.4256,12967.42575,
12967.42576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565539,677565554,0.15,12967.42576,12967.42591,
12967.42592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565555,677565570,0.15,12967.42592,12967.42607,
12967.42608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565571,677565586,0.15,12967.42608,12967.42623,
12967.42624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677565587,677565602,0.15,12967.42624,12967.42639,
12967.80943,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677603906,677603921,0.15,12967.80943,12967.80958,
12967.80959,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677603922,677603937,0.15,12967.80959,12967.80974,
12967.80975,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677603938,677603953,0.15,12967.80975,12967.8099,
12967.80991,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677603954,677603969,0.15,12967.80991,12967.81006,
12967.81007,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677603970,677603985,0.15,12967.81007,12967.81022,
12967.81023,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677603986,677604001,0.15,12967.81023,12967.81038,
12967.81039,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604002,677604017,0.15,12967.81039,12967.81054,
12967.81055,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604018,677604033,0.15,12967.81055,12967.8107,
12967.81071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604034,677604049,0.15,12967.81071,12967.81086,
12967.81087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604050,677604065,0.15,12967.81087,12967.81102,
12967.81103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604066,677604081,0.15,12967.81103,12967.81118,
12967.81119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604082,677604097,0.15,12967.81119,12967.81134,
12967.81135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604098,677604113,0.15,12967.81135,12967.8115,
12967.81151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604114,677604129,0.15,12967.81151,12967.81166,
12967.81167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604130,677604145,0.15,12967.81167,12967.81182,
12967.81183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604146,677604161,0.15,12967.81183,12967.81198,
12967.81199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604162,677604177,0.15,12967.81199,12967.81214,
12967.81215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604178,677604193,0.15,12967.81215,12967.8123,
12967.81231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604194,677604209,0.15,12967.81231,12967.81246,
12967.81247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604210,677604225,0.15,12967.81247,12967.81262,
12967.81263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604226,677604241,0.15,12967.81263,12967.81278,
12967.81279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604242,677604257,0.15,12967.81279,12967.81294,
12967.81295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604258,677604273,0.15,12967.81295,12967.8131,
12967.81311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604274,677604289,0.15,12967.81311,12967.81326,
12967.81327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604290,677604305,0.15,12967.81327,12967.81342,
12967.81343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604306,677604321,0.15,12967.81343,12967.81358,
12967.81359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604322,677604337,0.15,12967.81359,12967.81374,
12967.81375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604338,677604353,0.15,12967.81375,12967.8139,
12967.81391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604354,677604369,0.15,12967.81391,12967.81406,
12967.81407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604370,677604385,0.15,12967.81407,12967.81422,
12967.81423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604386,677604401,0.15,12967.81423,12967.81438,
12967.81439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604402,677604417,0.15,12967.81439,12967.81454,
12967.81455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604418,677604433,0.15,12967.81455,12967.8147,
12967.81471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604434,677604449,0.15,12967.81471,12967.81486,
12967.81487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604450,677604465,0.15,12967.81487,12967.81502,
12967.81503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677604466,677604481,0.15,12967.81503,12967.81518,
12968.19822,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642785,677642800,0.15,12968.19822,12968.19837,
12968.19838,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642801,677642816,0.15,12968.19838,12968.19853,
12968.19854,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642817,677642832,0.15,12968.19854,12968.19869,
12968.1987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642833,677642848,0.15,12968.1987,12968.19885,
12968.19886,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642849,677642864,0.15,12968.19886,12968.19901,
12968.19902,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642865,677642880,0.15,12968.19902,12968.19917,
12968.19918,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642881,677642896,0.15,12968.19918,12968.19933,
12968.19934,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642897,677642912,0.15,12968.19934,12968.19949,
12968.1995,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642913,677642928,0.15,12968.1995,12968.19965,
12968.19966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642929,677642944,0.15,12968.19966,12968.19981,
12968.19982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642945,677642960,0.15,12968.19982,12968.19997,
12968.19998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642961,677642976,0.15,12968.19998,12968.20013,
12968.20014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642977,677642992,0.15,12968.20014,12968.20029,
12968.2003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677642993,677643008,0.15,12968.2003,12968.20045,
12968.20046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643009,677643024,0.15,12968.20046,12968.20061,
12968.20062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643025,677643040,0.15,12968.20062,12968.20077,
12968.20078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643041,677643056,0.15,12968.20078,12968.20093,
12968.20094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643057,677643072,0.15,12968.20094,12968.20109,
12968.2011,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643073,677643088,0.15,12968.2011,12968.20125,
12968.20126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643089,677643104,0.15,12968.20126,12968.20141,
12968.20142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643105,677643120,0.15,12968.20142,12968.20157,
12968.20158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643121,677643136,0.15,12968.20158,12968.20173,
12968.20174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643137,677643152,0.15,12968.20174,12968.20189,
12968.2019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643153,677643168,0.15,12968.2019,12968.20205,
12968.20206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643169,677643184,0.15,12968.20206,12968.20221,
12968.20222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643185,677643200,0.15,12968.20222,12968.20237,
12968.20238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643201,677643216,0.15,12968.20238,12968.20253,
12968.20254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643217,677643232,0.15,12968.20254,12968.20269,
12968.2027,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643233,677643248,0.15,12968.2027,12968.20285,
12968.20286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643249,677643264,0.15,12968.20286,12968.20301,
12968.20302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643265,677643280,0.15,12968.20302,12968.20317,
12968.20318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643281,677643296,0.15,12968.20318,12968.20333,
12968.20334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643297,677643312,0.15,12968.20334,12968.20349,
12968.2035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643313,677643328,0.15,12968.2035,12968.20365,
12968.20366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643329,677643344,0.15,12968.20366,12968.20381,
12968.20382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677643345,677643360,0.15,12968.20382,12968.20397,
12968.58701,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681664,677681679,0.15,12968.58701,12968.58716,
12968.58717,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681680,677681695,0.15,12968.58717,12968.58732,
12968.58733,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681696,677681711,0.15,12968.58733,12968.58748,
12968.58749,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681712,677681727,0.15,12968.58749,12968.58764,
12968.58765,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681728,677681743,0.15,12968.58765,12968.5878,
12968.58781,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681744,677681759,0.15,12968.58781,12968.58796,
12968.58797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681760,677681775,0.15,12968.58797,12968.58812,
12968.58813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681776,677681791,0.15,12968.58813,12968.58828,
12968.58829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681792,677681807,0.15,12968.58829,12968.58844,
12968.58845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681808,677681823,0.15,12968.58845,12968.5886,
12968.58861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681824,677681839,0.15,12968.58861,12968.58876,
12968.58877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681840,677681855,0.15,12968.58877,12968.58892,
12968.58893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681856,677681871,0.15,12968.58893,12968.58908,
12968.58909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681872,677681887,0.15,12968.58909,12968.58924,
12968.58925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681888,677681903,0.15,12968.58925,12968.5894,
12968.58941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681904,677681919,0.15,12968.58941,12968.58956,
12968.58957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681920,677681935,0.15,12968.58957,12968.58972,
12968.58973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681936,677681951,0.15,12968.58973,12968.58988,
12968.58989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681952,677681967,0.15,12968.58989,12968.59004,
12968.59005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681968,677681983,0.15,12968.59005,12968.5902,
12968.59021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677681984,677681999,0.15,12968.59021,12968.59036,
12968.59037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682000,677682015,0.15,12968.59037,12968.59052,
12968.59053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682016,677682031,0.15,12968.59053,12968.59068,
12968.59069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682032,677682047,0.15,12968.59069,12968.59084,
12968.59085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682048,677682063,0.15,12968.59085,12968.591,
12968.59101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682064,677682079,0.15,12968.59101,12968.59116,
12968.59117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682080,677682095,0.15,12968.59117,12968.59132,
12968.59133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682096,677682111,0.15,12968.59133,12968.59148,
12968.59149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682112,677682127,0.15,12968.59149,12968.59164,
12968.59165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682128,677682143,0.15,12968.59165,12968.5918,
12968.59181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682144,677682159,0.15,12968.59181,12968.59196,
12968.59197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682160,677682175,0.15,12968.59197,12968.59212,
12968.59213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682176,677682191,0.15,12968.59213,12968.59228,
12968.59229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682192,677682207,0.15,12968.59229,12968.59244,
12968.59245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682208,677682223,0.15,12968.59245,12968.5926,
12968.59261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677682224,677682239,0.15,12968.59261,12968.59276,
12968.9758,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720543,677720558,0.15,12968.9758,12968.97595,
12968.97596,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720559,677720574,0.15,12968.97596,12968.97611,
12968.97612,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720575,677720590,0.15,12968.97612,12968.97627,
12968.97628,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720591,677720606,0.15,12968.97628,12968.97643,
12968.97644,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720607,677720622,0.15,12968.97644,12968.97659,
12968.9766,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720623,677720638,0.15,12968.9766,12968.97675,
12968.97676,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720639,677720654,0.15,12968.97676,12968.97691,
12968.97692,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720655,677720670,0.15,12968.97692,12968.97707,
12968.97708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720671,677720686,0.15,12968.97708,12968.97723,
12968.97724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720687,677720702,0.15,12968.97724,12968.97739,
12968.9774,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720703,677720718,0.15,12968.9774,12968.97755,
12968.97756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720719,677720734,0.15,12968.97756,12968.97771,
12968.97772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720735,677720750,0.15,12968.97772,12968.97787,
12968.97788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720751,677720766,0.15,12968.97788,12968.97803,
12968.97804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720767,677720782,0.15,12968.97804,12968.97819,
12968.9782,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720783,677720798,0.15,12968.9782,12968.97835,
12968.97836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720799,677720814,0.15,12968.97836,12968.97851,
12968.97852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720815,677720830,0.15,12968.97852,12968.97867,
12968.97868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720831,677720846,0.15,12968.97868,12968.97883,
12968.97884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720847,677720862,0.15,12968.97884,12968.97899,
12968.979,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720863,677720878,0.15,12968.979,12968.97915,
12968.97916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720879,677720894,0.15,12968.97916,12968.97931,
12968.97932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720895,677720910,0.15,12968.97932,12968.97947,
12968.97948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720911,677720926,0.15,12968.97948,12968.97963,
12968.97964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720927,677720942,0.15,12968.97964,12968.97979,
12968.9798,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720943,677720958,0.15,12968.9798,12968.97995,
12968.97996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720959,677720974,0.15,12968.97996,12968.98011,
12968.98012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720975,677720990,0.15,12968.98012,12968.98027,
12968.98028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677720991,677721006,0.15,12968.98028,12968.98043,
12968.98044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677721007,677721022,0.15,12968.98044,12968.98059,
12968.9806,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677721023,677721038,0.15,12968.9806,12968.98075,
12968.98076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677721039,677721054,0.15,12968.98076,12968.98091,
12968.98092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677721055,677721070,0.15,12968.98092,12968.98107,
12968.98108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677721071,677721086,0.15,12968.98108,12968.98123,
12968.98124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677721087,677721102,0.15,12968.98124,12968.98139,
12968.9814,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677721103,677721118,0.15,12968.9814,12968.98155,
12969.36459,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759422,677759437,0.15,12969.36459,12969.36474,
12969.36475,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759438,677759453,0.15,12969.36475,12969.3649,
12969.36491,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759454,677759469,0.15,12969.36491,12969.36506,
12969.36507,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759470,677759485,0.15,12969.36507,12969.36522,
12969.36523,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759486,677759501,0.15,12969.36523,12969.36538,
12969.36539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759502,677759517,0.15,12969.36539,12969.36554,
12969.36555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759518,677759533,0.15,12969.36555,12969.3657,
12969.36571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759534,677759549,0.15,12969.36571,12969.36586,
12969.36587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759550,677759565,0.15,12969.36587,12969.36602,
12969.36603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759566,677759581,0.15,12969.36603,12969.36618,
12969.36619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759582,677759597,0.15,12969.36619,12969.36634,
12969.36635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759598,677759613,0.15,12969.36635,12969.3665,
12969.36651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759614,677759629,0.15,12969.36651,12969.36666,
12969.36667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759630,677759645,0.15,12969.36667,12969.36682,
12969.36683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759646,677759661,0.15,12969.36683,12969.36698,
12969.36699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759662,677759677,0.15,12969.36699,12969.36714,
12969.36715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759678,677759693,0.15,12969.36715,12969.3673,
12969.36731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759694,677759709,0.15,12969.36731,12969.36746,
12969.36747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759710,677759725,0.15,12969.36747,12969.36762,
12969.36763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759726,677759741,0.15,12969.36763,12969.36778,
12969.36779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759742,677759757,0.15,12969.36779,12969.36794,
12969.36795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759758,677759773,0.15,12969.36795,12969.3681,
12969.36811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759774,677759789,0.15,12969.36811,12969.36826,
12969.36827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759790,677759805,0.15,12969.36827,12969.36842,
12969.36843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759806,677759821,0.15,12969.36843,12969.36858,
12969.36859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759822,677759837,0.15,12969.36859,12969.36874,
12969.36875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759838,677759853,0.15,12969.36875,12969.3689,
12969.36891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759854,677759869,0.15,12969.36891,12969.36906,
12969.36907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759870,677759885,0.15,12969.36907,12969.36922,
12969.36923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759886,677759901,0.15,12969.36923,12969.36938,
12969.36939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759902,677759917,0.15,12969.36939,12969.36954,
12969.36955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759918,677759933,0.15,12969.36955,12969.3697,
12969.36971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759934,677759949,0.15,12969.36971,12969.36986,
12969.36987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759950,677759965,0.15,12969.36987,12969.37002,
12969.37003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759966,677759981,0.15,12969.37003,12969.37018,
12969.37019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677759982,677759997,0.15,12969.37019,12969.37034,
12969.75338,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798301,677798316,0.15,12969.75338,12969.75353,
12969.75354,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798317,677798332,0.15,12969.75354,12969.75369,
12969.7537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798333,677798348,0.15,12969.7537,12969.75385,
12969.75386,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798349,677798364,0.15,12969.75386,12969.75401,
12969.75402,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798365,677798380,0.15,12969.75402,12969.75417,
12969.75418,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798381,677798396,0.15,12969.75418,12969.75433,
12969.75434,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798397,677798412,0.15,12969.75434,12969.75449,
12969.7545,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798413,677798428,0.15,12969.7545,12969.75465,
12969.75466,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798429,677798444,0.15,12969.75466,12969.75481,
12969.75482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798445,677798460,0.15,12969.75482,12969.75497,
12969.75498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798461,677798476,0.15,12969.75498,12969.75513,
12969.75514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798477,677798492,0.15,12969.75514,12969.75529,
12969.7553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798493,677798508,0.15,12969.7553,12969.75545,
12969.75546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798509,677798524,0.15,12969.75546,12969.75561,
12969.75562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798525,677798540,0.15,12969.75562,12969.75577,
12969.75578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798541,677798556,0.15,12969.75578,12969.75593,
12969.75594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798557,677798572,0.15,12969.75594,12969.75609,
12969.7561,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798573,677798588,0.15,12969.7561,12969.75625,
12969.75626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798589,677798604,0.15,12969.75626,12969.75641,
12969.75642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798605,677798620,0.15,12969.75642,12969.75657,
12969.75658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798621,677798636,0.15,12969.75658,12969.75673,
12969.75674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798637,677798652,0.15,12969.75674,12969.75689,
12969.7569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798653,677798668,0.15,12969.7569,12969.75705,
12969.75706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798669,677798684,0.15,12969.75706,12969.75721,
12969.75722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798685,677798700,0.15,12969.75722,12969.75737,
12969.75738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798701,677798716,0.15,12969.75738,12969.75753,
12969.75754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798717,677798732,0.15,12969.75754,12969.75769,
12969.7577,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798733,677798748,0.15,12969.7577,12969.75785,
12969.75786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798749,677798764,0.15,12969.75786,12969.75801,
12969.75802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798765,677798780,0.15,12969.75802,12969.75817,
12969.75818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798781,677798796,0.15,12969.75818,12969.75833,
12969.75834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798797,677798812,0.15,12969.75834,12969.75849,
12969.7585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798813,677798828,0.15,12969.7585,12969.75865,
12969.75866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798829,677798844,0.15,12969.75866,12969.75881,
12969.75882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798845,677798860,0.15,12969.75882,12969.75897,
12969.75898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677798861,677798876,0.15,12969.75898,12969.75913,
12970.14256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837219,677837234,0.15,12970.14256,12970.14271,
12970.14272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837235,677837250,0.15,12970.14272,12970.14287,
12970.14288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837251,677837266,0.15,12970.14288,12970.14303,
12970.14304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837267,677837282,0.15,12970.14304,12970.14319,
12970.1432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837283,677837298,0.15,12970.1432,12970.14335,
12970.14336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837299,677837314,0.15,12970.14336,12970.14351,
12970.14352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837315,677837330,0.15,12970.14352,12970.14367,
12970.14368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837331,677837346,0.15,12970.14368,12970.14383,
12970.14384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837347,677837362,0.15,12970.14384,12970.14399,
12970.144,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837363,677837378,0.15,12970.144,12970.14415,
12970.14416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837379,677837394,0.15,12970.14416,12970.14431,
12970.14432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837395,677837410,0.15,12970.14432,12970.14447,
12970.14448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837411,677837426,0.15,12970.14448,12970.14463,
12970.14464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837427,677837442,0.15,12970.14464,12970.14479,
12970.1448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837443,677837458,0.15,12970.1448,12970.14495,
12970.14496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837459,677837474,0.15,12970.14496,12970.14511,
12970.14512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837475,677837490,0.15,12970.14512,12970.14527,
12970.14528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837491,677837506,0.15,12970.14528,12970.14543,
12970.14544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837507,677837522,0.15,12970.14544,12970.14559,
12970.1456,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837523,677837538,0.15,12970.1456,12970.14575,
12970.14576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837539,677837554,0.15,12970.14576,12970.14591,
12970.14592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837555,677837570,0.15,12970.14592,12970.14607,
12970.14608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837571,677837586,0.15,12970.14608,12970.14623,
12970.14624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837587,677837602,0.15,12970.14624,12970.14639,
12970.1464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837603,677837618,0.15,12970.1464,12970.14655,
12970.14656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837619,677837634,0.15,12970.14656,12970.14671,
12970.14672,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837635,677837650,0.15,12970.14672,12970.14687,
12970.14688,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837651,677837666,0.15,12970.14688,12970.14703,
12970.14704,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837667,677837682,0.15,12970.14704,12970.14719,
12970.1472,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837683,677837698,0.15,12970.1472,12970.14735,
12970.14736,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837699,677837714,0.15,12970.14736,12970.14751,
12970.14752,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837715,677837730,0.15,12970.14752,12970.14767,
12970.14768,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837731,677837746,0.15,12970.14768,12970.14783,
12970.14784,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837747,677837762,0.15,12970.14784,12970.14799,
12970.148,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837763,677837778,0.15,12970.148,12970.14815,
12970.14816,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677837779,677837794,0.15,12970.14816,12970.14831,
12970.53096,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876059,677876074,0.15,12970.53096,12970.53111,
12970.53112,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876075,677876090,0.15,12970.53112,12970.53127,
12970.53128,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876091,677876106,0.15,12970.53128,12970.53143,
12970.53144,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876107,677876122,0.15,12970.53144,12970.53159,
12970.5316,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876123,677876138,0.15,12970.5316,12970.53175,
12970.53176,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876139,677876154,0.15,12970.53176,12970.53191,
12970.53192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876155,677876170,0.15,12970.53192,12970.53207,
12970.53208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876171,677876186,0.15,12970.53208,12970.53223,
12970.53224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876187,677876202,0.15,12970.53224,12970.53239,
12970.5324,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876203,677876218,0.15,12970.5324,12970.53255,
12970.53256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876219,677876234,0.15,12970.53256,12970.53271,
12970.53272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876235,677876250,0.15,12970.53272,12970.53287,
12970.53288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876251,677876266,0.15,12970.53288,12970.53303,
12970.53304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876267,677876282,0.15,12970.53304,12970.53319,
12970.5332,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876283,677876298,0.15,12970.5332,12970.53335,
12970.53336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876299,677876314,0.15,12970.53336,12970.53351,
12970.53352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876315,677876330,0.15,12970.53352,12970.53367,
12970.53368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876331,677876346,0.15,12970.53368,12970.53383,
12970.53384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876347,677876362,0.15,12970.53384,12970.53399,
12970.534,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876363,677876378,0.15,12970.534,12970.53415,
12970.53416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876379,677876394,0.15,12970.53416,12970.53431,
12970.53432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876395,677876410,0.15,12970.53432,12970.53447,
12970.53448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876411,677876426,0.15,12970.53448,12970.53463,
12970.53464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876427,677876442,0.15,12970.53464,12970.53479,
12970.5348,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876443,677876458,0.15,12970.5348,12970.53495,
12970.53496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876459,677876474,0.15,12970.53496,12970.53511,
12970.53512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876475,677876490,0.15,12970.53512,12970.53527,
12970.53528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876491,677876506,0.15,12970.53528,12970.53543,
12970.53544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876507,677876522,0.15,12970.53544,12970.53559,
12970.5356,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876523,677876538,0.15,12970.5356,12970.53575,
12970.53576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876539,677876554,0.15,12970.53576,12970.53591,
12970.53592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876555,677876570,0.15,12970.53592,12970.53607,
12970.53608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876571,677876586,0.15,12970.53608,12970.53623,
12970.53624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876587,677876602,0.15,12970.53624,12970.53639,
12970.5364,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876603,677876618,0.15,12970.5364,12970.53655,
12970.53656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677876619,677876634,0.15,12970.53656,12970.53671,
12970.91975,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677914938,677914953,0.15,12970.91975,12970.9199,
12970.91991,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677914954,677914969,0.15,12970.91991,12970.92006,
12970.92007,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677914970,677914985,0.15,12970.92007,12970.92022,
12970.92023,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677914986,677915001,0.15,12970.92023,12970.92038,
12970.92039,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915002,677915017,0.15,12970.92039,12970.92054,
12970.92055,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915018,677915033,0.15,12970.92055,12970.9207,
12970.92071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915034,677915049,0.15,12970.92071,12970.92086,
12970.92087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915050,677915065,0.15,12970.92087,12970.92102,
12970.92103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915066,677915081,0.15,12970.92103,12970.92118,
12970.92119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915082,677915097,0.15,12970.92119,12970.92134,
12970.92135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915098,677915113,0.15,12970.92135,12970.9215,
12970.92151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915114,677915129,0.15,12970.92151,12970.92166,
12970.92167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915130,677915145,0.15,12970.92167,12970.92182,
12970.92183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915146,677915161,0.15,12970.92183,12970.92198,
12970.92199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915162,677915177,0.15,12970.92199,12970.92214,
12970.92215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915178,677915193,0.15,12970.92215,12970.9223,
12970.92231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915194,677915209,0.15,12970.92231,12970.92246,
12970.92247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915210,677915225,0.15,12970.92247,12970.92262,
12970.92263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915226,677915241,0.15,12970.92263,12970.92278,
12970.92279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915242,677915257,0.15,12970.92279,12970.92294,
12970.92295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915258,677915273,0.15,12970.92295,12970.9231,
12970.92311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915274,677915289,0.15,12970.92311,12970.92326,
12970.92327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915290,677915305,0.15,12970.92327,12970.92342,
12970.92343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915306,677915321,0.15,12970.92343,12970.92358,
12970.92359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915322,677915337,0.15,12970.92359,12970.92374,
12970.92375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915338,677915353,0.15,12970.92375,12970.9239,
12970.92391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915354,677915369,0.15,12970.92391,12970.92406,
12970.92407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915370,677915385,0.15,12970.92407,12970.92422,
12970.92423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915386,677915401,0.15,12970.92423,12970.92438,
12970.92439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915402,677915417,0.15,12970.92439,12970.92454,
12970.92455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915418,677915433,0.15,12970.92455,12970.9247,
12970.92471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915434,677915449,0.15,12970.92471,12970.92486,
12970.92487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915450,677915465,0.15,12970.92487,12970.92502,
12970.92503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915466,677915481,0.15,12970.92503,12970.92518,
12970.92519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915482,677915497,0.15,12970.92519,12970.92534,
12970.92535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677915498,677915513,0.15,12970.92535,12970.9255,
12971.30854,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953817,677953832,0.15,12971.30854,12971.30869,
12971.3087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953833,677953848,0.15,12971.3087,12971.30885,
12971.30886,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953849,677953864,0.15,12971.30886,12971.30901,
12971.30902,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953865,677953880,0.15,12971.30902,12971.30917,
12971.30918,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953881,677953896,0.15,12971.30918,12971.30933,
12971.30934,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953897,677953912,0.15,12971.30934,12971.30949,
12971.3095,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953913,677953928,0.15,12971.3095,12971.30965,
12971.30966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953929,677953944,0.15,12971.30966,12971.30981,
12971.30982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953945,677953960,0.15,12971.30982,12971.30997,
12971.30998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953961,677953976,0.15,12971.30998,12971.31013,
12971.31014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953977,677953992,0.15,12971.31014,12971.31029,
12971.3103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677953993,677954008,0.15,12971.3103,12971.31045,
12971.31046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954009,677954024,0.15,12971.31046,12971.31061,
12971.31062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954025,677954040,0.15,12971.31062,12971.31077,
12971.31078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954041,677954056,0.15,12971.31078,12971.31093,
12971.31094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954057,677954072,0.15,12971.31094,12971.31109,
12971.3111,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954073,677954088,0.15,12971.3111,12971.31125,
12971.31126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954089,677954104,0.15,12971.31126,12971.31141,
12971.31142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954105,677954120,0.15,12971.31142,12971.31157,
12971.31158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954121,677954136,0.15,12971.31158,12971.31173,
12971.31174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954137,677954152,0.15,12971.31174,12971.31189,
12971.3119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954153,677954168,0.15,12971.3119,12971.31205,
12971.31206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954169,677954184,0.15,12971.31206,12971.31221,
12971.31222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954185,677954200,0.15,12971.31222,12971.31237,
12971.31238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954201,677954216,0.15,12971.31238,12971.31253,
12971.31254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954217,677954232,0.15,12971.31254,12971.31269,
12971.3127,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954233,677954248,0.15,12971.3127,12971.31285,
12971.31286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954249,677954264,0.15,12971.31286,12971.31301,
12971.31302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954265,677954280,0.15,12971.31302,12971.31317,
12971.31318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954281,677954296,0.15,12971.31318,12971.31333,
12971.31334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954297,677954312,0.15,12971.31334,12971.31349,
12971.3135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954313,677954328,0.15,12971.3135,12971.31365,
12971.31366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954329,677954344,0.15,12971.31366,12971.31381,
12971.31382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954345,677954360,0.15,12971.31382,12971.31397,
12971.31398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954361,677954376,0.15,12971.31398,12971.31413,
12971.31414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677954377,677954392,0.15,12971.31414,12971.31429,
12971.69733,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992696,677992711,0.15,12971.69733,12971.69748,
12971.69749,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992712,677992727,0.15,12971.69749,12971.69764,
12971.69765,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992728,677992743,0.15,12971.69765,12971.6978,
12971.69781,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992744,677992759,0.15,12971.69781,12971.69796,
12971.69797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992760,677992775,0.15,12971.69797,12971.69812,
12971.69813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992776,677992791,0.15,12971.69813,12971.69828,
12971.69829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992792,677992807,0.15,12971.69829,12971.69844,
12971.69845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992808,677992823,0.15,12971.69845,12971.6986,
12971.69861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992824,677992839,0.15,12971.69861,12971.69876,
12971.69877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992840,677992855,0.15,12971.69877,12971.69892,
12971.69893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992856,677992871,0.15,12971.69893,12971.69908,
12971.69909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992872,677992887,0.15,12971.69909,12971.69924,
12971.69925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992888,677992903,0.15,12971.69925,12971.6994,
12971.69941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992904,677992919,0.15,12971.69941,12971.69956,
12971.69957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992920,677992935,0.15,12971.69957,12971.69972,
12971.69973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992936,677992951,0.15,12971.69973,12971.69988,
12971.69989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992952,677992967,0.15,12971.69989,12971.70004,
12971.70005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992968,677992983,0.15,12971.70005,12971.7002,
12971.70021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677992984,677992999,0.15,12971.70021,12971.70036,
12971.70037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993000,677993015,0.15,12971.70037,12971.70052,
12971.70053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993016,677993031,0.15,12971.70053,12971.70068,
12971.70069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993032,677993047,0.15,12971.70069,12971.70084,
12971.70085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993048,677993063,0.15,12971.70085,12971.701,
12971.70101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993064,677993079,0.15,12971.70101,12971.70116,
12971.70117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993080,677993095,0.15,12971.70117,12971.70132,
12971.70133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993096,677993111,0.15,12971.70133,12971.70148,
12971.70149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993112,677993127,0.15,12971.70149,12971.70164,
12971.70165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993128,677993143,0.15,12971.70165,12971.7018,
12971.70181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993144,677993159,0.15,12971.70181,12971.70196,
12971.70197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993160,677993175,0.15,12971.70197,12971.70212,
12971.70213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993176,677993191,0.15,12971.70213,12971.70228,
12971.70229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993192,677993207,0.15,12971.70229,12971.70244,
12971.70245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993208,677993223,0.15,12971.70245,12971.7026,
12971.70261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993224,677993239,0.15,12971.70261,12971.70276,
12971.70277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993240,677993255,0.15,12971.70277,12971.70292,
12971.70293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,677993256,677993271,0.15,12971.70293,12971.70308,
12972.08612,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031575,678031590,0.15,12972.08612,12972.08627,
12972.08628,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031591,678031606,0.15,12972.08628,12972.08643,
12972.08644,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031607,678031622,0.15,12972.08644,12972.08659,
12972.0866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031623,678031638,0.15,12972.0866,12972.08675,
12972.08676,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031639,678031654,0.15,12972.08676,12972.08691,
12972.08692,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031655,678031670,0.15,12972.08692,12972.08707,
12972.08708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031671,678031686,0.15,12972.08708,12972.08723,
12972.08724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031687,678031702,0.15,12972.08724,12972.08739,
12972.0874,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031703,678031718,0.15,12972.0874,12972.08755,
12972.08756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031719,678031734,0.15,12972.08756,12972.08771,
12972.08772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031735,678031750,0.15,12972.08772,12972.08787,
12972.08788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031751,678031766,0.15,12972.08788,12972.08803,
12972.08804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031767,678031782,0.15,12972.08804,12972.08819,
12972.0882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031783,678031798,0.15,12972.0882,12972.08835,
12972.08836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031799,678031814,0.15,12972.08836,12972.08851,
12972.08852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031815,678031830,0.15,12972.08852,12972.08867,
12972.08868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031831,678031846,0.15,12972.08868,12972.08883,
12972.08884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031847,678031862,0.15,12972.08884,12972.08899,
12972.089,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031863,678031878,0.15,12972.089,12972.08915,
12972.08916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031879,678031894,0.15,12972.08916,12972.08931,
12972.08932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031895,678031910,0.15,12972.08932,12972.08947,
12972.08948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031911,678031926,0.15,12972.08948,12972.08963,
12972.08964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031927,678031942,0.15,12972.08964,12972.08979,
12972.0898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031943,678031958,0.15,12972.0898,12972.08995,
12972.08996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031959,678031974,0.15,12972.08996,12972.09011,
12972.09012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031975,678031990,0.15,12972.09012,12972.09027,
12972.09028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678031991,678032006,0.15,12972.09028,12972.09043,
12972.09044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032007,678032022,0.15,12972.09044,12972.09059,
12972.0906,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032023,678032038,0.15,12972.0906,12972.09075,
12972.09076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032039,678032054,0.15,12972.09076,12972.09091,
12972.09092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032055,678032070,0.15,12972.09092,12972.09107,
12972.09108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032071,678032086,0.15,12972.09108,12972.09123,
12972.09124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032087,678032102,0.15,12972.09124,12972.09139,
12972.0914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032103,678032118,0.15,12972.0914,12972.09155,
12972.09156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032119,678032134,0.15,12972.09156,12972.09171,
12972.09172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678032135,678032150,0.15,12972.09172,12972.09187,
12972.47491,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070454,678070469,0.15,12972.47491,12972.47506,
12972.47507,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070470,678070485,0.15,12972.47507,12972.47522,
12972.47523,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070486,678070501,0.15,12972.47523,12972.47538,
12972.47539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070502,678070517,0.15,12972.47539,12972.47554,
12972.47555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070518,678070533,0.15,12972.47555,12972.4757,
12972.47571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070534,678070549,0.15,12972.47571,12972.47586,
12972.47587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070550,678070565,0.15,12972.47587,12972.47602,
12972.47603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070566,678070581,0.15,12972.47603,12972.47618,
12972.47619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070582,678070597,0.15,12972.47619,12972.47634,
12972.47635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070598,678070613,0.15,12972.47635,12972.4765,
12972.47651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070614,678070629,0.15,12972.47651,12972.47666,
12972.47667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070630,678070645,0.15,12972.47667,12972.47682,
12972.47683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070646,678070661,0.15,12972.47683,12972.47698,
12972.47699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070662,678070677,0.15,12972.47699,12972.47714,
12972.47715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070678,678070693,0.15,12972.47715,12972.4773,
12972.47731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070694,678070709,0.15,12972.47731,12972.47746,
12972.47747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070710,678070725,0.15,12972.47747,12972.47762,
12972.47763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070726,678070741,0.15,12972.47763,12972.47778,
12972.47779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070742,678070757,0.15,12972.47779,12972.47794,
12972.47795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070758,678070773,0.15,12972.47795,12972.4781,
12972.47811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070774,678070789,0.15,12972.47811,12972.47826,
12972.47827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070790,678070805,0.15,12972.47827,12972.47842,
12972.47843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070806,678070821,0.15,12972.47843,12972.47858,
12972.47859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070822,678070837,0.15,12972.47859,12972.47874,
12972.47875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070838,678070853,0.15,12972.47875,12972.4789,
12972.47891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070854,678070869,0.15,12972.47891,12972.47906,
12972.47907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070870,678070885,0.15,12972.47907,12972.47922,
12972.47923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070886,678070901,0.15,12972.47923,12972.47938,
12972.47939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070902,678070917,0.15,12972.47939,12972.47954,
12972.47955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070918,678070933,0.15,12972.47955,12972.4797,
12972.47971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070934,678070949,0.15,12972.47971,12972.47986,
12972.47987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070950,678070965,0.15,12972.47987,12972.48002,
12972.48003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070966,678070981,0.15,12972.48003,12972.48018,
12972.48019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070982,678070997,0.15,12972.48019,12972.48034,
12972.48035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678070998,678071013,0.15,12972.48035,12972.4805,
12972.48051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678071014,678071029,0.15,12972.48051,12972.48066,
12972.8637,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109333,678109348,0.15,12972.8637,12972.86385,
12972.86386,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109349,678109364,0.15,12972.86386,12972.86401,
12972.86402,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109365,678109380,0.15,12972.86402,12972.86417,
12972.86418,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109381,678109396,0.15,12972.86418,12972.86433,
12972.86434,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109397,678109412,0.15,12972.86434,12972.86449,
12972.8645,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109413,678109428,0.15,12972.8645,12972.86465,
12972.86466,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109429,678109444,0.15,12972.86466,12972.86481,
12972.86482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109445,678109460,0.15,12972.86482,12972.86497,
12972.86498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109461,678109476,0.15,12972.86498,12972.86513,
12972.86514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109477,678109492,0.15,12972.86514,12972.86529,
12972.8653,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109493,678109508,0.15,12972.8653,12972.86545,
12972.86546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109509,678109524,0.15,12972.86546,12972.86561,
12972.86562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109525,678109540,0.15,12972.86562,12972.86577,
12972.86578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109541,678109556,0.15,12972.86578,12972.86593,
12972.86594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109557,678109572,0.15,12972.86594,12972.86609,
12972.8661,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109573,678109588,0.15,12972.8661,12972.86625,
12972.86626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109589,678109604,0.15,12972.86626,12972.86641,
12972.86642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109605,678109620,0.15,12972.86642,12972.86657,
12972.86658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109621,678109636,0.15,12972.86658,12972.86673,
12972.86674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109637,678109652,0.15,12972.86674,12972.86689,
12972.8669,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109653,678109668,0.15,12972.8669,12972.86705,
12972.86706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109669,678109684,0.15,12972.86706,12972.86721,
12972.86722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109685,678109700,0.15,12972.86722,12972.86737,
12972.86738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109701,678109716,0.15,12972.86738,12972.86753,
12972.86754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109717,678109732,0.15,12972.86754,12972.86769,
12972.8677,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109733,678109748,0.15,12972.8677,12972.86785,
12972.86786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109749,678109764,0.15,12972.86786,12972.86801,
12972.86802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109765,678109780,0.15,12972.86802,12972.86817,
12972.86818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109781,678109796,0.15,12972.86818,12972.86833,
12972.86834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109797,678109812,0.15,12972.86834,12972.86849,
12972.8685,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109813,678109828,0.15,12972.8685,12972.86865,
12972.86866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109829,678109844,0.15,12972.86866,12972.86881,
12972.86882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109845,678109860,0.15,12972.86882,12972.86897,
12972.86898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109861,678109876,0.15,12972.86898,12972.86913,
12972.86914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109877,678109892,0.15,12972.86914,12972.86929,
12972.8693,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678109893,678109908,0.15,12972.8693,12972.86945,
12973.25249,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148212,678148227,0.15,12973.25249,12973.25264,
12973.25265,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148228,678148243,0.15,12973.25265,12973.2528,
12973.25281,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148244,678148259,0.15,12973.25281,12973.25296,
12973.25297,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148260,678148275,0.15,12973.25297,12973.25312,
12973.25313,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148276,678148291,0.15,12973.25313,12973.25328,
12973.25329,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148292,678148307,0.15,12973.25329,12973.25344,
12973.25345,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148308,678148323,0.15,12973.25345,12973.2536,
12973.25361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148324,678148339,0.15,12973.25361,12973.25376,
12973.25377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148340,678148355,0.15,12973.25377,12973.25392,
12973.25393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148356,678148371,0.15,12973.25393,12973.25408,
12973.25409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148372,678148387,0.15,12973.25409,12973.25424,
12973.25425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148388,678148403,0.15,12973.25425,12973.2544,
12973.25441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148404,678148419,0.15,12973.25441,12973.25456,
12973.25457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148420,678148435,0.15,12973.25457,12973.25472,
12973.25473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148436,678148451,0.15,12973.25473,12973.25488,
12973.25489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148452,678148467,0.15,12973.25489,12973.25504,
12973.25505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148468,678148483,0.15,12973.25505,12973.2552,
12973.25521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148484,678148499,0.15,12973.25521,12973.25536,
12973.25537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148500,678148515,0.15,12973.25537,12973.25552,
12973.25553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148516,678148531,0.15,12973.25553,12973.25568,
12973.25569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148532,678148547,0.15,12973.25569,12973.25584,
12973.25585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148548,678148563,0.15,12973.25585,12973.256,
12973.25601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148564,678148579,0.15,12973.25601,12973.25616,
12973.25617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148580,678148595,0.15,12973.25617,12973.25632,
12973.25633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148596,678148611,0.15,12973.25633,12973.25648,
12973.25649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148612,678148627,0.15,12973.25649,12973.25664,
12973.25665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148628,678148643,0.15,12973.25665,12973.2568,
12973.25681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148644,678148659,0.15,12973.25681,12973.25696,
12973.25697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148660,678148675,0.15,12973.25697,12973.25712,
12973.25713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148676,678148691,0.15,12973.25713,12973.25728,
12973.25729,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148692,678148707,0.15,12973.25729,12973.25744,
12973.25745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148708,678148723,0.15,12973.25745,12973.2576,
12973.25761,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148724,678148739,0.15,12973.25761,12973.25776,
12973.25777,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148740,678148755,0.15,12973.25777,12973.25792,
12973.25793,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148756,678148771,0.15,12973.25793,12973.25808,
12973.25809,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678148772,678148787,0.15,12973.25809,12973.25824,
12973.64128,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187091,678187106,0.15,12973.64128,12973.64143,
12973.64144,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187107,678187122,0.15,12973.64144,12973.64159,
12973.6416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187123,678187138,0.15,12973.6416,12973.64175,
12973.64176,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187139,678187154,0.15,12973.64176,12973.64191,
12973.64192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187155,678187170,0.15,12973.64192,12973.64207,
12973.64208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187171,678187186,0.15,12973.64208,12973.64223,
12973.64224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187187,678187202,0.15,12973.64224,12973.64239,
12973.6424,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187203,678187218,0.15,12973.6424,12973.64255,
12973.64256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187219,678187234,0.15,12973.64256,12973.64271,
12973.64272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187235,678187250,0.15,12973.64272,12973.64287,
12973.64288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187251,678187266,0.15,12973.64288,12973.64303,
12973.64304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187267,678187282,0.15,12973.64304,12973.64319,
12973.6432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187283,678187298,0.15,12973.6432,12973.64335,
12973.64336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187299,678187314,0.15,12973.64336,12973.64351,
12973.64352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187315,678187330,0.15,12973.64352,12973.64367,
12973.64368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187331,678187346,0.15,12973.64368,12973.64383,
12973.64384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187347,678187362,0.15,12973.64384,12973.64399,
12973.644,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187363,678187378,0.15,12973.644,12973.64415,
12973.64416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187379,678187394,0.15,12973.64416,12973.64431,
12973.64432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187395,678187410,0.15,12973.64432,12973.64447,
12973.64448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187411,678187426,0.15,12973.64448,12973.64463,
12973.64464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187427,678187442,0.15,12973.64464,12973.64479,
12973.6448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187443,678187458,0.15,12973.6448,12973.64495,
12973.64496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187459,678187474,0.15,12973.64496,12973.64511,
12973.64512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187475,678187490,0.15,12973.64512,12973.64527,
12973.64528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187491,678187506,0.15,12973.64528,12973.64543,
12973.64544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187507,678187522,0.15,12973.64544,12973.64559,
12973.6456,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187523,678187538,0.15,12973.6456,12973.64575,
12973.64576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187539,678187554,0.15,12973.64576,12973.64591,
12973.64592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187555,678187570,0.15,12973.64592,12973.64607,
12973.64608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187571,678187586,0.15,12973.64608,12973.64623,
12973.64624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187587,678187602,0.15,12973.64624,12973.64639,
12973.6464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187603,678187618,0.15,12973.6464,12973.64655,
12973.64656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187619,678187634,0.15,12973.64656,12973.64671,
12973.64672,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187635,678187650,0.15,12973.64672,12973.64687,
12973.64688,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678187651,678187666,0.15,12973.64688,12973.64703,
12974.03007,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678225970,678225985,0.15,12974.03007,12974.03022,
12974.03023,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678225986,678226001,0.15,12974.03023,12974.03038,
12974.03039,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226002,678226017,0.15,12974.03039,12974.03054,
12974.03055,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226018,678226033,0.15,12974.03055,12974.0307,
12974.03071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226034,678226049,0.15,12974.03071,12974.03086,
12974.03087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226050,678226065,0.15,12974.03087,12974.03102,
12974.03103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226066,678226081,0.15,12974.03103,12974.03118,
12974.03119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226082,678226097,0.15,12974.03119,12974.03134,
12974.03135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226098,678226113,0.15,12974.03135,12974.0315,
12974.03151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226114,678226129,0.15,12974.03151,12974.03166,
12974.03167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226130,678226145,0.15,12974.03167,12974.03182,
12974.03183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226146,678226161,0.15,12974.03183,12974.03198,
12974.03199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226162,678226177,0.15,12974.03199,12974.03214,
12974.03215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226178,678226193,0.15,12974.03215,12974.0323,
12974.03231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226194,678226209,0.15,12974.03231,12974.03246,
12974.03247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226210,678226225,0.15,12974.03247,12974.03262,
12974.03263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226226,678226241,0.15,12974.03263,12974.03278,
12974.03279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226242,678226257,0.15,12974.03279,12974.03294,
12974.03295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226258,678226273,0.15,12974.03295,12974.0331,
12974.03311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226274,678226289,0.15,12974.03311,12974.03326,
12974.03327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226290,678226305,0.15,12974.03327,12974.03342,
12974.03343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226306,678226321,0.15,12974.03343,12974.03358,
12974.03359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226322,678226337,0.15,12974.03359,12974.03374,
12974.03375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226338,678226353,0.15,12974.03375,12974.0339,
12974.03391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226354,678226369,0.15,12974.03391,12974.03406,
12974.03407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226370,678226385,0.15,12974.03407,12974.03422,
12974.03423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226386,678226401,0.15,12974.03423,12974.03438,
12974.03439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226402,678226417,0.15,12974.03439,12974.03454,
12974.03455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226418,678226433,0.15,12974.03455,12974.0347,
12974.03471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226434,678226449,0.15,12974.03471,12974.03486,
12974.03487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226450,678226465,0.15,12974.03487,12974.03502,
12974.03503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226466,678226481,0.15,12974.03503,12974.03518,
12974.03519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226482,678226497,0.15,12974.03519,12974.03534,
12974.03535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226498,678226513,0.15,12974.03535,12974.0355,
12974.03551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226514,678226529,0.15,12974.03551,12974.03566,
12974.03567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678226530,678226545,0.15,12974.03567,12974.03582,
12974.41886,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264849,678264864,0.15,12974.41886,12974.41901,
12974.41902,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264865,678264880,0.15,12974.41902,12974.41917,
12974.41918,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264881,678264896,0.15,12974.41918,12974.41933,
12974.41934,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264897,678264912,0.15,12974.41934,12974.41949,
12974.4195,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264913,678264928,0.15,12974.4195,12974.41965,
12974.41966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264929,678264944,0.15,12974.41966,12974.41981,
12974.41982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264945,678264960,0.15,12974.41982,12974.41997,
12974.41998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264961,678264976,0.15,12974.41998,12974.42013,
12974.42014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264977,678264992,0.15,12974.42014,12974.42029,
12974.4203,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678264993,678265008,0.15,12974.4203,12974.42045,
12974.42046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265009,678265024,0.15,12974.42046,12974.42061,
12974.42062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265025,678265040,0.15,12974.42062,12974.42077,
12974.42078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265041,678265056,0.15,12974.42078,12974.42093,
12974.42094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265057,678265072,0.15,12974.42094,12974.42109,
12974.4211,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265073,678265088,0.15,12974.4211,12974.42125,
12974.42126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265089,678265104,0.15,12974.42126,12974.42141,
12974.42142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265105,678265120,0.15,12974.42142,12974.42157,
12974.42158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265121,678265136,0.15,12974.42158,12974.42173,
12974.42174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265137,678265152,0.15,12974.42174,12974.42189,
12974.4219,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265153,678265168,0.15,12974.4219,12974.42205,
12974.42206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265169,678265184,0.15,12974.42206,12974.42221,
12974.42222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265185,678265200,0.15,12974.42222,12974.42237,
12974.42238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265201,678265216,0.15,12974.42238,12974.42253,
12974.42254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265217,678265232,0.15,12974.42254,12974.42269,
12974.4227,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265233,678265248,0.15,12974.4227,12974.42285,
12974.42286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265249,678265264,0.15,12974.42286,12974.42301,
12974.42302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265265,678265280,0.15,12974.42302,12974.42317,
12974.42318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265281,678265296,0.15,12974.42318,12974.42333,
12974.42334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265297,678265312,0.15,12974.42334,12974.42349,
12974.4235,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265313,678265328,0.15,12974.4235,12974.42365,
12974.42366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265329,678265344,0.15,12974.42366,12974.42381,
12974.42382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265345,678265360,0.15,12974.42382,12974.42397,
12974.42398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265361,678265376,0.15,12974.42398,12974.42413,
12974.42414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265377,678265392,0.15,12974.42414,12974.42429,
12974.4243,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265393,678265408,0.15,12974.4243,12974.42445,
12974.42446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678265409,678265424,0.15,12974.42446,12974.42461,
12974.80765,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303728,678303743,0.15,12974.80765,12974.8078,
12974.80781,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303744,678303759,0.15,12974.80781,12974.80796,
12974.80797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303760,678303775,0.15,12974.80797,12974.80812,
12974.80813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303776,678303791,0.15,12974.80813,12974.80828,
12974.80829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303792,678303807,0.15,12974.80829,12974.80844,
12974.80845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303808,678303823,0.15,12974.80845,12974.8086,
12974.80861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303824,678303839,0.15,12974.80861,12974.80876,
12974.80877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303840,678303855,0.15,12974.80877,12974.80892,
12974.80893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303856,678303871,0.15,12974.80893,12974.80908,
12974.80909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303872,678303887,0.15,12974.80909,12974.80924,
12974.80925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303888,678303903,0.15,12974.80925,12974.8094,
12974.80941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303904,678303919,0.15,12974.80941,12974.80956,
12974.80957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303920,678303935,0.15,12974.80957,12974.80972,
12974.80973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303936,678303951,0.15,12974.80973,12974.80988,
12974.80989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303952,678303967,0.15,12974.80989,12974.81004,
12974.81005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303968,678303983,0.15,12974.81005,12974.8102,
12974.81021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678303984,678303999,0.15,12974.81021,12974.81036,
12974.81037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304000,678304015,0.15,12974.81037,12974.81052,
12974.81053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304016,678304031,0.15,12974.81053,12974.81068,
12974.81069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304032,678304047,0.15,12974.81069,12974.81084,
12974.81085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304048,678304063,0.15,12974.81085,12974.811,
12974.81101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304064,678304079,0.15,12974.81101,12974.81116,
12974.81117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304080,678304095,0.15,12974.81117,12974.81132,
12974.81133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304096,678304111,0.15,12974.81133,12974.81148,
12974.81149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304112,678304127,0.15,12974.81149,12974.81164,
12974.81165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304128,678304143,0.15,12974.81165,12974.8118,
12974.81181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304144,678304159,0.15,12974.81181,12974.81196,
12974.81197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304160,678304175,0.15,12974.81197,12974.81212,
12974.81213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304176,678304191,0.15,12974.81213,12974.81228,
12974.81229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304192,678304207,0.15,12974.81229,12974.81244,
12974.81245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304208,678304223,0.15,12974.81245,12974.8126,
12974.81261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304224,678304239,0.15,12974.81261,12974.81276,
12974.81277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304240,678304255,0.15,12974.81277,12974.81292,
12974.81293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304256,678304271,0.15,12974.81293,12974.81308,
12974.81309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304272,678304287,0.15,12974.81309,12974.81324,
12974.81325,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678304288,678304303,0.15,12974.81325,12974.8134,
12975.19644,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342607,678342622,0.15,12975.19644,12975.19659,
12975.1966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342623,678342638,0.15,12975.1966,12975.19675,
12975.19676,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342639,678342654,0.15,12975.19676,12975.19691,
12975.19692,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342655,678342670,0.15,12975.19692,12975.19707,
12975.19708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342671,678342686,0.15,12975.19708,12975.19723,
12975.19724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342687,678342702,0.15,12975.19724,12975.19739,
12975.1974,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342703,678342718,0.15,12975.1974,12975.19755,
12975.19756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342719,678342734,0.15,12975.19756,12975.19771,
12975.19772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342735,678342750,0.15,12975.19772,12975.19787,
12975.19788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342751,678342766,0.15,12975.19788,12975.19803,
12975.19804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342767,678342782,0.15,12975.19804,12975.19819,
12975.1982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342783,678342798,0.15,12975.1982,12975.19835,
12975.19836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342799,678342814,0.15,12975.19836,12975.19851,
12975.19852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342815,678342830,0.15,12975.19852,12975.19867,
12975.19868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342831,678342846,0.15,12975.19868,12975.19883,
12975.19884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342847,678342862,0.15,12975.19884,12975.19899,
12975.199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342863,678342878,0.15,12975.199,12975.19915,
12975.19916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342879,678342894,0.15,12975.19916,12975.19931,
12975.19932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342895,678342910,0.15,12975.19932,12975.19947,
12975.19948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342911,678342926,0.15,12975.19948,12975.19963,
12975.19964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342927,678342942,0.15,12975.19964,12975.19979,
12975.1998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342943,678342958,0.15,12975.1998,12975.19995,
12975.19996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342959,678342974,0.15,12975.19996,12975.20011,
12975.20012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342975,678342990,0.15,12975.20012,12975.20027,
12975.20028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678342991,678343006,0.15,12975.20028,12975.20043,
12975.20044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343007,678343022,0.15,12975.20044,12975.20059,
12975.2006,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343023,678343038,0.15,12975.2006,12975.20075,
12975.20076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343039,678343054,0.15,12975.20076,12975.20091,
12975.20092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343055,678343070,0.15,12975.20092,12975.20107,
12975.20108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343071,678343086,0.15,12975.20108,12975.20123,
12975.20124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343087,678343102,0.15,12975.20124,12975.20139,
12975.2014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343103,678343118,0.15,12975.2014,12975.20155,
12975.20156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343119,678343134,0.15,12975.20156,12975.20171,
12975.20172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343135,678343150,0.15,12975.20172,12975.20187,
12975.20188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343151,678343166,0.15,12975.20188,12975.20203,
12975.20204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678343167,678343182,0.15,12975.20204,12975.20219,
12975.58523,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381486,678381501,0.15,12975.58523,12975.58538,
12975.58539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381502,678381517,0.15,12975.58539,12975.58554,
12975.58555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381518,678381533,0.15,12975.58555,12975.5857,
12975.58571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381534,678381549,0.15,12975.58571,12975.58586,
12975.58587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381550,678381565,0.15,12975.58587,12975.58602,
12975.58603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381566,678381581,0.15,12975.58603,12975.58618,
12975.58619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381582,678381597,0.15,12975.58619,12975.58634,
12975.58635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381598,678381613,0.15,12975.58635,12975.5865,
12975.58651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381614,678381629,0.15,12975.58651,12975.58666,
12975.58667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381630,678381645,0.15,12975.58667,12975.58682,
12975.58683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381646,678381661,0.15,12975.58683,12975.58698,
12975.58699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381662,678381677,0.15,12975.58699,12975.58714,
12975.58715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381678,678381693,0.15,12975.58715,12975.5873,
12975.58731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381694,678381709,0.15,12975.58731,12975.58746,
12975.58747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381710,678381725,0.15,12975.58747,12975.58762,
12975.58763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381726,678381741,0.15,12975.58763,12975.58778,
12975.58779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381742,678381757,0.15,12975.58779,12975.58794,
12975.58795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381758,678381773,0.15,12975.58795,12975.5881,
12975.58811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381774,678381789,0.15,12975.58811,12975.58826,
12975.58827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381790,678381805,0.15,12975.58827,12975.58842,
12975.58843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381806,678381821,0.15,12975.58843,12975.58858,
12975.58859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381822,678381837,0.15,12975.58859,12975.58874,
12975.58875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381838,678381853,0.15,12975.58875,12975.5889,
12975.58891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381854,678381869,0.15,12975.58891,12975.58906,
12975.58907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381870,678381885,0.15,12975.58907,12975.58922,
12975.58923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381886,678381901,0.15,12975.58923,12975.58938,
12975.58939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381902,678381917,0.15,12975.58939,12975.58954,
12975.58955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381918,678381933,0.15,12975.58955,12975.5897,
12975.58971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381934,678381949,0.15,12975.58971,12975.58986,
12975.58987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381950,678381965,0.15,12975.58987,12975.59002,
12975.59003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381966,678381981,0.15,12975.59003,12975.59018,
12975.59019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381982,678381997,0.15,12975.59019,12975.59034,
12975.59035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678381998,678382013,0.15,12975.59035,12975.5905,
12975.59051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678382014,678382029,0.15,12975.59051,12975.59066,
12975.59067,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678382030,678382045,0.15,12975.59067,12975.59082,
12975.59083,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678382046,678382061,0.15,12975.59083,12975.59098,
12975.97402,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420365,678420380,0.15,12975.97402,12975.97417,
12975.97418,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420381,678420396,0.15,12975.97418,12975.97433,
12975.97434,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420397,678420412,0.15,12975.97434,12975.97449,
12975.9745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420413,678420428,0.15,12975.9745,12975.97465,
12975.97466,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420429,678420444,0.15,12975.97466,12975.97481,
12975.97482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420445,678420460,0.15,12975.97482,12975.97497,
12975.97498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420461,678420476,0.15,12975.97498,12975.97513,
12975.97514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420477,678420492,0.15,12975.97514,12975.97529,
12975.9753,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420493,678420508,0.15,12975.9753,12975.97545,
12975.97546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420509,678420524,0.15,12975.97546,12975.97561,
12975.97562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420525,678420540,0.15,12975.97562,12975.97577,
12975.97578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420541,678420556,0.15,12975.97578,12975.97593,
12975.97594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420557,678420572,0.15,12975.97594,12975.97609,
12975.9761,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420573,678420588,0.15,12975.9761,12975.97625,
12975.97626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420589,678420604,0.15,12975.97626,12975.97641,
12975.97642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420605,678420620,0.15,12975.97642,12975.97657,
12975.97658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420621,678420636,0.15,12975.97658,12975.97673,
12975.97674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420637,678420652,0.15,12975.97674,12975.97689,
12975.9769,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420653,678420668,0.15,12975.9769,12975.97705,
12975.97706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420669,678420684,0.15,12975.97706,12975.97721,
12975.97722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420685,678420700,0.15,12975.97722,12975.97737,
12975.97738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420701,678420716,0.15,12975.97738,12975.97753,
12975.97754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420717,678420732,0.15,12975.97754,12975.97769,
12975.9777,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420733,678420748,0.15,12975.9777,12975.97785,
12975.97786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420749,678420764,0.15,12975.97786,12975.97801,
12975.97802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420765,678420780,0.15,12975.97802,12975.97817,
12975.97818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420781,678420796,0.15,12975.97818,12975.97833,
12975.97834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420797,678420812,0.15,12975.97834,12975.97849,
12975.9785,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420813,678420828,0.15,12975.9785,12975.97865,
12975.97866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420829,678420844,0.15,12975.97866,12975.97881,
12975.97882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420845,678420860,0.15,12975.97882,12975.97897,
12975.97898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420861,678420876,0.15,12975.97898,12975.97913,
12975.97914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420877,678420892,0.15,12975.97914,12975.97929,
12975.9793,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420893,678420908,0.15,12975.9793,12975.97945,
12975.97946,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420909,678420924,0.15,12975.97946,12975.97961,
12975.97962,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678420925,678420940,0.15,12975.97962,12975.97977,
12976.36302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459265,678459280,0.15,12976.36302,12976.36317,
12976.36318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459281,678459296,0.15,12976.36318,12976.36333,
12976.36334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459297,678459312,0.15,12976.36334,12976.36349,
12976.3635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459313,678459328,0.15,12976.3635,12976.36365,
12976.36366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459329,678459344,0.15,12976.36366,12976.36381,
12976.36382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459345,678459360,0.15,12976.36382,12976.36397,
12976.36398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459361,678459376,0.15,12976.36398,12976.36413,
12976.36414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459377,678459392,0.15,12976.36414,12976.36429,
12976.3643,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459393,678459408,0.15,12976.3643,12976.36445,
12976.36446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459409,678459424,0.15,12976.36446,12976.36461,
12976.36462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459425,678459440,0.15,12976.36462,12976.36477,
12976.36478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459441,678459456,0.15,12976.36478,12976.36493,
12976.36494,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459457,678459472,0.15,12976.36494,12976.36509,
12976.3651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459473,678459488,0.15,12976.3651,12976.36525,
12976.36526,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459489,678459504,0.15,12976.36526,12976.36541,
12976.36542,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459505,678459520,0.15,12976.36542,12976.36557,
12976.36558,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459521,678459536,0.15,12976.36558,12976.36573,
12976.36574,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459537,678459552,0.15,12976.36574,12976.36589,
12976.3659,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459553,678459568,0.15,12976.3659,12976.36605,
12976.36606,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459569,678459584,0.15,12976.36606,12976.36621,
12976.36622,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459585,678459600,0.15,12976.36622,12976.36637,
12976.36638,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459601,678459616,0.15,12976.36638,12976.36653,
12976.36654,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459617,678459632,0.15,12976.36654,12976.36669,
12976.3667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459633,678459648,0.15,12976.3667,12976.36685,
12976.36686,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459649,678459664,0.15,12976.36686,12976.36701,
12976.36702,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459665,678459680,0.15,12976.36702,12976.36717,
12976.36718,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459681,678459696,0.15,12976.36718,12976.36733,
12976.36734,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459697,678459712,0.15,12976.36734,12976.36749,
12976.3675,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459713,678459728,0.15,12976.3675,12976.36765,
12976.36766,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459729,678459744,0.15,12976.36766,12976.36781,
12976.36782,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459745,678459760,0.15,12976.36782,12976.36797,
12976.36798,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459761,678459776,0.15,12976.36798,12976.36813,
12976.36814,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459777,678459792,0.15,12976.36814,12976.36829,
12976.3683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459793,678459808,0.15,12976.3683,12976.36845,
12976.36846,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459809,678459824,0.15,12976.36846,12976.36861,
12976.36862,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678459825,678459840,0.15,12976.36862,12976.36877,
12976.7516,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498123,678498138,0.15,12976.7516,12976.75175,
12976.75176,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498139,678498154,0.15,12976.75176,12976.75191,
12976.75192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498155,678498170,0.15,12976.75192,12976.75207,
12976.75208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498171,678498186,0.15,12976.75208,12976.75223,
12976.75224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498187,678498202,0.15,12976.75224,12976.75239,
12976.7524,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498203,678498218,0.15,12976.7524,12976.75255,
12976.75256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498219,678498234,0.15,12976.75256,12976.75271,
12976.75272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498235,678498250,0.15,12976.75272,12976.75287,
12976.75288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498251,678498266,0.15,12976.75288,12976.75303,
12976.75304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498267,678498282,0.15,12976.75304,12976.75319,
12976.7532,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498283,678498298,0.15,12976.7532,12976.75335,
12976.75336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498299,678498314,0.15,12976.75336,12976.75351,
12976.75352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498315,678498330,0.15,12976.75352,12976.75367,
12976.75368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498331,678498346,0.15,12976.75368,12976.75383,
12976.75384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498347,678498362,0.15,12976.75384,12976.75399,
12976.754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498363,678498378,0.15,12976.754,12976.75415,
12976.75416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498379,678498394,0.15,12976.75416,12976.75431,
12976.75432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498395,678498410,0.15,12976.75432,12976.75447,
12976.75448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498411,678498426,0.15,12976.75448,12976.75463,
12976.75464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498427,678498442,0.15,12976.75464,12976.75479,
12976.7548,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498443,678498458,0.15,12976.7548,12976.75495,
12976.75496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498459,678498474,0.15,12976.75496,12976.75511,
12976.75512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498475,678498490,0.15,12976.75512,12976.75527,
12976.75528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498491,678498506,0.15,12976.75528,12976.75543,
12976.75544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498507,678498522,0.15,12976.75544,12976.75559,
12976.7556,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498523,678498538,0.15,12976.7556,12976.75575,
12976.75576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498539,678498554,0.15,12976.75576,12976.75591,
12976.75592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498555,678498570,0.15,12976.75592,12976.75607,
12976.75608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498571,678498586,0.15,12976.75608,12976.75623,
12976.75624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498587,678498602,0.15,12976.75624,12976.75639,
12976.7564,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498603,678498618,0.15,12976.7564,12976.75655,
12976.75656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498619,678498634,0.15,12976.75656,12976.75671,
12976.75672,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498635,678498650,0.15,12976.75672,12976.75687,
12976.75688,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498651,678498666,0.15,12976.75688,12976.75703,
12976.75704,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498667,678498682,0.15,12976.75704,12976.75719,
12976.7572,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678498683,678498698,0.15,12976.7572,12976.75735,
12977.14039,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537002,678537017,0.15,12977.14039,12977.14054,
12977.14055,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537018,678537033,0.15,12977.14055,12977.1407,
12977.14071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537034,678537049,0.15,12977.14071,12977.14086,
12977.14087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537050,678537065,0.15,12977.14087,12977.14102,
12977.14103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537066,678537081,0.15,12977.14103,12977.14118,
12977.14119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537082,678537097,0.15,12977.14119,12977.14134,
12977.14135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537098,678537113,0.15,12977.14135,12977.1415,
12977.14151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537114,678537129,0.15,12977.14151,12977.14166,
12977.14167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537130,678537145,0.15,12977.14167,12977.14182,
12977.14183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537146,678537161,0.15,12977.14183,12977.14198,
12977.14199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537162,678537177,0.15,12977.14199,12977.14214,
12977.14215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537178,678537193,0.15,12977.14215,12977.1423,
12977.14231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537194,678537209,0.15,12977.14231,12977.14246,
12977.14247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537210,678537225,0.15,12977.14247,12977.14262,
12977.14263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537226,678537241,0.15,12977.14263,12977.14278,
12977.14279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537242,678537257,0.15,12977.14279,12977.14294,
12977.14295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537258,678537273,0.15,12977.14295,12977.1431,
12977.14311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537274,678537289,0.15,12977.14311,12977.14326,
12977.14327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537290,678537305,0.15,12977.14327,12977.14342,
12977.14343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537306,678537321,0.15,12977.14343,12977.14358,
12977.14359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537322,678537337,0.15,12977.14359,12977.14374,
12977.14375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537338,678537353,0.15,12977.14375,12977.1439,
12977.14391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537354,678537369,0.15,12977.14391,12977.14406,
12977.14407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537370,678537385,0.15,12977.14407,12977.14422,
12977.14423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537386,678537401,0.15,12977.14423,12977.14438,
12977.14439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537402,678537417,0.15,12977.14439,12977.14454,
12977.14455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537418,678537433,0.15,12977.14455,12977.1447,
12977.14471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537434,678537449,0.15,12977.14471,12977.14486,
12977.14487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537450,678537465,0.15,12977.14487,12977.14502,
12977.14503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537466,678537481,0.15,12977.14503,12977.14518,
12977.14519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537482,678537497,0.15,12977.14519,12977.14534,
12977.14535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537498,678537513,0.15,12977.14535,12977.1455,
12977.14551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537514,678537529,0.15,12977.14551,12977.14566,
12977.14567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537530,678537545,0.15,12977.14567,12977.14582,
12977.14583,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537546,678537561,0.15,12977.14583,12977.14598,
12977.14599,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678537562,678537577,0.15,12977.14599,12977.14614,
12977.52918,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678575881,678575896,0.15,12977.52918,12977.52933,
12977.52934,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678575897,678575912,0.15,12977.52934,12977.52949,
12977.5295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678575913,678575928,0.15,12977.5295,12977.52965,
12977.52966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678575929,678575944,0.15,12977.52966,12977.52981,
12977.52982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678575945,678575960,0.15,12977.52982,12977.52997,
12977.52998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678575961,678575976,0.15,12977.52998,12977.53013,
12977.53014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678575977,678575992,0.15,12977.53014,12977.53029,
12977.5303,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678575993,678576008,0.15,12977.5303,12977.53045,
12977.53046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576009,678576024,0.15,12977.53046,12977.53061,
12977.53062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576025,678576040,0.15,12977.53062,12977.53077,
12977.53078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576041,678576056,0.15,12977.53078,12977.53093,
12977.53094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576057,678576072,0.15,12977.53094,12977.53109,
12977.5311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576073,678576088,0.15,12977.5311,12977.53125,
12977.53126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576089,678576104,0.15,12977.53126,12977.53141,
12977.53142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576105,678576120,0.15,12977.53142,12977.53157,
12977.53158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576121,678576136,0.15,12977.53158,12977.53173,
12977.53174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576137,678576152,0.15,12977.53174,12977.53189,
12977.5319,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576153,678576168,0.15,12977.5319,12977.53205,
12977.53206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576169,678576184,0.15,12977.53206,12977.53221,
12977.53222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576185,678576200,0.15,12977.53222,12977.53237,
12977.53238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576201,678576216,0.15,12977.53238,12977.53253,
12977.53254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576217,678576232,0.15,12977.53254,12977.53269,
12977.5327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576233,678576248,0.15,12977.5327,12977.53285,
12977.53286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576249,678576264,0.15,12977.53286,12977.53301,
12977.53302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576265,678576280,0.15,12977.53302,12977.53317,
12977.53318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576281,678576296,0.15,12977.53318,12977.53333,
12977.53334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576297,678576312,0.15,12977.53334,12977.53349,
12977.5335,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576313,678576328,0.15,12977.5335,12977.53365,
12977.53366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576329,678576344,0.15,12977.53366,12977.53381,
12977.53382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576345,678576360,0.15,12977.53382,12977.53397,
12977.53398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576361,678576376,0.15,12977.53398,12977.53413,
12977.53414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576377,678576392,0.15,12977.53414,12977.53429,
12977.5343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576393,678576408,0.15,12977.5343,12977.53445,
12977.53446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576409,678576424,0.15,12977.53446,12977.53461,
12977.53462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576425,678576440,0.15,12977.53462,12977.53477,
12977.53478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678576441,678576456,0.15,12977.53478,12977.53493,
12977.91797,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614760,678614775,0.15,12977.91797,12977.91812,
12977.91813,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614776,678614791,0.15,12977.91813,12977.91828,
12977.91829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614792,678614807,0.15,12977.91829,12977.91844,
12977.91845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614808,678614823,0.15,12977.91845,12977.9186,
12977.91861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614824,678614839,0.15,12977.91861,12977.91876,
12977.91877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614840,678614855,0.15,12977.91877,12977.91892,
12977.91893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614856,678614871,0.15,12977.91893,12977.91908,
12977.91909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614872,678614887,0.15,12977.91909,12977.91924,
12977.91925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614888,678614903,0.15,12977.91925,12977.9194,
12977.91941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614904,678614919,0.15,12977.91941,12977.91956,
12977.91957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614920,678614935,0.15,12977.91957,12977.91972,
12977.91973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614936,678614951,0.15,12977.91973,12977.91988,
12977.91989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614952,678614967,0.15,12977.91989,12977.92004,
12977.92005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614968,678614983,0.15,12977.92005,12977.9202,
12977.92021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678614984,678614999,0.15,12977.92021,12977.92036,
12977.92037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615000,678615015,0.15,12977.92037,12977.92052,
12977.92053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615016,678615031,0.15,12977.92053,12977.92068,
12977.92069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615032,678615047,0.15,12977.92069,12977.92084,
12977.92085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615048,678615063,0.15,12977.92085,12977.921,
12977.92101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615064,678615079,0.15,12977.92101,12977.92116,
12977.92117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615080,678615095,0.15,12977.92117,12977.92132,
12977.92133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615096,678615111,0.15,12977.92133,12977.92148,
12977.92149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615112,678615127,0.15,12977.92149,12977.92164,
12977.92165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615128,678615143,0.15,12977.92165,12977.9218,
12977.92181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615144,678615159,0.15,12977.92181,12977.92196,
12977.92197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615160,678615175,0.15,12977.92197,12977.92212,
12977.92213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615176,678615191,0.15,12977.92213,12977.92228,
12977.92229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615192,678615207,0.15,12977.92229,12977.92244,
12977.92245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615208,678615223,0.15,12977.92245,12977.9226,
12977.92261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615224,678615239,0.15,12977.92261,12977.92276,
12977.92277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615240,678615255,0.15,12977.92277,12977.92292,
12977.92293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615256,678615271,0.15,12977.92293,12977.92308,
12977.92309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615272,678615287,0.15,12977.92309,12977.92324,
12977.92325,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615288,678615303,0.15,12977.92325,12977.9234,
12977.92341,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615304,678615319,0.15,12977.92341,12977.92356,
12977.92357,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678615320,678615335,0.15,12977.92357,12977.92372,
12978.30676,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653639,678653654,0.15,12978.30676,12978.30691,
12978.30692,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653655,678653670,0.15,12978.30692,12978.30707,
12978.30708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653671,678653686,0.15,12978.30708,12978.30723,
12978.30724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653687,678653702,0.15,12978.30724,12978.30739,
12978.3074,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653703,678653718,0.15,12978.3074,12978.30755,
12978.30756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653719,678653734,0.15,12978.30756,12978.30771,
12978.30772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653735,678653750,0.15,12978.30772,12978.30787,
12978.30788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653751,678653766,0.15,12978.30788,12978.30803,
12978.30804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653767,678653782,0.15,12978.30804,12978.30819,
12978.3082,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653783,678653798,0.15,12978.3082,12978.30835,
12978.30836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653799,678653814,0.15,12978.30836,12978.30851,
12978.30852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653815,678653830,0.15,12978.30852,12978.30867,
12978.30868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653831,678653846,0.15,12978.30868,12978.30883,
12978.30884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653847,678653862,0.15,12978.30884,12978.30899,
12978.309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653863,678653878,0.15,12978.309,12978.30915,
12978.30916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653879,678653894,0.15,12978.30916,12978.30931,
12978.30932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653895,678653910,0.15,12978.30932,12978.30947,
12978.30948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653911,678653926,0.15,12978.30948,12978.30963,
12978.30964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653927,678653942,0.15,12978.30964,12978.30979,
12978.3098,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653943,678653958,0.15,12978.3098,12978.30995,
12978.30996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653959,678653974,0.15,12978.30996,12978.31011,
12978.31012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653975,678653990,0.15,12978.31012,12978.31027,
12978.31028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678653991,678654006,0.15,12978.31028,12978.31043,
12978.31044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654007,678654022,0.15,12978.31044,12978.31059,
12978.3106,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654023,678654038,0.15,12978.3106,12978.31075,
12978.31076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654039,678654054,0.15,12978.31076,12978.31091,
12978.31092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654055,678654070,0.15,12978.31092,12978.31107,
12978.31108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654071,678654086,0.15,12978.31108,12978.31123,
12978.31124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654087,678654102,0.15,12978.31124,12978.31139,
12978.3114,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654103,678654118,0.15,12978.3114,12978.31155,
12978.31156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654119,678654134,0.15,12978.31156,12978.31171,
12978.31172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654135,678654150,0.15,12978.31172,12978.31187,
12978.31188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654151,678654166,0.15,12978.31188,12978.31203,
12978.31204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654167,678654182,0.15,12978.31204,12978.31219,
12978.3122,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654183,678654198,0.15,12978.3122,12978.31235,
12978.31236,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678654199,678654214,0.15,12978.31236,12978.31251,
12978.69555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692518,678692533,0.15,12978.69555,12978.6957,
12978.69571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692534,678692549,0.15,12978.69571,12978.69586,
12978.69587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692550,678692565,0.15,12978.69587,12978.69602,
12978.69603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692566,678692581,0.15,12978.69603,12978.69618,
12978.69619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692582,678692597,0.15,12978.69619,12978.69634,
12978.69635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692598,678692613,0.15,12978.69635,12978.6965,
12978.69651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692614,678692629,0.15,12978.69651,12978.69666,
12978.69667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692630,678692645,0.15,12978.69667,12978.69682,
12978.69683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692646,678692661,0.15,12978.69683,12978.69698,
12978.69699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692662,678692677,0.15,12978.69699,12978.69714,
12978.69715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692678,678692693,0.15,12978.69715,12978.6973,
12978.69731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692694,678692709,0.15,12978.69731,12978.69746,
12978.69747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692710,678692725,0.15,12978.69747,12978.69762,
12978.69763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692726,678692741,0.15,12978.69763,12978.69778,
12978.69779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692742,678692757,0.15,12978.69779,12978.69794,
12978.69795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692758,678692773,0.15,12978.69795,12978.6981,
12978.69811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692774,678692789,0.15,12978.69811,12978.69826,
12978.69827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692790,678692805,0.15,12978.69827,12978.69842,
12978.69843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692806,678692821,0.15,12978.69843,12978.69858,
12978.69859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692822,678692837,0.15,12978.69859,12978.69874,
12978.69875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692838,678692853,0.15,12978.69875,12978.6989,
12978.69891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692854,678692869,0.15,12978.69891,12978.69906,
12978.69907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692870,678692885,0.15,12978.69907,12978.69922,
12978.69923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692886,678692901,0.15,12978.69923,12978.69938,
12978.69939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692902,678692917,0.15,12978.69939,12978.69954,
12978.69955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692918,678692933,0.15,12978.69955,12978.6997,
12978.69971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692934,678692949,0.15,12978.69971,12978.69986,
12978.69987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692950,678692965,0.15,12978.69987,12978.70002,
12978.70003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692966,678692981,0.15,12978.70003,12978.70018,
12978.70019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692982,678692997,0.15,12978.70019,12978.70034,
12978.70035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678692998,678693013,0.15,12978.70035,12978.7005,
12978.70051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678693014,678693029,0.15,12978.70051,12978.70066,
12978.70067,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678693030,678693045,0.15,12978.70067,12978.70082,
12978.70083,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678693046,678693061,0.15,12978.70083,12978.70098,
12978.70099,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678693062,678693077,0.15,12978.70099,12978.70114,
12978.70115,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678693078,678693093,0.15,12978.70115,12978.7013,
12979.08434,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731397,678731412,0.15,12979.08434,12979.08449,
12979.0845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731413,678731428,0.15,12979.0845,12979.08465,
12979.08466,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731429,678731444,0.15,12979.08466,12979.08481,
12979.08482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731445,678731460,0.15,12979.08482,12979.08497,
12979.08498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731461,678731476,0.15,12979.08498,12979.08513,
12979.08514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731477,678731492,0.15,12979.08514,12979.08529,
12979.0853,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731493,678731508,0.15,12979.0853,12979.08545,
12979.08546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731509,678731524,0.15,12979.08546,12979.08561,
12979.08562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731525,678731540,0.15,12979.08562,12979.08577,
12979.08578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731541,678731556,0.15,12979.08578,12979.08593,
12979.08594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731557,678731572,0.15,12979.08594,12979.08609,
12979.0861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731573,678731588,0.15,12979.0861,12979.08625,
12979.08626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731589,678731604,0.15,12979.08626,12979.08641,
12979.08642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731605,678731620,0.15,12979.08642,12979.08657,
12979.08658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731621,678731636,0.15,12979.08658,12979.08673,
12979.08674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731637,678731652,0.15,12979.08674,12979.08689,
12979.0869,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731653,678731668,0.15,12979.0869,12979.08705,
12979.08706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731669,678731684,0.15,12979.08706,12979.08721,
12979.08722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731685,678731700,0.15,12979.08722,12979.08737,
12979.08738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731701,678731716,0.15,12979.08738,12979.08753,
12979.08754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731717,678731732,0.15,12979.08754,12979.08769,
12979.0877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731733,678731748,0.15,12979.0877,12979.08785,
12979.08786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731749,678731764,0.15,12979.08786,12979.08801,
12979.08802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731765,678731780,0.15,12979.08802,12979.08817,
12979.08818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731781,678731796,0.15,12979.08818,12979.08833,
12979.08834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731797,678731812,0.15,12979.08834,12979.08849,
12979.0885,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731813,678731828,0.15,12979.0885,12979.08865,
12979.08866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731829,678731844,0.15,12979.08866,12979.08881,
12979.08882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731845,678731860,0.15,12979.08882,12979.08897,
12979.08898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731861,678731876,0.15,12979.08898,12979.08913,
12979.08914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731877,678731892,0.15,12979.08914,12979.08929,
12979.0893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731893,678731908,0.15,12979.0893,12979.08945,
12979.08946,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731909,678731924,0.15,12979.08946,12979.08961,
12979.08962,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731925,678731940,0.15,12979.08962,12979.08977,
12979.08978,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731941,678731956,0.15,12979.08978,12979.08993,
12979.08994,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678731957,678731972,0.15,12979.08994,12979.09009,
12979.47313,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770276,678770291,0.15,12979.47313,12979.47328,
12979.47329,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770292,678770307,0.15,12979.47329,12979.47344,
12979.47345,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770308,678770323,0.15,12979.47345,12979.4736,
12979.47361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770324,678770339,0.15,12979.47361,12979.47376,
12979.47377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770340,678770355,0.15,12979.47377,12979.47392,
12979.47393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770356,678770371,0.15,12979.47393,12979.47408,
12979.47409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770372,678770387,0.15,12979.47409,12979.47424,
12979.47425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770388,678770403,0.15,12979.47425,12979.4744,
12979.47441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770404,678770419,0.15,12979.47441,12979.47456,
12979.47457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770420,678770435,0.15,12979.47457,12979.47472,
12979.47473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770436,678770451,0.15,12979.47473,12979.47488,
12979.47489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770452,678770467,0.15,12979.47489,12979.47504,
12979.47505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770468,678770483,0.15,12979.47505,12979.4752,
12979.47521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770484,678770499,0.15,12979.47521,12979.47536,
12979.47537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770500,678770515,0.15,12979.47537,12979.47552,
12979.47553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770516,678770531,0.15,12979.47553,12979.47568,
12979.47569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770532,678770547,0.15,12979.47569,12979.47584,
12979.47585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770548,678770563,0.15,12979.47585,12979.476,
12979.47601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770564,678770579,0.15,12979.47601,12979.47616,
12979.47617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770580,678770595,0.15,12979.47617,12979.47632,
12979.47633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770596,678770611,0.15,12979.47633,12979.47648,
12979.47649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770612,678770627,0.15,12979.47649,12979.47664,
12979.47665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770628,678770643,0.15,12979.47665,12979.4768,
12979.47681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770644,678770659,0.15,12979.47681,12979.47696,
12979.47697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770660,678770675,0.15,12979.47697,12979.47712,
12979.47713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770676,678770691,0.15,12979.47713,12979.47728,
12979.47729,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770692,678770707,0.15,12979.47729,12979.47744,
12979.47745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770708,678770723,0.15,12979.47745,12979.4776,
12979.47761,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770724,678770739,0.15,12979.47761,12979.47776,
12979.47777,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770740,678770755,0.15,12979.47777,12979.47792,
12979.47793,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770756,678770771,0.15,12979.47793,12979.47808,
12979.47809,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770772,678770787,0.15,12979.47809,12979.47824,
12979.47825,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770788,678770803,0.15,12979.47825,12979.4784,
12979.47841,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770804,678770819,0.15,12979.47841,12979.47856,
12979.47857,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770820,678770835,0.15,12979.47857,12979.47872,
12979.47873,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678770836,678770851,0.15,12979.47873,12979.47888,
12979.86192,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809155,678809170,0.15,12979.86192,12979.86207,
12979.86208,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809171,678809186,0.15,12979.86208,12979.86223,
12979.86224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809187,678809202,0.15,12979.86224,12979.86239,
12979.8624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809203,678809218,0.15,12979.8624,12979.86255,
12979.86256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809219,678809234,0.15,12979.86256,12979.86271,
12979.86272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809235,678809250,0.15,12979.86272,12979.86287,
12979.86288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809251,678809266,0.15,12979.86288,12979.86303,
12979.86304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809267,678809282,0.15,12979.86304,12979.86319,
12979.8632,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809283,678809298,0.15,12979.8632,12979.86335,
12979.86336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809299,678809314,0.15,12979.86336,12979.86351,
12979.86352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809315,678809330,0.15,12979.86352,12979.86367,
12979.86368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809331,678809346,0.15,12979.86368,12979.86383,
12979.86384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809347,678809362,0.15,12979.86384,12979.86399,
12979.864,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809363,678809378,0.15,12979.864,12979.86415,
12979.86416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809379,678809394,0.15,12979.86416,12979.86431,
12979.86432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809395,678809410,0.15,12979.86432,12979.86447,
12979.86448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809411,678809426,0.15,12979.86448,12979.86463,
12979.86464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809427,678809442,0.15,12979.86464,12979.86479,
12979.8648,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809443,678809458,0.15,12979.8648,12979.86495,
12979.86496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809459,678809474,0.15,12979.86496,12979.86511,
12979.86512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809475,678809490,0.15,12979.86512,12979.86527,
12979.86528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809491,678809506,0.15,12979.86528,12979.86543,
12979.86544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809507,678809522,0.15,12979.86544,12979.86559,
12979.8656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809523,678809538,0.15,12979.8656,12979.86575,
12979.86576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809539,678809554,0.15,12979.86576,12979.86591,
12979.86592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809555,678809570,0.15,12979.86592,12979.86607,
12979.86608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809571,678809586,0.15,12979.86608,12979.86623,
12979.86624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809587,678809602,0.15,12979.86624,12979.86639,
12979.8664,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809603,678809618,0.15,12979.8664,12979.86655,
12979.86656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809619,678809634,0.15,12979.86656,12979.86671,
12979.86672,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809635,678809650,0.15,12979.86672,12979.86687,
12979.86688,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809651,678809666,0.15,12979.86688,12979.86703,
12979.86704,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809667,678809682,0.15,12979.86704,12979.86719,
12979.8672,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809683,678809698,0.15,12979.8672,12979.86735,
12979.86736,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809699,678809714,0.15,12979.86736,12979.86751,
12979.86752,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678809715,678809730,0.15,12979.86752,12979.86767,
12980.25071,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848034,678848049,0.15,12980.25071,12980.25086,
12980.25087,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848050,678848065,0.15,12980.25087,12980.25102,
12980.25103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848066,678848081,0.15,12980.25103,12980.25118,
12980.25119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848082,678848097,0.15,12980.25119,12980.25134,
12980.25135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848098,678848113,0.15,12980.25135,12980.2515,
12980.25151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848114,678848129,0.15,12980.25151,12980.25166,
12980.25167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848130,678848145,0.15,12980.25167,12980.25182,
12980.25183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848146,678848161,0.15,12980.25183,12980.25198,
12980.25199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848162,678848177,0.15,12980.25199,12980.25214,
12980.25215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848178,678848193,0.15,12980.25215,12980.2523,
12980.25231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848194,678848209,0.15,12980.25231,12980.25246,
12980.25247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848210,678848225,0.15,12980.25247,12980.25262,
12980.25263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848226,678848241,0.15,12980.25263,12980.25278,
12980.25279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848242,678848257,0.15,12980.25279,12980.25294,
12980.25295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848258,678848273,0.15,12980.25295,12980.2531,
12980.25311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848274,678848289,0.15,12980.25311,12980.25326,
12980.25327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848290,678848305,0.15,12980.25327,12980.25342,
12980.25343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848306,678848321,0.15,12980.25343,12980.25358,
12980.25359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848322,678848337,0.15,12980.25359,12980.25374,
12980.25375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848338,678848353,0.15,12980.25375,12980.2539,
12980.25391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848354,678848369,0.15,12980.25391,12980.25406,
12980.25407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848370,678848385,0.15,12980.25407,12980.25422,
12980.25423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848386,678848401,0.15,12980.25423,12980.25438,
12980.25439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848402,678848417,0.15,12980.25439,12980.25454,
12980.25455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848418,678848433,0.15,12980.25455,12980.2547,
12980.25471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848434,678848449,0.15,12980.25471,12980.25486,
12980.25487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848450,678848465,0.15,12980.25487,12980.25502,
12980.25503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848466,678848481,0.15,12980.25503,12980.25518,
12980.25519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848482,678848497,0.15,12980.25519,12980.25534,
12980.25535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848498,678848513,0.15,12980.25535,12980.2555,
12980.25551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848514,678848529,0.15,12980.25551,12980.25566,
12980.25567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848530,678848545,0.15,12980.25567,12980.25582,
12980.25583,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848546,678848561,0.15,12980.25583,12980.25598,
12980.25599,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848562,678848577,0.15,12980.25599,12980.25614,
12980.25615,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848578,678848593,0.15,12980.25615,12980.2563,
12980.25631,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678848594,678848609,0.15,12980.25631,12980.25646,
12980.6395,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678886913,678886928,0.15,12980.6395,12980.63965,
12980.63966,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678886929,678886944,0.15,12980.63966,12980.63981,
12980.63982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678886945,678886960,0.15,12980.63982,12980.63997,
12980.63998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678886961,678886976,0.15,12980.63998,12980.64013,
12980.64014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678886977,678886992,0.15,12980.64014,12980.64029,
12980.6403,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678886993,678887008,0.15,12980.6403,12980.64045,
12980.64046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887009,678887024,0.15,12980.64046,12980.64061,
12980.64062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887025,678887040,0.15,12980.64062,12980.64077,
12980.64078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887041,678887056,0.15,12980.64078,12980.64093,
12980.64094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887057,678887072,0.15,12980.64094,12980.64109,
12980.6411,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887073,678887088,0.15,12980.6411,12980.64125,
12980.64126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887089,678887104,0.15,12980.64126,12980.64141,
12980.64142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887105,678887120,0.15,12980.64142,12980.64157,
12980.64158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887121,678887136,0.15,12980.64158,12980.64173,
12980.64174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887137,678887152,0.15,12980.64174,12980.64189,
12980.6419,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887153,678887168,0.15,12980.6419,12980.64205,
12980.64206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887169,678887184,0.15,12980.64206,12980.64221,
12980.64222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887185,678887200,0.15,12980.64222,12980.64237,
12980.64238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887201,678887216,0.15,12980.64238,12980.64253,
12980.64254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887217,678887232,0.15,12980.64254,12980.64269,
12980.6427,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887233,678887248,0.15,12980.6427,12980.64285,
12980.64286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887249,678887264,0.15,12980.64286,12980.64301,
12980.64302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887265,678887280,0.15,12980.64302,12980.64317,
12980.64318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887281,678887296,0.15,12980.64318,12980.64333,
12980.64334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887297,678887312,0.15,12980.64334,12980.64349,
12980.6435,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887313,678887328,0.15,12980.6435,12980.64365,
12980.64366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887329,678887344,0.15,12980.64366,12980.64381,
12980.64382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887345,678887360,0.15,12980.64382,12980.64397,
12980.64398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887361,678887376,0.15,12980.64398,12980.64413,
12980.64414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887377,678887392,0.15,12980.64414,12980.64429,
12980.6443,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887393,678887408,0.15,12980.6443,12980.64445,
12980.64446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887409,678887424,0.15,12980.64446,12980.64461,
12980.64462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887425,678887440,0.15,12980.64462,12980.64477,
12980.64478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887441,678887456,0.15,12980.64478,12980.64493,
12980.64494,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887457,678887472,0.15,12980.64494,12980.64509,
12980.6451,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678887473,678887488,0.15,12980.6451,12980.64525,
12981.02829,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925792,678925807,0.15,12981.02829,12981.02844,
12981.02845,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925808,678925823,0.15,12981.02845,12981.0286,
12981.02861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925824,678925839,0.15,12981.02861,12981.02876,
12981.02877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925840,678925855,0.15,12981.02877,12981.02892,
12981.02893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925856,678925871,0.15,12981.02893,12981.02908,
12981.02909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925872,678925887,0.15,12981.02909,12981.02924,
12981.02925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925888,678925903,0.15,12981.02925,12981.0294,
12981.02941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925904,678925919,0.15,12981.02941,12981.02956,
12981.02957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925920,678925935,0.15,12981.02957,12981.02972,
12981.02973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925936,678925951,0.15,12981.02973,12981.02988,
12981.02989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925952,678925967,0.15,12981.02989,12981.03004,
12981.03005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925968,678925983,0.15,12981.03005,12981.0302,
12981.03021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678925984,678925999,0.15,12981.03021,12981.03036,
12981.03037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926000,678926015,0.15,12981.03037,12981.03052,
12981.03053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926016,678926031,0.15,12981.03053,12981.03068,
12981.03069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926032,678926047,0.15,12981.03069,12981.03084,
12981.03085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926048,678926063,0.15,12981.03085,12981.031,
12981.03101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926064,678926079,0.15,12981.03101,12981.03116,
12981.03117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926080,678926095,0.15,12981.03117,12981.03132,
12981.03133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926096,678926111,0.15,12981.03133,12981.03148,
12981.03149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926112,678926127,0.15,12981.03149,12981.03164,
12981.03165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926128,678926143,0.15,12981.03165,12981.0318,
12981.03181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926144,678926159,0.15,12981.03181,12981.03196,
12981.03197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926160,678926175,0.15,12981.03197,12981.03212,
12981.03213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926176,678926191,0.15,12981.03213,12981.03228,
12981.03229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926192,678926207,0.15,12981.03229,12981.03244,
12981.03245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926208,678926223,0.15,12981.03245,12981.0326,
12981.03261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926224,678926239,0.15,12981.03261,12981.03276,
12981.03277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926240,678926255,0.15,12981.03277,12981.03292,
12981.03293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926256,678926271,0.15,12981.03293,12981.03308,
12981.03309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926272,678926287,0.15,12981.03309,12981.03324,
12981.03325,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926288,678926303,0.15,12981.03325,12981.0334,
12981.03341,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926304,678926319,0.15,12981.03341,12981.03356,
12981.03357,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926320,678926335,0.15,12981.03357,12981.03372,
12981.03373,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926336,678926351,0.15,12981.03373,12981.03388,
12981.03389,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678926352,678926367,0.15,12981.03389,12981.03404,
12981.41708,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964671,678964686,0.15,12981.41708,12981.41723,
12981.41724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964687,678964702,0.15,12981.41724,12981.41739,
12981.4174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964703,678964718,0.15,12981.4174,12981.41755,
12981.41756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964719,678964734,0.15,12981.41756,12981.41771,
12981.41772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964735,678964750,0.15,12981.41772,12981.41787,
12981.41788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964751,678964766,0.15,12981.41788,12981.41803,
12981.41804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964767,678964782,0.15,12981.41804,12981.41819,
12981.4182,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964783,678964798,0.15,12981.4182,12981.41835,
12981.41836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964799,678964814,0.15,12981.41836,12981.41851,
12981.41852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964815,678964830,0.15,12981.41852,12981.41867,
12981.41868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964831,678964846,0.15,12981.41868,12981.41883,
12981.41884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964847,678964862,0.15,12981.41884,12981.41899,
12981.419,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964863,678964878,0.15,12981.419,12981.41915,
12981.41916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964879,678964894,0.15,12981.41916,12981.41931,
12981.41932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964895,678964910,0.15,12981.41932,12981.41947,
12981.41948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964911,678964926,0.15,12981.41948,12981.41963,
12981.41964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964927,678964942,0.15,12981.41964,12981.41979,
12981.4198,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964943,678964958,0.15,12981.4198,12981.41995,
12981.41996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964959,678964974,0.15,12981.41996,12981.42011,
12981.42012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964975,678964990,0.15,12981.42012,12981.42027,
12981.42028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678964991,678965006,0.15,12981.42028,12981.42043,
12981.42044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965007,678965022,0.15,12981.42044,12981.42059,
12981.4206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965023,678965038,0.15,12981.4206,12981.42075,
12981.42076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965039,678965054,0.15,12981.42076,12981.42091,
12981.42092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965055,678965070,0.15,12981.42092,12981.42107,
12981.42108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965071,678965086,0.15,12981.42108,12981.42123,
12981.42124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965087,678965102,0.15,12981.42124,12981.42139,
12981.4214,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965103,678965118,0.15,12981.4214,12981.42155,
12981.42156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965119,678965134,0.15,12981.42156,12981.42171,
12981.42172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965135,678965150,0.15,12981.42172,12981.42187,
12981.42188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965151,678965166,0.15,12981.42188,12981.42203,
12981.42204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965167,678965182,0.15,12981.42204,12981.42219,
12981.4222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965183,678965198,0.15,12981.4222,12981.42235,
12981.42236,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965199,678965214,0.15,12981.42236,12981.42251,
12981.42252,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965215,678965230,0.15,12981.42252,12981.42267,
12981.42268,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,678965231,678965246,0.15,12981.42268,12981.42283,
12981.80587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003550,679003565,0.15,12981.80587,12981.80602,
12981.80603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003566,679003581,0.15,12981.80603,12981.80618,
12981.80619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003582,679003597,0.15,12981.80619,12981.80634,
12981.80635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003598,679003613,0.15,12981.80635,12981.8065,
12981.80651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003614,679003629,0.15,12981.80651,12981.80666,
12981.80667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003630,679003645,0.15,12981.80667,12981.80682,
12981.80683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003646,679003661,0.15,12981.80683,12981.80698,
12981.80699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003662,679003677,0.15,12981.80699,12981.80714,
12981.80715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003678,679003693,0.15,12981.80715,12981.8073,
12981.80731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003694,679003709,0.15,12981.80731,12981.80746,
12981.80747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003710,679003725,0.15,12981.80747,12981.80762,
12981.80763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003726,679003741,0.15,12981.80763,12981.80778,
12981.80779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003742,679003757,0.15,12981.80779,12981.80794,
12981.80795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003758,679003773,0.15,12981.80795,12981.8081,
12981.80811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003774,679003789,0.15,12981.80811,12981.80826,
12981.80827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003790,679003805,0.15,12981.80827,12981.80842,
12981.80843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003806,679003821,0.15,12981.80843,12981.80858,
12981.80859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003822,679003837,0.15,12981.80859,12981.80874,
12981.80875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003838,679003853,0.15,12981.80875,12981.8089,
12981.80891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003854,679003869,0.15,12981.80891,12981.80906,
12981.80907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003870,679003885,0.15,12981.80907,12981.80922,
12981.80923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003886,679003901,0.15,12981.80923,12981.80938,
12981.80939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003902,679003917,0.15,12981.80939,12981.80954,
12981.80955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003918,679003933,0.15,12981.80955,12981.8097,
12981.80971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003934,679003949,0.15,12981.80971,12981.80986,
12981.80987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003950,679003965,0.15,12981.80987,12981.81002,
12981.81003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003966,679003981,0.15,12981.81003,12981.81018,
12981.81019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003982,679003997,0.15,12981.81019,12981.81034,
12981.81035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679003998,679004013,0.15,12981.81035,12981.8105,
12981.81051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679004014,679004029,0.15,12981.81051,12981.81066,
12981.81067,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679004030,679004045,0.15,12981.81067,12981.81082,
12981.81083,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679004046,679004061,0.15,12981.81083,12981.81098,
12981.81099,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679004062,679004077,0.15,12981.81099,12981.81114,
12981.81115,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679004078,679004093,0.15,12981.81115,12981.8113,
12981.81131,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679004094,679004109,0.15,12981.81131,12981.81146,
12981.81147,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679004110,679004125,0.15,12981.81147,12981.81162,
12982.19466,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042429,679042444,0.15,12982.19466,12982.19481,
12982.19482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042445,679042460,0.15,12982.19482,12982.19497,
12982.19498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042461,679042476,0.15,12982.19498,12982.19513,
12982.19514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042477,679042492,0.15,12982.19514,12982.19529,
12982.1953,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042493,679042508,0.15,12982.1953,12982.19545,
12982.19546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042509,679042524,0.15,12982.19546,12982.19561,
12982.19562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042525,679042540,0.15,12982.19562,12982.19577,
12982.19578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042541,679042556,0.15,12982.19578,12982.19593,
12982.19594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042557,679042572,0.15,12982.19594,12982.19609,
12982.1961,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042573,679042588,0.15,12982.1961,12982.19625,
12982.19626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042589,679042604,0.15,12982.19626,12982.19641,
12982.19642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042605,679042620,0.15,12982.19642,12982.19657,
12982.19658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042621,679042636,0.15,12982.19658,12982.19673,
12982.19674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042637,679042652,0.15,12982.19674,12982.19689,
12982.1969,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042653,679042668,0.15,12982.1969,12982.19705,
12982.19706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042669,679042684,0.15,12982.19706,12982.19721,
12982.19722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042685,679042700,0.15,12982.19722,12982.19737,
12982.19738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042701,679042716,0.15,12982.19738,12982.19753,
12982.19754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042717,679042732,0.15,12982.19754,12982.19769,
12982.1977,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042733,679042748,0.15,12982.1977,12982.19785,
12982.19786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042749,679042764,0.15,12982.19786,12982.19801,
12982.19802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042765,679042780,0.15,12982.19802,12982.19817,
12982.19818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042781,679042796,0.15,12982.19818,12982.19833,
12982.19834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042797,679042812,0.15,12982.19834,12982.19849,
12982.1985,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042813,679042828,0.15,12982.1985,12982.19865,
12982.19866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042829,679042844,0.15,12982.19866,12982.19881,
12982.19882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042845,679042860,0.15,12982.19882,12982.19897,
12982.19898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042861,679042876,0.15,12982.19898,12982.19913,
12982.19914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042877,679042892,0.15,12982.19914,12982.19929,
12982.1993,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042893,679042908,0.15,12982.1993,12982.19945,
12982.19946,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042909,679042924,0.15,12982.19946,12982.19961,
12982.19962,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042925,679042940,0.15,12982.19962,12982.19977,
12982.19978,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042941,679042956,0.15,12982.19978,12982.19993,
12982.19994,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042957,679042972,0.15,12982.19994,12982.20009,
12982.2001,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042973,679042988,0.15,12982.2001,12982.20025,
12982.20026,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679042989,679043004,0.15,12982.20026,12982.20041,
12982.58347,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081310,679081325,0.15,12982.58347,12982.58362,
12982.58363,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081326,679081341,0.15,12982.58363,12982.58378,
12982.58379,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081342,679081357,0.15,12982.58379,12982.58394,
12982.58395,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081358,679081373,0.15,12982.58395,12982.5841,
12982.58411,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081374,679081389,0.15,12982.58411,12982.58426,
12982.58427,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081390,679081405,0.15,12982.58427,12982.58442,
12982.58443,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081406,679081421,0.15,12982.58443,12982.58458,
12982.58459,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081422,679081437,0.15,12982.58459,12982.58474,
12982.58475,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081438,679081453,0.15,12982.58475,12982.5849,
12982.58491,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081454,679081469,0.15,12982.58491,12982.58506,
12982.58507,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081470,679081485,0.15,12982.58507,12982.58522,
12982.58523,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081486,679081501,0.15,12982.58523,12982.58538,
12982.58539,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081502,679081517,0.15,12982.58539,12982.58554,
12982.58555,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081518,679081533,0.15,12982.58555,12982.5857,
12982.58571,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081534,679081549,0.15,12982.58571,12982.58586,
12982.58587,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081550,679081565,0.15,12982.58587,12982.58602,
12982.58603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081566,679081581,0.15,12982.58603,12982.58618,
12982.58619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081582,679081597,0.15,12982.58619,12982.58634,
12982.58635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081598,679081613,0.15,12982.58635,12982.5865,
12982.58651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081614,679081629,0.15,12982.58651,12982.58666,
12982.58667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081630,679081645,0.15,12982.58667,12982.58682,
12982.58683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081646,679081661,0.15,12982.58683,12982.58698,
12982.58699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081662,679081677,0.15,12982.58699,12982.58714,
12982.58715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081678,679081693,0.15,12982.58715,12982.5873,
12982.58731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081694,679081709,0.15,12982.58731,12982.58746,
12982.58747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081710,679081725,0.15,12982.58747,12982.58762,
12982.58763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081726,679081741,0.15,12982.58763,12982.58778,
12982.58779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081742,679081757,0.15,12982.58779,12982.58794,
12982.58795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081758,679081773,0.15,12982.58795,12982.5881,
12982.58811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081774,679081789,0.15,12982.58811,12982.58826,
12982.58827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081790,679081805,0.15,12982.58827,12982.58842,
12982.58843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081806,679081821,0.15,12982.58843,12982.58858,
12982.58859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081822,679081837,0.15,12982.58859,12982.58874,
12982.58875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081838,679081853,0.15,12982.58875,12982.5889,
12982.58891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081854,679081869,0.15,12982.58891,12982.58906,
12982.58907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679081870,679081885,0.15,12982.58907,12982.58922,
12982.97224,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120187,679120202,0.15,12982.97224,12982.97239,
12982.9724,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120203,679120218,0.15,12982.9724,12982.97255,
12982.97256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120219,679120234,0.15,12982.97256,12982.97271,
12982.97272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120235,679120250,0.15,12982.97272,12982.97287,
12982.97288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120251,679120266,0.15,12982.97288,12982.97303,
12982.97304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120267,679120282,0.15,12982.97304,12982.97319,
12982.9732,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120283,679120298,0.15,12982.9732,12982.97335,
12982.97336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120299,679120314,0.15,12982.97336,12982.97351,
12982.97352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120315,679120330,0.15,12982.97352,12982.97367,
12982.97368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120331,679120346,0.15,12982.97368,12982.97383,
12982.97384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120347,679120362,0.15,12982.97384,12982.97399,
12982.974,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120363,679120378,0.15,12982.974,12982.97415,
12982.97416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120379,679120394,0.15,12982.97416,12982.97431,
12982.97432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120395,679120410,0.15,12982.97432,12982.97447,
12982.97448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120411,679120426,0.15,12982.97448,12982.97463,
12982.97464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120427,679120442,0.15,12982.97464,12982.97479,
12982.9748,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120443,679120458,0.15,12982.9748,12982.97495,
12982.97496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120459,679120474,0.15,12982.97496,12982.97511,
12982.97512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120475,679120490,0.15,12982.97512,12982.97527,
12982.97528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120491,679120506,0.15,12982.97528,12982.97543,
12982.97544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120507,679120522,0.15,12982.97544,12982.97559,
12982.9756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120523,679120538,0.15,12982.9756,12982.97575,
12982.97576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120539,679120554,0.15,12982.97576,12982.97591,
12982.97592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120555,679120570,0.15,12982.97592,12982.97607,
12982.97608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120571,679120586,0.15,12982.97608,12982.97623,
12982.97624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120587,679120602,0.15,12982.97624,12982.97639,
12982.9764,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120603,679120618,0.15,12982.9764,12982.97655,
12982.97656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120619,679120634,0.15,12982.97656,12982.97671,
12982.97672,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120635,679120650,0.15,12982.97672,12982.97687,
12982.97688,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120651,679120666,0.15,12982.97688,12982.97703,
12982.97704,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120667,679120682,0.15,12982.97704,12982.97719,
12982.9772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120683,679120698,0.15,12982.9772,12982.97735,
12982.97736,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120699,679120714,0.15,12982.97736,12982.97751,
12982.97752,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120715,679120730,0.15,12982.97752,12982.97767,
12982.97768,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120731,679120746,0.15,12982.97768,12982.97783,
12982.97784,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679120747,679120762,0.15,12982.97784,12982.97799,
12983.36103,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159066,679159081,0.15,12983.36103,12983.36118,
12983.36119,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159082,679159097,0.15,12983.36119,12983.36134,
12983.36135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159098,679159113,0.15,12983.36135,12983.3615,
12983.36151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159114,679159129,0.15,12983.36151,12983.36166,
12983.36167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159130,679159145,0.15,12983.36167,12983.36182,
12983.36183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159146,679159161,0.15,12983.36183,12983.36198,
12983.36199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159162,679159177,0.15,12983.36199,12983.36214,
12983.36215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159178,679159193,0.15,12983.36215,12983.3623,
12983.36231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159194,679159209,0.15,12983.36231,12983.36246,
12983.36247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159210,679159225,0.15,12983.36247,12983.36262,
12983.36263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159226,679159241,0.15,12983.36263,12983.36278,
12983.36279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159242,679159257,0.15,12983.36279,12983.36294,
12983.36295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159258,679159273,0.15,12983.36295,12983.3631,
12983.36311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159274,679159289,0.15,12983.36311,12983.36326,
12983.36327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159290,679159305,0.15,12983.36327,12983.36342,
12983.36343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159306,679159321,0.15,12983.36343,12983.36358,
12983.36359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159322,679159337,0.15,12983.36359,12983.36374,
12983.36375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159338,679159353,0.15,12983.36375,12983.3639,
12983.36391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159354,679159369,0.15,12983.36391,12983.36406,
12983.36407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159370,679159385,0.15,12983.36407,12983.36422,
12983.36423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159386,679159401,0.15,12983.36423,12983.36438,
12983.36439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159402,679159417,0.15,12983.36439,12983.36454,
12983.36455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159418,679159433,0.15,12983.36455,12983.3647,
12983.36471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159434,679159449,0.15,12983.36471,12983.36486,
12983.36487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159450,679159465,0.15,12983.36487,12983.36502,
12983.36503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159466,679159481,0.15,12983.36503,12983.36518,
12983.36519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159482,679159497,0.15,12983.36519,12983.36534,
12983.36535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159498,679159513,0.15,12983.36535,12983.3655,
12983.36551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159514,679159529,0.15,12983.36551,12983.36566,
12983.36567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159530,679159545,0.15,12983.36567,12983.36582,
12983.36583,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159546,679159561,0.15,12983.36583,12983.36598,
12983.36599,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159562,679159577,0.15,12983.36599,12983.36614,
12983.36615,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159578,679159593,0.15,12983.36615,12983.3663,
12983.36631,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159594,679159609,0.15,12983.36631,12983.36646,
12983.36647,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159610,679159625,0.15,12983.36647,12983.36662,
12983.36663,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679159626,679159641,0.15,12983.36663,12983.36678,
12983.74982,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679197945,679197960,0.15,12983.74982,12983.74997,
12983.74998,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679197961,679197976,0.15,12983.74998,12983.75013,
12983.75014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679197977,679197992,0.15,12983.75014,12983.75029,
12983.7503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679197993,679198008,0.15,12983.7503,12983.75045,
12983.75046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198009,679198024,0.15,12983.75046,12983.75061,
12983.75062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198025,679198040,0.15,12983.75062,12983.75077,
12983.75078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198041,679198056,0.15,12983.75078,12983.75093,
12983.75094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198057,679198072,0.15,12983.75094,12983.75109,
12983.7511,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198073,679198088,0.15,12983.7511,12983.75125,
12983.75126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198089,679198104,0.15,12983.75126,12983.75141,
12983.75142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198105,679198120,0.15,12983.75142,12983.75157,
12983.75158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198121,679198136,0.15,12983.75158,12983.75173,
12983.75174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198137,679198152,0.15,12983.75174,12983.75189,
12983.7519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198153,679198168,0.15,12983.7519,12983.75205,
12983.75206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198169,679198184,0.15,12983.75206,12983.75221,
12983.75222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198185,679198200,0.15,12983.75222,12983.75237,
12983.75238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198201,679198216,0.15,12983.75238,12983.75253,
12983.75254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198217,679198232,0.15,12983.75254,12983.75269,
12983.7527,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198233,679198248,0.15,12983.7527,12983.75285,
12983.75286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198249,679198264,0.15,12983.75286,12983.75301,
12983.75302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198265,679198280,0.15,12983.75302,12983.75317,
12983.75318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198281,679198296,0.15,12983.75318,12983.75333,
12983.75334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198297,679198312,0.15,12983.75334,12983.75349,
12983.7535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198313,679198328,0.15,12983.7535,12983.75365,
12983.75366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198329,679198344,0.15,12983.75366,12983.75381,
12983.75382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198345,679198360,0.15,12983.75382,12983.75397,
12983.75398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198361,679198376,0.15,12983.75398,12983.75413,
12983.75414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198377,679198392,0.15,12983.75414,12983.75429,
12983.7543,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198393,679198408,0.15,12983.7543,12983.75445,
12983.75446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198409,679198424,0.15,12983.75446,12983.75461,
12983.75462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198425,679198440,0.15,12983.75462,12983.75477,
12983.75478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198441,679198456,0.15,12983.75478,12983.75493,
12983.75494,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198457,679198472,0.15,12983.75494,12983.75509,
12983.7551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198473,679198488,0.15,12983.7551,12983.75525,
12983.75526,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198489,679198504,0.15,12983.75526,12983.75541,
12983.75542,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679198505,679198520,0.15,12983.75542,12983.75557,
12984.13861,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236824,679236839,0.15,12984.13861,12984.13876,
12984.13877,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236840,679236855,0.15,12984.13877,12984.13892,
12984.13893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236856,679236871,0.15,12984.13893,12984.13908,
12984.13909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236872,679236887,0.15,12984.13909,12984.13924,
12984.13925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236888,679236903,0.15,12984.13925,12984.1394,
12984.13941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236904,679236919,0.15,12984.13941,12984.13956,
12984.13957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236920,679236935,0.15,12984.13957,12984.13972,
12984.13973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236936,679236951,0.15,12984.13973,12984.13988,
12984.13989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236952,679236967,0.15,12984.13989,12984.14004,
12984.14005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236968,679236983,0.15,12984.14005,12984.1402,
12984.14021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679236984,679236999,0.15,12984.14021,12984.14036,
12984.14037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237000,679237015,0.15,12984.14037,12984.14052,
12984.14053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237016,679237031,0.15,12984.14053,12984.14068,
12984.14069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237032,679237047,0.15,12984.14069,12984.14084,
12984.14085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237048,679237063,0.15,12984.14085,12984.141,
12984.14101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237064,679237079,0.15,12984.14101,12984.14116,
12984.14117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237080,679237095,0.15,12984.14117,12984.14132,
12984.14133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237096,679237111,0.15,12984.14133,12984.14148,
12984.14149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237112,679237127,0.15,12984.14149,12984.14164,
12984.14165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237128,679237143,0.15,12984.14165,12984.1418,
12984.14181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237144,679237159,0.15,12984.14181,12984.14196,
12984.14197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237160,679237175,0.15,12984.14197,12984.14212,
12984.14213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237176,679237191,0.15,12984.14213,12984.14228,
12984.14229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237192,679237207,0.15,12984.14229,12984.14244,
12984.14245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237208,679237223,0.15,12984.14245,12984.1426,
12984.14261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237224,679237239,0.15,12984.14261,12984.14276,
12984.14277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237240,679237255,0.15,12984.14277,12984.14292,
12984.14293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237256,679237271,0.15,12984.14293,12984.14308,
12984.14309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237272,679237287,0.15,12984.14309,12984.14324,
12984.14325,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237288,679237303,0.15,12984.14325,12984.1434,
12984.14341,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237304,679237319,0.15,12984.14341,12984.14356,
12984.14357,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237320,679237335,0.15,12984.14357,12984.14372,
12984.14373,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237336,679237351,0.15,12984.14373,12984.14388,
12984.14389,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237352,679237367,0.15,12984.14389,12984.14404,
12984.14405,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237368,679237383,0.15,12984.14405,12984.1442,
12984.14421,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679237384,679237399,0.15,12984.14421,12984.14436,
12984.5274,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275703,679275718,0.15,12984.5274,12984.52755,
12984.52756,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275719,679275734,0.15,12984.52756,12984.52771,
12984.52772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275735,679275750,0.15,12984.52772,12984.52787,
12984.52788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275751,679275766,0.15,12984.52788,12984.52803,
12984.52804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275767,679275782,0.15,12984.52804,12984.52819,
12984.5282,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275783,679275798,0.15,12984.5282,12984.52835,
12984.52836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275799,679275814,0.15,12984.52836,12984.52851,
12984.52852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275815,679275830,0.15,12984.52852,12984.52867,
12984.52868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275831,679275846,0.15,12984.52868,12984.52883,
12984.52884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275847,679275862,0.15,12984.52884,12984.52899,
12984.529,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275863,679275878,0.15,12984.529,12984.52915,
12984.52916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275879,679275894,0.15,12984.52916,12984.52931,
12984.52932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275895,679275910,0.15,12984.52932,12984.52947,
12984.52948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275911,679275926,0.15,12984.52948,12984.52963,
12984.52964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275927,679275942,0.15,12984.52964,12984.52979,
12984.5298,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275943,679275958,0.15,12984.5298,12984.52995,
12984.52996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275959,679275974,0.15,12984.52996,12984.53011,
12984.53012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275975,679275990,0.15,12984.53012,12984.53027,
12984.53028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679275991,679276006,0.15,12984.53028,12984.53043,
12984.53044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276007,679276022,0.15,12984.53044,12984.53059,
12984.5306,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276023,679276038,0.15,12984.5306,12984.53075,
12984.53076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276039,679276054,0.15,12984.53076,12984.53091,
12984.53092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276055,679276070,0.15,12984.53092,12984.53107,
12984.53108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276071,679276086,0.15,12984.53108,12984.53123,
12984.53124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276087,679276102,0.15,12984.53124,12984.53139,
12984.5314,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276103,679276118,0.15,12984.5314,12984.53155,
12984.53156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276119,679276134,0.15,12984.53156,12984.53171,
12984.53172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276135,679276150,0.15,12984.53172,12984.53187,
12984.53188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276151,679276166,0.15,12984.53188,12984.53203,
12984.53204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276167,679276182,0.15,12984.53204,12984.53219,
12984.5322,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276183,679276198,0.15,12984.5322,12984.53235,
12984.53236,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276199,679276214,0.15,12984.53236,12984.53251,
12984.53252,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276215,679276230,0.15,12984.53252,12984.53267,
12984.53268,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276231,679276246,0.15,12984.53268,12984.53283,
12984.53284,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276247,679276262,0.15,12984.53284,12984.53299,
12984.533,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679276263,679276278,0.15,12984.533,12984.53315,
12984.91619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314582,679314597,0.15,12984.91619,12984.91634,
12984.91635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314598,679314613,0.15,12984.91635,12984.9165,
12984.91651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314614,679314629,0.15,12984.91651,12984.91666,
12984.91667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314630,679314645,0.15,12984.91667,12984.91682,
12984.91683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314646,679314661,0.15,12984.91683,12984.91698,
12984.91699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314662,679314677,0.15,12984.91699,12984.91714,
12984.91715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314678,679314693,0.15,12984.91715,12984.9173,
12984.91731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314694,679314709,0.15,12984.91731,12984.91746,
12984.91747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314710,679314725,0.15,12984.91747,12984.91762,
12984.91763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314726,679314741,0.15,12984.91763,12984.91778,
12984.91779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314742,679314757,0.15,12984.91779,12984.91794,
12984.91795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314758,679314773,0.15,12984.91795,12984.9181,
12984.91811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314774,679314789,0.15,12984.91811,12984.91826,
12984.91827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314790,679314805,0.15,12984.91827,12984.91842,
12984.91843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314806,679314821,0.15,12984.91843,12984.91858,
12984.91859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314822,679314837,0.15,12984.91859,12984.91874,
12984.91875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314838,679314853,0.15,12984.91875,12984.9189,
12984.91891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314854,679314869,0.15,12984.91891,12984.91906,
12984.91907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314870,679314885,0.15,12984.91907,12984.91922,
12984.91923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314886,679314901,0.15,12984.91923,12984.91938,
12984.91939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314902,679314917,0.15,12984.91939,12984.91954,
12984.91955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314918,679314933,0.15,12984.91955,12984.9197,
12984.91971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314934,679314949,0.15,12984.91971,12984.91986,
12984.91987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314950,679314965,0.15,12984.91987,12984.92002,
12984.92003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314966,679314981,0.15,12984.92003,12984.92018,
12984.92019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314982,679314997,0.15,12984.92019,12984.92034,
12984.92035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679314998,679315013,0.15,12984.92035,12984.9205,
12984.92051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315014,679315029,0.15,12984.92051,12984.92066,
12984.92067,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315030,679315045,0.15,12984.92067,12984.92082,
12984.92083,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315046,679315061,0.15,12984.92083,12984.92098,
12984.92099,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315062,679315077,0.15,12984.92099,12984.92114,
12984.92115,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315078,679315093,0.15,12984.92115,12984.9213,
12984.92131,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315094,679315109,0.15,12984.92131,12984.92146,
12984.92147,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315110,679315125,0.15,12984.92147,12984.92162,
12984.92163,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315126,679315141,0.15,12984.92163,12984.92178,
12984.92179,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679315142,679315157,0.15,12984.92179,12984.92194,
12985.30498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353461,679353476,0.15,12985.30498,12985.30513,
12985.30514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353477,679353492,0.15,12985.30514,12985.30529,
12985.3053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353493,679353508,0.15,12985.3053,12985.30545,
12985.30546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353509,679353524,0.15,12985.30546,12985.30561,
12985.30562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353525,679353540,0.15,12985.30562,12985.30577,
12985.30578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353541,679353556,0.15,12985.30578,12985.30593,
12985.30594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353557,679353572,0.15,12985.30594,12985.30609,
12985.3061,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353573,679353588,0.15,12985.3061,12985.30625,
12985.30626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353589,679353604,0.15,12985.30626,12985.30641,
12985.30642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353605,679353620,0.15,12985.30642,12985.30657,
12985.30658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353621,679353636,0.15,12985.30658,12985.30673,
12985.30674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353637,679353652,0.15,12985.30674,12985.30689,
12985.3069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353653,679353668,0.15,12985.3069,12985.30705,
12985.30706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353669,679353684,0.15,12985.30706,12985.30721,
12985.30722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353685,679353700,0.15,12985.30722,12985.30737,
12985.30738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353701,679353716,0.15,12985.30738,12985.30753,
12985.30754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353717,679353732,0.15,12985.30754,12985.30769,
12985.3077,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353733,679353748,0.15,12985.3077,12985.30785,
12985.30786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353749,679353764,0.15,12985.30786,12985.30801,
12985.30802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353765,679353780,0.15,12985.30802,12985.30817,
12985.30818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353781,679353796,0.15,12985.30818,12985.30833,
12985.30834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353797,679353812,0.15,12985.30834,12985.30849,
12985.3085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353813,679353828,0.15,12985.3085,12985.30865,
12985.30866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353829,679353844,0.15,12985.30866,12985.30881,
12985.30882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353845,679353860,0.15,12985.30882,12985.30897,
12985.30898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353861,679353876,0.15,12985.30898,12985.30913,
12985.30914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353877,679353892,0.15,12985.30914,12985.30929,
12985.3093,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353893,679353908,0.15,12985.3093,12985.30945,
12985.30946,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353909,679353924,0.15,12985.30946,12985.30961,
12985.30962,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353925,679353940,0.15,12985.30962,12985.30977,
12985.30978,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353941,679353956,0.15,12985.30978,12985.30993,
12985.30994,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353957,679353972,0.15,12985.30994,12985.31009,
12985.3101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353973,679353988,0.15,12985.3101,12985.31025,
12985.31026,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679353989,679354004,0.15,12985.31026,12985.31041,
12985.31042,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679354005,679354020,0.15,12985.31042,12985.31057,
12985.31058,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679354021,679354036,0.15,12985.31058,12985.31073,
12985.69377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392340,679392355,0.15,12985.69377,12985.69392,
12985.69393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392356,679392371,0.15,12985.69393,12985.69408,
12985.69409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392372,679392387,0.15,12985.69409,12985.69424,
12985.69425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392388,679392403,0.15,12985.69425,12985.6944,
12985.69441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392404,679392419,0.15,12985.69441,12985.69456,
12985.69457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392420,679392435,0.15,12985.69457,12985.69472,
12985.69473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392436,679392451,0.15,12985.69473,12985.69488,
12985.69489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392452,679392467,0.15,12985.69489,12985.69504,
12985.69505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392468,679392483,0.15,12985.69505,12985.6952,
12985.69521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392484,679392499,0.15,12985.69521,12985.69536,
12985.69537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392500,679392515,0.15,12985.69537,12985.69552,
12985.69553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392516,679392531,0.15,12985.69553,12985.69568,
12985.69569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392532,679392547,0.15,12985.69569,12985.69584,
12985.69585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392548,679392563,0.15,12985.69585,12985.696,
12985.69601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392564,679392579,0.15,12985.69601,12985.69616,
12985.69617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392580,679392595,0.15,12985.69617,12985.69632,
12985.69633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392596,679392611,0.15,12985.69633,12985.69648,
12985.69649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392612,679392627,0.15,12985.69649,12985.69664,
12985.69665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392628,679392643,0.15,12985.69665,12985.6968,
12985.69681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392644,679392659,0.15,12985.69681,12985.69696,
12985.69697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392660,679392675,0.15,12985.69697,12985.69712,
12985.69713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392676,679392691,0.15,12985.69713,12985.69728,
12985.69729,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392692,679392707,0.15,12985.69729,12985.69744,
12985.69745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392708,679392723,0.15,12985.69745,12985.6976,
12985.69761,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392724,679392739,0.15,12985.69761,12985.69776,
12985.69777,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392740,679392755,0.15,12985.69777,12985.69792,
12985.69793,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392756,679392771,0.15,12985.69793,12985.69808,
12985.69809,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392772,679392787,0.15,12985.69809,12985.69824,
12985.69825,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392788,679392803,0.15,12985.69825,12985.6984,
12985.69841,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392804,679392819,0.15,12985.69841,12985.69856,
12985.69857,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392820,679392835,0.15,12985.69857,12985.69872,
12985.69873,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392836,679392851,0.15,12985.69873,12985.69888,
12985.69889,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392852,679392867,0.15,12985.69889,12985.69904,
12985.69905,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392868,679392883,0.15,12985.69905,12985.6992,
12985.69921,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392884,679392899,0.15,12985.69921,12985.69936,
12985.69937,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679392900,679392915,0.15,12985.69937,12985.69952,
12986.08256,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431219,679431234,0.15,12986.08256,12986.08271,
12986.08272,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431235,679431250,0.15,12986.08272,12986.08287,
12986.08288,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431251,679431266,0.15,12986.08288,12986.08303,
12986.08304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431267,679431282,0.15,12986.08304,12986.08319,
12986.0832,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431283,679431298,0.15,12986.0832,12986.08335,
12986.08336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431299,679431314,0.15,12986.08336,12986.08351,
12986.08352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431315,679431330,0.15,12986.08352,12986.08367,
12986.08368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431331,679431346,0.15,12986.08368,12986.08383,
12986.08384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431347,679431362,0.15,12986.08384,12986.08399,
12986.084,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431363,679431378,0.15,12986.084,12986.08415,
12986.08416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431379,679431394,0.15,12986.08416,12986.08431,
12986.08432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431395,679431410,0.15,12986.08432,12986.08447,
12986.08448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431411,679431426,0.15,12986.08448,12986.08463,
12986.08464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431427,679431442,0.15,12986.08464,12986.08479,
12986.0848,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431443,679431458,0.15,12986.0848,12986.08495,
12986.08496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431459,679431474,0.15,12986.08496,12986.08511,
12986.08512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431475,679431490,0.15,12986.08512,12986.08527,
12986.08528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431491,679431506,0.15,12986.08528,12986.08543,
12986.08544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431507,679431522,0.15,12986.08544,12986.08559,
12986.0856,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431523,679431538,0.15,12986.0856,12986.08575,
12986.08576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431539,679431554,0.15,12986.08576,12986.08591,
12986.08592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431555,679431570,0.15,12986.08592,12986.08607,
12986.08608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431571,679431586,0.15,12986.08608,12986.08623,
12986.08624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431587,679431602,0.15,12986.08624,12986.08639,
12986.0864,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431603,679431618,0.15,12986.0864,12986.08655,
12986.08656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431619,679431634,0.15,12986.08656,12986.08671,
12986.08672,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431635,679431650,0.15,12986.08672,12986.08687,
12986.08688,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431651,679431666,0.15,12986.08688,12986.08703,
12986.08704,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431667,679431682,0.15,12986.08704,12986.08719,
12986.0872,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431683,679431698,0.15,12986.0872,12986.08735,
12986.08736,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431699,679431714,0.15,12986.08736,12986.08751,
12986.08752,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431715,679431730,0.15,12986.08752,12986.08767,
12986.08768,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431731,679431746,0.15,12986.08768,12986.08783,
12986.08784,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431747,679431762,0.15,12986.08784,12986.08799,
12986.088,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431763,679431778,0.15,12986.088,12986.08815,
12986.08816,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679431779,679431794,0.15,12986.08816,12986.08831,
12986.47135,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470098,679470113,0.15,12986.47135,12986.4715,
12986.47151,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470114,679470129,0.15,12986.47151,12986.47166,
12986.47167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470130,679470145,0.15,12986.47167,12986.47182,
12986.47183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470146,679470161,0.15,12986.47183,12986.47198,
12986.47199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470162,679470177,0.15,12986.47199,12986.47214,
12986.47215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470178,679470193,0.15,12986.47215,12986.4723,
12986.47231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470194,679470209,0.15,12986.47231,12986.47246,
12986.47247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470210,679470225,0.15,12986.47247,12986.47262,
12986.47263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470226,679470241,0.15,12986.47263,12986.47278,
12986.47279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470242,679470257,0.15,12986.47279,12986.47294,
12986.47295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470258,679470273,0.15,12986.47295,12986.4731,
12986.47311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470274,679470289,0.15,12986.47311,12986.47326,
12986.47327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470290,679470305,0.15,12986.47327,12986.47342,
12986.47343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470306,679470321,0.15,12986.47343,12986.47358,
12986.47359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470322,679470337,0.15,12986.47359,12986.47374,
12986.47375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470338,679470353,0.15,12986.47375,12986.4739,
12986.47391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470354,679470369,0.15,12986.47391,12986.47406,
12986.47407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470370,679470385,0.15,12986.47407,12986.47422,
12986.47423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470386,679470401,0.15,12986.47423,12986.47438,
12986.47439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470402,679470417,0.15,12986.47439,12986.47454,
12986.47455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470418,679470433,0.15,12986.47455,12986.4747,
12986.47471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470434,679470449,0.15,12986.47471,12986.47486,
12986.47487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470450,679470465,0.15,12986.47487,12986.47502,
12986.47503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470466,679470481,0.15,12986.47503,12986.47518,
12986.47519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470482,679470497,0.15,12986.47519,12986.47534,
12986.47535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470498,679470513,0.15,12986.47535,12986.4755,
12986.47551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470514,679470529,0.15,12986.47551,12986.47566,
12986.47567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470530,679470545,0.15,12986.47567,12986.47582,
12986.47583,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470546,679470561,0.15,12986.47583,12986.47598,
12986.47599,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470562,679470577,0.15,12986.47599,12986.47614,
12986.47615,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470578,679470593,0.15,12986.47615,12986.4763,
12986.47631,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470594,679470609,0.15,12986.47631,12986.47646,
12986.47647,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470610,679470625,0.15,12986.47647,12986.47662,
12986.47663,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470626,679470641,0.15,12986.47663,12986.47678,
12986.47679,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470642,679470657,0.15,12986.47679,12986.47694,
12986.47695,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679470658,679470673,0.15,12986.47695,12986.4771,
12986.86014,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679508977,679508992,0.15,12986.86014,12986.86029,
12986.8603,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679508993,679509008,0.15,12986.8603,12986.86045,
12986.86046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509009,679509024,0.15,12986.86046,12986.86061,
12986.86062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509025,679509040,0.15,12986.86062,12986.86077,
12986.86078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509041,679509056,0.15,12986.86078,12986.86093,
12986.86094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509057,679509072,0.15,12986.86094,12986.86109,
12986.8611,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509073,679509088,0.15,12986.8611,12986.86125,
12986.86126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509089,679509104,0.15,12986.86126,12986.86141,
12986.86142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509105,679509120,0.15,12986.86142,12986.86157,
12986.86158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509121,679509136,0.15,12986.86158,12986.86173,
12986.86174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509137,679509152,0.15,12986.86174,12986.86189,
12986.8619,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509153,679509168,0.15,12986.8619,12986.86205,
12986.86206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509169,679509184,0.15,12986.86206,12986.86221,
12986.86222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509185,679509200,0.15,12986.86222,12986.86237,
12986.86238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509201,679509216,0.15,12986.86238,12986.86253,
12986.86254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509217,679509232,0.15,12986.86254,12986.86269,
12986.8627,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509233,679509248,0.15,12986.8627,12986.86285,
12986.86286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509249,679509264,0.15,12986.86286,12986.86301,
12986.86302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509265,679509280,0.15,12986.86302,12986.86317,
12986.86318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509281,679509296,0.15,12986.86318,12986.86333,
12986.86334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509297,679509312,0.15,12986.86334,12986.86349,
12986.8635,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509313,679509328,0.15,12986.8635,12986.86365,
12986.86366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509329,679509344,0.15,12986.86366,12986.86381,
12986.86382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509345,679509360,0.15,12986.86382,12986.86397,
12986.86398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509361,679509376,0.15,12986.86398,12986.86413,
12986.86414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509377,679509392,0.15,12986.86414,12986.86429,
12986.8643,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509393,679509408,0.15,12986.8643,12986.86445,
12986.86446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509409,679509424,0.15,12986.86446,12986.86461,
12986.86462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509425,679509440,0.15,12986.86462,12986.86477,
12986.86478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509441,679509456,0.15,12986.86478,12986.86493,
12986.86494,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509457,679509472,0.15,12986.86494,12986.86509,
12986.8651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509473,679509488,0.15,12986.8651,12986.86525,
12986.86526,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509489,679509504,0.15,12986.86526,12986.86541,
12986.86542,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509505,679509520,0.15,12986.86542,12986.86557,
12986.86558,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509521,679509536,0.15,12986.86558,12986.86573,
12986.86574,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679509537,679509552,0.15,12986.86574,12986.86589,
12987.24893,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547856,679547871,0.15,12987.24893,12987.24908,
12987.24909,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547872,679547887,0.15,12987.24909,12987.24924,
12987.24925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547888,679547903,0.15,12987.24925,12987.2494,
12987.24941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547904,679547919,0.15,12987.24941,12987.24956,
12987.24957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547920,679547935,0.15,12987.24957,12987.24972,
12987.24973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547936,679547951,0.15,12987.24973,12987.24988,
12987.24989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547952,679547967,0.15,12987.24989,12987.25004,
12987.25005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547968,679547983,0.15,12987.25005,12987.2502,
12987.25021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679547984,679547999,0.15,12987.25021,12987.25036,
12987.25037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548000,679548015,0.15,12987.25037,12987.25052,
12987.25053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548016,679548031,0.15,12987.25053,12987.25068,
12987.25069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548032,679548047,0.15,12987.25069,12987.25084,
12987.25085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548048,679548063,0.15,12987.25085,12987.251,
12987.25101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548064,679548079,0.15,12987.25101,12987.25116,
12987.25117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548080,679548095,0.15,12987.25117,12987.25132,
12987.25133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548096,679548111,0.15,12987.25133,12987.25148,
12987.25149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548112,679548127,0.15,12987.25149,12987.25164,
12987.25165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548128,679548143,0.15,12987.25165,12987.2518,
12987.25181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548144,679548159,0.15,12987.25181,12987.25196,
12987.25197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548160,679548175,0.15,12987.25197,12987.25212,
12987.25213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548176,679548191,0.15,12987.25213,12987.25228,
12987.25229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548192,679548207,0.15,12987.25229,12987.25244,
12987.25245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548208,679548223,0.15,12987.25245,12987.2526,
12987.25261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548224,679548239,0.15,12987.25261,12987.25276,
12987.25277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548240,679548255,0.15,12987.25277,12987.25292,
12987.25293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548256,679548271,0.15,12987.25293,12987.25308,
12987.25309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548272,679548287,0.15,12987.25309,12987.25324,
12987.25325,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548288,679548303,0.15,12987.25325,12987.2534,
12987.25341,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548304,679548319,0.15,12987.25341,12987.25356,
12987.25357,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548320,679548335,0.15,12987.25357,12987.25372,
12987.25373,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548336,679548351,0.15,12987.25373,12987.25388,
12987.25389,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548352,679548367,0.15,12987.25389,12987.25404,
12987.25405,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548368,679548383,0.15,12987.25405,12987.2542,
12987.25421,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548384,679548399,0.15,12987.25421,12987.25436,
12987.25437,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548400,679548415,0.15,12987.25437,12987.25452,
12987.25453,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679548416,679548431,0.15,12987.25453,12987.25468,
12987.63772,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586735,679586750,0.15,12987.63772,12987.63787,
12987.63788,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586751,679586766,0.15,12987.63788,12987.63803,
12987.63804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586767,679586782,0.15,12987.63804,12987.63819,
12987.6382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586783,679586798,0.15,12987.6382,12987.63835,
12987.63836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586799,679586814,0.15,12987.63836,12987.63851,
12987.63852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586815,679586830,0.15,12987.63852,12987.63867,
12987.63868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586831,679586846,0.15,12987.63868,12987.63883,
12987.63884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586847,679586862,0.15,12987.63884,12987.63899,
12987.639,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586863,679586878,0.15,12987.639,12987.63915,
12987.63916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586879,679586894,0.15,12987.63916,12987.63931,
12987.63932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586895,679586910,0.15,12987.63932,12987.63947,
12987.63948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586911,679586926,0.15,12987.63948,12987.63963,
12987.63964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586927,679586942,0.15,12987.63964,12987.63979,
12987.6398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586943,679586958,0.15,12987.6398,12987.63995,
12987.63996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586959,679586974,0.15,12987.63996,12987.64011,
12987.64012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586975,679586990,0.15,12987.64012,12987.64027,
12987.64028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679586991,679587006,0.15,12987.64028,12987.64043,
12987.64044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587007,679587022,0.15,12987.64044,12987.64059,
12987.6406,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587023,679587038,0.15,12987.6406,12987.64075,
12987.64076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587039,679587054,0.15,12987.64076,12987.64091,
12987.64092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587055,679587070,0.15,12987.64092,12987.64107,
12987.64108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587071,679587086,0.15,12987.64108,12987.64123,
12987.64124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587087,679587102,0.15,12987.64124,12987.64139,
12987.6414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587103,679587118,0.15,12987.6414,12987.64155,
12987.64156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587119,679587134,0.15,12987.64156,12987.64171,
12987.64172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587135,679587150,0.15,12987.64172,12987.64187,
12987.64188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587151,679587166,0.15,12987.64188,12987.64203,
12987.64204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587167,679587182,0.15,12987.64204,12987.64219,
12987.6422,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587183,679587198,0.15,12987.6422,12987.64235,
12987.64236,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587199,679587214,0.15,12987.64236,12987.64251,
12987.64252,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587215,679587230,0.15,12987.64252,12987.64267,
12987.64268,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587231,679587246,0.15,12987.64268,12987.64283,
12987.64284,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587247,679587262,0.15,12987.64284,12987.64299,
12987.643,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587263,679587278,0.15,12987.643,12987.64315,
12987.64316,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587279,679587294,0.15,12987.64316,12987.64331,
12987.64332,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679587295,679587310,0.15,12987.64332,12987.64347,
12988.02651,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625614,679625629,0.15,12988.02651,12988.02666,
12988.02667,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625630,679625645,0.15,12988.02667,12988.02682,
12988.02683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625646,679625661,0.15,12988.02683,12988.02698,
12988.02699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625662,679625677,0.15,12988.02699,12988.02714,
12988.02715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625678,679625693,0.15,12988.02715,12988.0273,
12988.02731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625694,679625709,0.15,12988.02731,12988.02746,
12988.02747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625710,679625725,0.15,12988.02747,12988.02762,
12988.02763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625726,679625741,0.15,12988.02763,12988.02778,
12988.02779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625742,679625757,0.15,12988.02779,12988.02794,
12988.02795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625758,679625773,0.15,12988.02795,12988.0281,
12988.02811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625774,679625789,0.15,12988.02811,12988.02826,
12988.02827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625790,679625805,0.15,12988.02827,12988.02842,
12988.02843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625806,679625821,0.15,12988.02843,12988.02858,
12988.02859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625822,679625837,0.15,12988.02859,12988.02874,
12988.02875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625838,679625853,0.15,12988.02875,12988.0289,
12988.02891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625854,679625869,0.15,12988.02891,12988.02906,
12988.02907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625870,679625885,0.15,12988.02907,12988.02922,
12988.02923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625886,679625901,0.15,12988.02923,12988.02938,
12988.02939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625902,679625917,0.15,12988.02939,12988.02954,
12988.02955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625918,679625933,0.15,12988.02955,12988.0297,
12988.02971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625934,679625949,0.15,12988.02971,12988.02986,
12988.02987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625950,679625965,0.15,12988.02987,12988.03002,
12988.03003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625966,679625981,0.15,12988.03003,12988.03018,
12988.03019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625982,679625997,0.15,12988.03019,12988.03034,
12988.03035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679625998,679626013,0.15,12988.03035,12988.0305,
12988.03051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626014,679626029,0.15,12988.03051,12988.03066,
12988.03067,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626030,679626045,0.15,12988.03067,12988.03082,
12988.03083,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626046,679626061,0.15,12988.03083,12988.03098,
12988.03099,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626062,679626077,0.15,12988.03099,12988.03114,
12988.03115,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626078,679626093,0.15,12988.03115,12988.0313,
12988.03131,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626094,679626109,0.15,12988.03131,12988.03146,
12988.03147,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626110,679626125,0.15,12988.03147,12988.03162,
12988.03163,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626126,679626141,0.15,12988.03163,12988.03178,
12988.03179,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626142,679626157,0.15,12988.03179,12988.03194,
12988.03195,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626158,679626173,0.15,12988.03195,12988.0321,
12988.03211,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679626174,679626189,0.15,12988.03211,12988.03226,
12988.4153,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664493,679664508,0.15,12988.4153,12988.41545,
12988.41546,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664509,679664524,0.15,12988.41546,12988.41561,
12988.41562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664525,679664540,0.15,12988.41562,12988.41577,
12988.41578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664541,679664556,0.15,12988.41578,12988.41593,
12988.41594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664557,679664572,0.15,12988.41594,12988.41609,
12988.4161,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664573,679664588,0.15,12988.4161,12988.41625,
12988.41626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664589,679664604,0.15,12988.41626,12988.41641,
12988.41642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664605,679664620,0.15,12988.41642,12988.41657,
12988.41658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664621,679664636,0.15,12988.41658,12988.41673,
12988.41674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664637,679664652,0.15,12988.41674,12988.41689,
12988.4169,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664653,679664668,0.15,12988.4169,12988.41705,
12988.41706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664669,679664684,0.15,12988.41706,12988.41721,
12988.41722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664685,679664700,0.15,12988.41722,12988.41737,
12988.41738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664701,679664716,0.15,12988.41738,12988.41753,
12988.41754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664717,679664732,0.15,12988.41754,12988.41769,
12988.4177,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664733,679664748,0.15,12988.4177,12988.41785,
12988.41786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664749,679664764,0.15,12988.41786,12988.41801,
12988.41802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664765,679664780,0.15,12988.41802,12988.41817,
12988.41818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664781,679664796,0.15,12988.41818,12988.41833,
12988.41834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664797,679664812,0.15,12988.41834,12988.41849,
12988.4185,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664813,679664828,0.15,12988.4185,12988.41865,
12988.41866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664829,679664844,0.15,12988.41866,12988.41881,
12988.41882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664845,679664860,0.15,12988.41882,12988.41897,
12988.41898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664861,679664876,0.15,12988.41898,12988.41913,
12988.41914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664877,679664892,0.15,12988.41914,12988.41929,
12988.4193,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664893,679664908,0.15,12988.4193,12988.41945,
12988.41946,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664909,679664924,0.15,12988.41946,12988.41961,
12988.41962,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664925,679664940,0.15,12988.41962,12988.41977,
12988.41978,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664941,679664956,0.15,12988.41978,12988.41993,
12988.41994,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664957,679664972,0.15,12988.41994,12988.42009,
12988.4201,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664973,679664988,0.15,12988.4201,12988.42025,
12988.42026,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679664989,679665004,0.15,12988.42026,12988.42041,
12988.42042,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679665005,679665020,0.15,12988.42042,12988.42057,
12988.42058,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679665021,679665036,0.15,12988.42058,12988.42073,
12988.42074,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679665037,679665052,0.15,12988.42074,12988.42089,
12988.4209,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679665053,679665068,0.15,12988.4209,12988.42105,
12988.80409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703372,679703387,0.15,12988.80409,12988.80424,
12988.80425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703388,679703403,0.15,12988.80425,12988.8044,
12988.80441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703404,679703419,0.15,12988.80441,12988.80456,
12988.80457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703420,679703435,0.15,12988.80457,12988.80472,
12988.80473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703436,679703451,0.15,12988.80473,12988.80488,
12988.80489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703452,679703467,0.15,12988.80489,12988.80504,
12988.80505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703468,679703483,0.15,12988.80505,12988.8052,
12988.80521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703484,679703499,0.15,12988.80521,12988.80536,
12988.80537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703500,679703515,0.15,12988.80537,12988.80552,
12988.80553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703516,679703531,0.15,12988.80553,12988.80568,
12988.80569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703532,679703547,0.15,12988.80569,12988.80584,
12988.80585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703548,679703563,0.15,12988.80585,12988.806,
12988.80601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703564,679703579,0.15,12988.80601,12988.80616,
12988.80617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703580,679703595,0.15,12988.80617,12988.80632,
12988.80633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703596,679703611,0.15,12988.80633,12988.80648,
12988.80649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703612,679703627,0.15,12988.80649,12988.80664,
12988.80665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703628,679703643,0.15,12988.80665,12988.8068,
12988.80681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703644,679703659,0.15,12988.80681,12988.80696,
12988.80697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703660,679703675,0.15,12988.80697,12988.80712,
12988.80713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703676,679703691,0.15,12988.80713,12988.80728,
12988.80729,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703692,679703707,0.15,12988.80729,12988.80744,
12988.80745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703708,679703723,0.15,12988.80745,12988.8076,
12988.80761,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703724,679703739,0.15,12988.80761,12988.80776,
12988.80777,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703740,679703755,0.15,12988.80777,12988.80792,
12988.80793,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703756,679703771,0.15,12988.80793,12988.80808,
12988.80809,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703772,679703787,0.15,12988.80809,12988.80824,
12988.80825,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703788,679703803,0.15,12988.80825,12988.8084,
12988.80841,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703804,679703819,0.15,12988.80841,12988.80856,
12988.80857,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703820,679703835,0.15,12988.80857,12988.80872,
12988.80873,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703836,679703851,0.15,12988.80873,12988.80888,
12988.80889,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703852,679703867,0.15,12988.80889,12988.80904,
12988.80905,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703868,679703883,0.15,12988.80905,12988.8092,
12988.80921,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703884,679703899,0.15,12988.80921,12988.80936,
12988.80937,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703900,679703915,0.15,12988.80937,12988.80952,
12988.80953,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703916,679703931,0.15,12988.80953,12988.80968,
12988.80969,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679703932,679703947,0.15,12988.80969,12988.80984,
12989.19318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742281,679742296,0.15,12989.19318,12989.19333,
12989.19334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742297,679742312,0.15,12989.19334,12989.19349,
12989.1935,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742313,679742328,0.15,12989.1935,12989.19365,
12989.19366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742329,679742344,0.15,12989.19366,12989.19381,
12989.19382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742345,679742360,0.15,12989.19382,12989.19397,
12989.19398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742361,679742376,0.15,12989.19398,12989.19413,
12989.19414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742377,679742392,0.15,12989.19414,12989.19429,
12989.1943,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742393,679742408,0.15,12989.1943,12989.19445,
12989.19446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742409,679742424,0.15,12989.19446,12989.19461,
12989.19462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742425,679742440,0.15,12989.19462,12989.19477,
12989.19478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742441,679742456,0.15,12989.19478,12989.19493,
12989.19494,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742457,679742472,0.15,12989.19494,12989.19509,
12989.1951,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742473,679742488,0.15,12989.1951,12989.19525,
12989.19526,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742489,679742504,0.15,12989.19526,12989.19541,
12989.19542,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742505,679742520,0.15,12989.19542,12989.19557,
12989.19558,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742521,679742536,0.15,12989.19558,12989.19573,
12989.19574,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742537,679742552,0.15,12989.19574,12989.19589,
12989.1959,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742553,679742568,0.15,12989.1959,12989.19605,
12989.19606,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742569,679742584,0.15,12989.19606,12989.19621,
12989.19622,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742585,679742600,0.15,12989.19622,12989.19637,
12989.19638,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742601,679742616,0.15,12989.19638,12989.19653,
12989.19654,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742617,679742632,0.15,12989.19654,12989.19669,
12989.1967,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742633,679742648,0.15,12989.1967,12989.19685,
12989.19686,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742649,679742664,0.15,12989.19686,12989.19701,
12989.19702,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742665,679742680,0.15,12989.19702,12989.19717,
12989.19718,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742681,679742696,0.15,12989.19718,12989.19733,
12989.19734,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742697,679742712,0.15,12989.19734,12989.19749,
12989.1975,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742713,679742728,0.15,12989.1975,12989.19765,
12989.19766,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742729,679742744,0.15,12989.19766,12989.19781,
12989.19782,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742745,679742760,0.15,12989.19782,12989.19797,
12989.19798,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742761,679742776,0.15,12989.19798,12989.19813,
12989.19814,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742777,679742792,0.15,12989.19814,12989.19829,
12989.1983,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742793,679742808,0.15,12989.1983,12989.19845,
12989.19846,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742809,679742824,0.15,12989.19846,12989.19861,
12989.19862,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742825,679742840,0.15,12989.19862,12989.19877,
12989.19878,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679742841,679742856,0.15,12989.19878,12989.19893,
12989.58167,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781130,679781145,0.15,12989.58167,12989.58182,
12989.58183,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781146,679781161,0.15,12989.58183,12989.58198,
12989.58199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781162,679781177,0.15,12989.58199,12989.58214,
12989.58215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781178,679781193,0.15,12989.58215,12989.5823,
12989.58231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781194,679781209,0.15,12989.58231,12989.58246,
12989.58247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781210,679781225,0.15,12989.58247,12989.58262,
12989.58263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781226,679781241,0.15,12989.58263,12989.58278,
12989.58279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781242,679781257,0.15,12989.58279,12989.58294,
12989.58295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781258,679781273,0.15,12989.58295,12989.5831,
12989.58311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781274,679781289,0.15,12989.58311,12989.58326,
12989.58327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781290,679781305,0.15,12989.58327,12989.58342,
12989.58343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781306,679781321,0.15,12989.58343,12989.58358,
12989.58359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781322,679781337,0.15,12989.58359,12989.58374,
12989.58375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781338,679781353,0.15,12989.58375,12989.5839,
12989.58391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781354,679781369,0.15,12989.58391,12989.58406,
12989.58407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781370,679781385,0.15,12989.58407,12989.58422,
12989.58423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781386,679781401,0.15,12989.58423,12989.58438,
12989.58439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781402,679781417,0.15,12989.58439,12989.58454,
12989.58455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781418,679781433,0.15,12989.58455,12989.5847,
12989.58471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781434,679781449,0.15,12989.58471,12989.58486,
12989.58487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781450,679781465,0.15,12989.58487,12989.58502,
12989.58503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781466,679781481,0.15,12989.58503,12989.58518,
12989.58519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781482,679781497,0.15,12989.58519,12989.58534,
12989.58535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781498,679781513,0.15,12989.58535,12989.5855,
12989.58551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781514,679781529,0.15,12989.58551,12989.58566,
12989.58567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781530,679781545,0.15,12989.58567,12989.58582,
12989.58583,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781546,679781561,0.15,12989.58583,12989.58598,
12989.58599,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781562,679781577,0.15,12989.58599,12989.58614,
12989.58615,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781578,679781593,0.15,12989.58615,12989.5863,
12989.58631,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781594,679781609,0.15,12989.58631,12989.58646,
12989.58647,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781610,679781625,0.15,12989.58647,12989.58662,
12989.58663,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781626,679781641,0.15,12989.58663,12989.58678,
12989.58679,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781642,679781657,0.15,12989.58679,12989.58694,
12989.58695,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781658,679781673,0.15,12989.58695,12989.5871,
12989.58711,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781674,679781689,0.15,12989.58711,12989.58726,
12989.58727,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679781690,679781705,0.15,12989.58727,12989.58742,
12989.97046,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820009,679820024,0.15,12989.97046,12989.97061,
12989.97062,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820025,679820040,0.15,12989.97062,12989.97077,
12989.97078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820041,679820056,0.15,12989.97078,12989.97093,
12989.97094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820057,679820072,0.15,12989.97094,12989.97109,
12989.9711,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820073,679820088,0.15,12989.9711,12989.97125,
12989.97126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820089,679820104,0.15,12989.97126,12989.97141,
12989.97142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820105,679820120,0.15,12989.97142,12989.97157,
12989.97158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820121,679820136,0.15,12989.97158,12989.97173,
12989.97174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820137,679820152,0.15,12989.97174,12989.97189,
12989.9719,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820153,679820168,0.15,12989.9719,12989.97205,
12989.97206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820169,679820184,0.15,12989.97206,12989.97221,
12989.97222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820185,679820200,0.15,12989.97222,12989.97237,
12989.97238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820201,679820216,0.15,12989.97238,12989.97253,
12989.97254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820217,679820232,0.15,12989.97254,12989.97269,
12989.9727,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820233,679820248,0.15,12989.9727,12989.97285,
12989.97286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820249,679820264,0.15,12989.97286,12989.97301,
12989.97302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820265,679820280,0.15,12989.97302,12989.97317,
12989.97318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820281,679820296,0.15,12989.97318,12989.97333,
12989.97334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820297,679820312,0.15,12989.97334,12989.97349,
12989.9735,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820313,679820328,0.15,12989.9735,12989.97365,
12989.97366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820329,679820344,0.15,12989.97366,12989.97381,
12989.97382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820345,679820360,0.15,12989.97382,12989.97397,
12989.97398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820361,679820376,0.15,12989.97398,12989.97413,
12989.97414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820377,679820392,0.15,12989.97414,12989.97429,
12989.9743,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820393,679820408,0.15,12989.9743,12989.97445,
12989.97446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820409,679820424,0.15,12989.97446,12989.97461,
12989.97462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820425,679820440,0.15,12989.97462,12989.97477,
12989.97478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820441,679820456,0.15,12989.97478,12989.97493,
12989.97494,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820457,679820472,0.15,12989.97494,12989.97509,
12989.9751,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820473,679820488,0.15,12989.9751,12989.97525,
12989.97526,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820489,679820504,0.15,12989.97526,12989.97541,
12989.97542,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820505,679820520,0.15,12989.97542,12989.97557,
12989.97558,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820521,679820536,0.15,12989.97558,12989.97573,
12989.97574,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820537,679820552,0.15,12989.97574,12989.97589,
12989.9759,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820553,679820568,0.15,12989.9759,12989.97605,
12989.97606,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679820569,679820584,0.15,12989.97606,12989.97621,
12990.35925,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679858888,679858903,0.15,12990.35925,12990.3594,
12990.35941,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679858904,679858919,0.15,12990.35941,12990.35956,
12990.35957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679858920,679858935,0.15,12990.35957,12990.35972,
12990.35973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679858936,679858951,0.15,12990.35973,12990.35988,
12990.35989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679858952,679858967,0.15,12990.35989,12990.36004,
12990.36005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679858968,679858983,0.15,12990.36005,12990.3602,
12990.36021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679858984,679858999,0.15,12990.36021,12990.36036,
12990.36037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859000,679859015,0.15,12990.36037,12990.36052,
12990.36053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859016,679859031,0.15,12990.36053,12990.36068,
12990.36069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859032,679859047,0.15,12990.36069,12990.36084,
12990.36085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859048,679859063,0.15,12990.36085,12990.361,
12990.36101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859064,679859079,0.15,12990.36101,12990.36116,
12990.36117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859080,679859095,0.15,12990.36117,12990.36132,
12990.36133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859096,679859111,0.15,12990.36133,12990.36148,
12990.36149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859112,679859127,0.15,12990.36149,12990.36164,
12990.36165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859128,679859143,0.15,12990.36165,12990.3618,
12990.36181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859144,679859159,0.15,12990.36181,12990.36196,
12990.36197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859160,679859175,0.15,12990.36197,12990.36212,
12990.36213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859176,679859191,0.15,12990.36213,12990.36228,
12990.36229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859192,679859207,0.15,12990.36229,12990.36244,
12990.36245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859208,679859223,0.15,12990.36245,12990.3626,
12990.36261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859224,679859239,0.15,12990.36261,12990.36276,
12990.36277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859240,679859255,0.15,12990.36277,12990.36292,
12990.36293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859256,679859271,0.15,12990.36293,12990.36308,
12990.36309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859272,679859287,0.15,12990.36309,12990.36324,
12990.36325,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859288,679859303,0.15,12990.36325,12990.3634,
12990.36341,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859304,679859319,0.15,12990.36341,12990.36356,
12990.36357,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859320,679859335,0.15,12990.36357,12990.36372,
12990.36373,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859336,679859351,0.15,12990.36373,12990.36388,
12990.36389,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859352,679859367,0.15,12990.36389,12990.36404,
12990.36405,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859368,679859383,0.15,12990.36405,12990.3642,
12990.36421,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859384,679859399,0.15,12990.36421,12990.36436,
12990.36437,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859400,679859415,0.15,12990.36437,12990.36452,
12990.36453,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859416,679859431,0.15,12990.36453,12990.36468,
12990.36469,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859432,679859447,0.15,12990.36469,12990.36484,
12990.36485,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679859448,679859463,0.15,12990.36485,12990.365,
12990.74804,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897767,679897782,0.15,12990.74804,12990.74819,
12990.7482,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897783,679897798,0.15,12990.7482,12990.74835,
12990.74836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897799,679897814,0.15,12990.74836,12990.74851,
12990.74852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897815,679897830,0.15,12990.74852,12990.74867,
12990.74868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897831,679897846,0.15,12990.74868,12990.74883,
12990.74884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897847,679897862,0.15,12990.74884,12990.74899,
12990.749,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897863,679897878,0.15,12990.749,12990.74915,
12990.74916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897879,679897894,0.15,12990.74916,12990.74931,
12990.74932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897895,679897910,0.15,12990.74932,12990.74947,
12990.74948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897911,679897926,0.15,12990.74948,12990.74963,
12990.74964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897927,679897942,0.15,12990.74964,12990.74979,
12990.7498,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897943,679897958,0.15,12990.7498,12990.74995,
12990.74996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897959,679897974,0.15,12990.74996,12990.75011,
12990.75012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897975,679897990,0.15,12990.75012,12990.75027,
12990.75028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679897991,679898006,0.15,12990.75028,12990.75043,
12990.75044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898007,679898022,0.15,12990.75044,12990.75059,
12990.7506,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898023,679898038,0.15,12990.7506,12990.75075,
12990.75076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898039,679898054,0.15,12990.75076,12990.75091,
12990.75092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898055,679898070,0.15,12990.75092,12990.75107,
12990.75108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898071,679898086,0.15,12990.75108,12990.75123,
12990.75124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898087,679898102,0.15,12990.75124,12990.75139,
12990.7514,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898103,679898118,0.15,12990.7514,12990.75155,
12990.75156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898119,679898134,0.15,12990.75156,12990.75171,
12990.75172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898135,679898150,0.15,12990.75172,12990.75187,
12990.75188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898151,679898166,0.15,12990.75188,12990.75203,
12990.75204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898167,679898182,0.15,12990.75204,12990.75219,
12990.7522,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898183,679898198,0.15,12990.7522,12990.75235,
12990.75236,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898199,679898214,0.15,12990.75236,12990.75251,
12990.75252,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898215,679898230,0.15,12990.75252,12990.75267,
12990.75268,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898231,679898246,0.15,12990.75268,12990.75283,
12990.75284,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898247,679898262,0.15,12990.75284,12990.75299,
12990.753,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898263,679898278,0.15,12990.753,12990.75315,
12990.75316,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898279,679898294,0.15,12990.75316,12990.75331,
12990.75332,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898295,679898310,0.15,12990.75332,12990.75347,
12990.75348,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898311,679898326,0.15,12990.75348,12990.75363,
12990.75364,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679898327,679898342,0.15,12990.75364,12990.75379,
12991.13683,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936646,679936661,0.15,12991.13683,12991.13698,
12991.13699,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936662,679936677,0.15,12991.13699,12991.13714,
12991.13715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936678,679936693,0.15,12991.13715,12991.1373,
12991.13731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936694,679936709,0.15,12991.13731,12991.13746,
12991.13747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936710,679936725,0.15,12991.13747,12991.13762,
12991.13763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936726,679936741,0.15,12991.13763,12991.13778,
12991.13779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936742,679936757,0.15,12991.13779,12991.13794,
12991.13795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936758,679936773,0.15,12991.13795,12991.1381,
12991.13811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936774,679936789,0.15,12991.13811,12991.13826,
12991.13827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936790,679936805,0.15,12991.13827,12991.13842,
12991.13843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936806,679936821,0.15,12991.13843,12991.13858,
12991.13859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936822,679936837,0.15,12991.13859,12991.13874,
12991.13875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936838,679936853,0.15,12991.13875,12991.1389,
12991.13891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936854,679936869,0.15,12991.13891,12991.13906,
12991.13907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936870,679936885,0.15,12991.13907,12991.13922,
12991.13923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936886,679936901,0.15,12991.13923,12991.13938,
12991.13939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936902,679936917,0.15,12991.13939,12991.13954,
12991.13955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936918,679936933,0.15,12991.13955,12991.1397,
12991.13971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936934,679936949,0.15,12991.13971,12991.13986,
12991.13987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936950,679936965,0.15,12991.13987,12991.14002,
12991.14003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936966,679936981,0.15,12991.14003,12991.14018,
12991.14019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936982,679936997,0.15,12991.14019,12991.14034,
12991.14035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679936998,679937013,0.15,12991.14035,12991.1405,
12991.14051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937014,679937029,0.15,12991.14051,12991.14066,
12991.14067,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937030,679937045,0.15,12991.14067,12991.14082,
12991.14083,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937046,679937061,0.15,12991.14083,12991.14098,
12991.14099,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937062,679937077,0.15,12991.14099,12991.14114,
12991.14115,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937078,679937093,0.15,12991.14115,12991.1413,
12991.14131,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937094,679937109,0.15,12991.14131,12991.14146,
12991.14147,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937110,679937125,0.15,12991.14147,12991.14162,
12991.14163,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937126,679937141,0.15,12991.14163,12991.14178,
12991.14179,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937142,679937157,0.15,12991.14179,12991.14194,
12991.14195,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937158,679937173,0.15,12991.14195,12991.1421,
12991.14211,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937174,679937189,0.15,12991.14211,12991.14226,
12991.14227,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937190,679937205,0.15,12991.14227,12991.14242,
12991.14243,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679937206,679937221,0.15,12991.14243,12991.14258,
12991.52562,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975525,679975540,0.15,12991.52562,12991.52577,
12991.52578,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975541,679975556,0.15,12991.52578,12991.52593,
12991.52594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975557,679975572,0.15,12991.52594,12991.52609,
12991.5261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975573,679975588,0.15,12991.5261,12991.52625,
12991.52626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975589,679975604,0.15,12991.52626,12991.52641,
12991.52642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975605,679975620,0.15,12991.52642,12991.52657,
12991.52658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975621,679975636,0.15,12991.52658,12991.52673,
12991.52674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975637,679975652,0.15,12991.52674,12991.52689,
12991.5269,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975653,679975668,0.15,12991.5269,12991.52705,
12991.52706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975669,679975684,0.15,12991.52706,12991.52721,
12991.52722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975685,679975700,0.15,12991.52722,12991.52737,
12991.52738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975701,679975716,0.15,12991.52738,12991.52753,
12991.52754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975717,679975732,0.15,12991.52754,12991.52769,
12991.5277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975733,679975748,0.15,12991.5277,12991.52785,
12991.52786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975749,679975764,0.15,12991.52786,12991.52801,
12991.52802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975765,679975780,0.15,12991.52802,12991.52817,
12991.52818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975781,679975796,0.15,12991.52818,12991.52833,
12991.52834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975797,679975812,0.15,12991.52834,12991.52849,
12991.5285,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975813,679975828,0.15,12991.5285,12991.52865,
12991.52866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975829,679975844,0.15,12991.52866,12991.52881,
12991.52882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975845,679975860,0.15,12991.52882,12991.52897,
12991.52898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975861,679975876,0.15,12991.52898,12991.52913,
12991.52914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975877,679975892,0.15,12991.52914,12991.52929,
12991.5293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975893,679975908,0.15,12991.5293,12991.52945,
12991.52946,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975909,679975924,0.15,12991.52946,12991.52961,
12991.52962,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975925,679975940,0.15,12991.52962,12991.52977,
12991.52978,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975941,679975956,0.15,12991.52978,12991.52993,
12991.52994,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975957,679975972,0.15,12991.52994,12991.53009,
12991.5301,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975973,679975988,0.15,12991.5301,12991.53025,
12991.53026,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679975989,679976004,0.15,12991.53026,12991.53041,
12991.53042,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679976005,679976020,0.15,12991.53042,12991.53057,
12991.53058,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679976021,679976036,0.15,12991.53058,12991.53073,
12991.53074,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679976037,679976052,0.15,12991.53074,12991.53089,
12991.5309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679976053,679976068,0.15,12991.5309,12991.53105,
12991.53106,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679976069,679976084,0.15,12991.53106,12991.53121,
12991.53122,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,679976085,679976100,0.15,12991.53122,12991.53137,
12991.91441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014404,680014419,0.15,12991.91441,12991.91456,
12991.91457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014420,680014435,0.15,12991.91457,12991.91472,
12991.91473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014436,680014451,0.15,12991.91473,12991.91488,
12991.91489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014452,680014467,0.15,12991.91489,12991.91504,
12991.91505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014468,680014483,0.15,12991.91505,12991.9152,
12991.91521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014484,680014499,0.15,12991.91521,12991.91536,
12991.91537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014500,680014515,0.15,12991.91537,12991.91552,
12991.91553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014516,680014531,0.15,12991.91553,12991.91568,
12991.91569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014532,680014547,0.15,12991.91569,12991.91584,
12991.91585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014548,680014563,0.15,12991.91585,12991.916,
12991.91601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014564,680014579,0.15,12991.91601,12991.91616,
12991.91617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014580,680014595,0.15,12991.91617,12991.91632,
12991.91633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014596,680014611,0.15,12991.91633,12991.91648,
12991.91649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014612,680014627,0.15,12991.91649,12991.91664,
12991.91665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014628,680014643,0.15,12991.91665,12991.9168,
12991.91681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014644,680014659,0.15,12991.91681,12991.91696,
12991.91697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014660,680014675,0.15,12991.91697,12991.91712,
12991.91713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014676,680014691,0.15,12991.91713,12991.91728,
12991.91729,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014692,680014707,0.15,12991.91729,12991.91744,
12991.91745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014708,680014723,0.15,12991.91745,12991.9176,
12991.91761,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014724,680014739,0.15,12991.91761,12991.91776,
12991.91777,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014740,680014755,0.15,12991.91777,12991.91792,
12991.91793,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014756,680014771,0.15,12991.91793,12991.91808,
12991.91809,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014772,680014787,0.15,12991.91809,12991.91824,
12991.91825,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014788,680014803,0.15,12991.91825,12991.9184,
12991.91841,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014804,680014819,0.15,12991.91841,12991.91856,
12991.91857,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014820,680014835,0.15,12991.91857,12991.91872,
12991.91873,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014836,680014851,0.15,12991.91873,12991.91888,
12991.91889,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014852,680014867,0.15,12991.91889,12991.91904,
12991.91905,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014868,680014883,0.15,12991.91905,12991.9192,
12991.91921,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014884,680014899,0.15,12991.91921,12991.91936,
12991.91937,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014900,680014915,0.15,12991.91937,12991.91952,
12991.91953,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014916,680014931,0.15,12991.91953,12991.91968,
12991.91969,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014932,680014947,0.15,12991.91969,12991.91984,
12991.91985,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014948,680014963,0.15,12991.91985,12991.92,
12991.92001,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680014964,680014979,0.15,12991.92001,12991.92016,
12992.3032,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053283,680053298,0.15,12992.3032,12992.30335,
12992.30336,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053299,680053314,0.15,12992.30336,12992.30351,
12992.30352,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053315,680053330,0.15,12992.30352,12992.30367,
12992.30368,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053331,680053346,0.15,12992.30368,12992.30383,
12992.30384,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053347,680053362,0.15,12992.30384,12992.30399,
12992.304,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053363,680053378,0.15,12992.304,12992.30415,
12992.30416,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053379,680053394,0.15,12992.30416,12992.30431,
12992.30432,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053395,680053410,0.15,12992.30432,12992.30447,
12992.30448,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053411,680053426,0.15,12992.30448,12992.30463,
12992.30464,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053427,680053442,0.15,12992.30464,12992.30479,
12992.3048,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053443,680053458,0.15,12992.3048,12992.30495,
12992.30496,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053459,680053474,0.15,12992.30496,12992.30511,
12992.30512,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053475,680053490,0.15,12992.30512,12992.30527,
12992.30528,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053491,680053506,0.15,12992.30528,12992.30543,
12992.30544,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053507,680053522,0.15,12992.30544,12992.30559,
12992.3056,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053523,680053538,0.15,12992.3056,12992.30575,
12992.30576,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053539,680053554,0.15,12992.30576,12992.30591,
12992.30592,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053555,680053570,0.15,12992.30592,12992.30607,
12992.30608,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053571,680053586,0.15,12992.30608,12992.30623,
12992.30624,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053587,680053602,0.15,12992.30624,12992.30639,
12992.3064,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053603,680053618,0.15,12992.3064,12992.30655,
12992.30656,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053619,680053634,0.15,12992.30656,12992.30671,
12992.30672,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053635,680053650,0.15,12992.30672,12992.30687,
12992.30688,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053651,680053666,0.15,12992.30688,12992.30703,
12992.30704,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053667,680053682,0.15,12992.30704,12992.30719,
12992.3072,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053683,680053698,0.15,12992.3072,12992.30735,
12992.30736,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053699,680053714,0.15,12992.30736,12992.30751,
12992.30752,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053715,680053730,0.15,12992.30752,12992.30767,
12992.30768,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053731,680053746,0.15,12992.30768,12992.30783,
12992.30784,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053747,680053762,0.15,12992.30784,12992.30799,
12992.308,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053763,680053778,0.15,12992.308,12992.30815,
12992.30816,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053779,680053794,0.15,12992.30816,12992.30831,
12992.30832,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053795,680053810,0.15,12992.30832,12992.30847,
12992.30848,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053811,680053826,0.15,12992.30848,12992.30863,
12992.30864,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053827,680053842,0.15,12992.30864,12992.30879,
12992.3088,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680053843,680053858,0.15,12992.3088,12992.30895,
12992.69199,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092162,680092177,0.15,12992.69199,12992.69214,
12992.69215,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092178,680092193,0.15,12992.69215,12992.6923,
12992.69231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092194,680092209,0.15,12992.69231,12992.69246,
12992.69247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092210,680092225,0.15,12992.69247,12992.69262,
12992.69263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092226,680092241,0.15,12992.69263,12992.69278,
12992.69279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092242,680092257,0.15,12992.69279,12992.69294,
12992.69295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092258,680092273,0.15,12992.69295,12992.6931,
12992.69311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092274,680092289,0.15,12992.69311,12992.69326,
12992.69327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092290,680092305,0.15,12992.69327,12992.69342,
12992.69343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092306,680092321,0.15,12992.69343,12992.69358,
12992.69359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092322,680092337,0.15,12992.69359,12992.69374,
12992.69375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092338,680092353,0.15,12992.69375,12992.6939,
12992.69391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092354,680092369,0.15,12992.69391,12992.69406,
12992.69407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092370,680092385,0.15,12992.69407,12992.69422,
12992.69423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092386,680092401,0.15,12992.69423,12992.69438,
12992.69439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092402,680092417,0.15,12992.69439,12992.69454,
12992.69455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092418,680092433,0.15,12992.69455,12992.6947,
12992.69471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092434,680092449,0.15,12992.69471,12992.69486,
12992.69487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092450,680092465,0.15,12992.69487,12992.69502,
12992.69503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092466,680092481,0.15,12992.69503,12992.69518,
12992.69519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092482,680092497,0.15,12992.69519,12992.69534,
12992.69535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092498,680092513,0.15,12992.69535,12992.6955,
12992.69551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092514,680092529,0.15,12992.69551,12992.69566,
12992.69567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092530,680092545,0.15,12992.69567,12992.69582,
12992.69583,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092546,680092561,0.15,12992.69583,12992.69598,
12992.69599,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092562,680092577,0.15,12992.69599,12992.69614,
12992.69615,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092578,680092593,0.15,12992.69615,12992.6963,
12992.69631,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092594,680092609,0.15,12992.69631,12992.69646,
12992.69647,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092610,680092625,0.15,12992.69647,12992.69662,
12992.69663,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092626,680092641,0.15,12992.69663,12992.69678,
12992.69679,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092642,680092657,0.15,12992.69679,12992.69694,
12992.69695,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092658,680092673,0.15,12992.69695,12992.6971,
12992.69711,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092674,680092689,0.15,12992.69711,12992.69726,
12992.69727,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092690,680092705,0.15,12992.69727,12992.69742,
12992.69743,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092706,680092721,0.15,12992.69743,12992.69758,
12992.69759,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680092722,680092737,0.15,12992.69759,12992.69774,
12993.08078,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131041,680131056,0.15,12993.08078,12993.08093,
12993.08094,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131057,680131072,0.15,12993.08094,12993.08109,
12993.0811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131073,680131088,0.15,12993.0811,12993.08125,
12993.08126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131089,680131104,0.15,12993.08126,12993.08141,
12993.08142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131105,680131120,0.15,12993.08142,12993.08157,
12993.08158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131121,680131136,0.15,12993.08158,12993.08173,
12993.08174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131137,680131152,0.15,12993.08174,12993.08189,
12993.0819,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131153,680131168,0.15,12993.0819,12993.08205,
12993.08206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131169,680131184,0.15,12993.08206,12993.08221,
12993.08222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131185,680131200,0.15,12993.08222,12993.08237,
12993.08238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131201,680131216,0.15,12993.08238,12993.08253,
12993.08254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131217,680131232,0.15,12993.08254,12993.08269,
12993.0827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131233,680131248,0.15,12993.0827,12993.08285,
12993.08286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131249,680131264,0.15,12993.08286,12993.08301,
12993.08302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131265,680131280,0.15,12993.08302,12993.08317,
12993.08318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131281,680131296,0.15,12993.08318,12993.08333,
12993.08334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131297,680131312,0.15,12993.08334,12993.08349,
12993.0835,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131313,680131328,0.15,12993.0835,12993.08365,
12993.08366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131329,680131344,0.15,12993.08366,12993.08381,
12993.08382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131345,680131360,0.15,12993.08382,12993.08397,
12993.08398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131361,680131376,0.15,12993.08398,12993.08413,
12993.08414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131377,680131392,0.15,12993.08414,12993.08429,
12993.0843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131393,680131408,0.15,12993.0843,12993.08445,
12993.08446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131409,680131424,0.15,12993.08446,12993.08461,
12993.08462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131425,680131440,0.15,12993.08462,12993.08477,
12993.08478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131441,680131456,0.15,12993.08478,12993.08493,
12993.08494,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131457,680131472,0.15,12993.08494,12993.08509,
12993.0851,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131473,680131488,0.15,12993.0851,12993.08525,
12993.08526,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131489,680131504,0.15,12993.08526,12993.08541,
12993.08542,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131505,680131520,0.15,12993.08542,12993.08557,
12993.08558,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131521,680131536,0.15,12993.08558,12993.08573,
12993.08574,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131537,680131552,0.15,12993.08574,12993.08589,
12993.0859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131553,680131568,0.15,12993.0859,12993.08605,
12993.08606,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131569,680131584,0.15,12993.08606,12993.08621,
12993.08622,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131585,680131600,0.15,12993.08622,12993.08637,
12993.08638,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680131601,680131616,0.15,12993.08638,12993.08653,
12993.46957,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680169920,680169935,0.15,12993.46957,12993.46972,
12993.46973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680169936,680169951,0.15,12993.46973,12993.46988,
12993.46989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680169952,680169967,0.15,12993.46989,12993.47004,
12993.47005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680169968,680169983,0.15,12993.47005,12993.4702,
12993.47021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680169984,680169999,0.15,12993.47021,12993.47036,
12993.47037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170000,680170015,0.15,12993.47037,12993.47052,
12993.47053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170016,680170031,0.15,12993.47053,12993.47068,
12993.47069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170032,680170047,0.15,12993.47069,12993.47084,
12993.47085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170048,680170063,0.15,12993.47085,12993.471,
12993.47101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170064,680170079,0.15,12993.47101,12993.47116,
12993.47117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170080,680170095,0.15,12993.47117,12993.47132,
12993.47133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170096,680170111,0.15,12993.47133,12993.47148,
12993.47149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170112,680170127,0.15,12993.47149,12993.47164,
12993.47165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170128,680170143,0.15,12993.47165,12993.4718,
12993.47181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170144,680170159,0.15,12993.47181,12993.47196,
12993.47197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170160,680170175,0.15,12993.47197,12993.47212,
12993.47213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170176,680170191,0.15,12993.47213,12993.47228,
12993.47229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170192,680170207,0.15,12993.47229,12993.47244,
12993.47245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170208,680170223,0.15,12993.47245,12993.4726,
12993.47261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170224,680170239,0.15,12993.47261,12993.47276,
12993.47277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170240,680170255,0.15,12993.47277,12993.47292,
12993.47293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170256,680170271,0.15,12993.47293,12993.47308,
12993.47309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170272,680170287,0.15,12993.47309,12993.47324,
12993.47325,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170288,680170303,0.15,12993.47325,12993.4734,
12993.47341,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170304,680170319,0.15,12993.47341,12993.47356,
12993.47357,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170320,680170335,0.15,12993.47357,12993.47372,
12993.47373,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170336,680170351,0.15,12993.47373,12993.47388,
12993.47389,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170352,680170367,0.15,12993.47389,12993.47404,
12993.47405,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170368,680170383,0.15,12993.47405,12993.4742,
12993.47421,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170384,680170399,0.15,12993.47421,12993.47436,
12993.47437,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170400,680170415,0.15,12993.47437,12993.47452,
12993.47453,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170416,680170431,0.15,12993.47453,12993.47468,
12993.47469,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170432,680170447,0.15,12993.47469,12993.47484,
12993.47485,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170448,680170463,0.15,12993.47485,12993.475,
12993.47501,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170464,680170479,0.15,12993.47501,12993.47516,
12993.47517,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680170480,680170495,0.15,12993.47517,12993.47532,
12993.85836,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208799,680208814,0.15,12993.85836,12993.85851,
12993.85852,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208815,680208830,0.15,12993.85852,12993.85867,
12993.85868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208831,680208846,0.15,12993.85868,12993.85883,
12993.85884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208847,680208862,0.15,12993.85884,12993.85899,
12993.859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208863,680208878,0.15,12993.859,12993.85915,
12993.85916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208879,680208894,0.15,12993.85916,12993.85931,
12993.85932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208895,680208910,0.15,12993.85932,12993.85947,
12993.85948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208911,680208926,0.15,12993.85948,12993.85963,
12993.85964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208927,680208942,0.15,12993.85964,12993.85979,
12993.8598,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208943,680208958,0.15,12993.8598,12993.85995,
12993.85996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208959,680208974,0.15,12993.85996,12993.86011,
12993.86012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208975,680208990,0.15,12993.86012,12993.86027,
12993.86028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680208991,680209006,0.15,12993.86028,12993.86043,
12993.86044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209007,680209022,0.15,12993.86044,12993.86059,
12993.8606,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209023,680209038,0.15,12993.8606,12993.86075,
12993.86076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209039,680209054,0.15,12993.86076,12993.86091,
12993.86092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209055,680209070,0.15,12993.86092,12993.86107,
12993.86108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209071,680209086,0.15,12993.86108,12993.86123,
12993.86124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209087,680209102,0.15,12993.86124,12993.86139,
12993.8614,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209103,680209118,0.15,12993.8614,12993.86155,
12993.86156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209119,680209134,0.15,12993.86156,12993.86171,
12993.86172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209135,680209150,0.15,12993.86172,12993.86187,
12993.86188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209151,680209166,0.15,12993.86188,12993.86203,
12993.86204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209167,680209182,0.15,12993.86204,12993.86219,
12993.8622,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209183,680209198,0.15,12993.8622,12993.86235,
12993.86236,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209199,680209214,0.15,12993.86236,12993.86251,
12993.86252,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209215,680209230,0.15,12993.86252,12993.86267,
12993.86268,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209231,680209246,0.15,12993.86268,12993.86283,
12993.86284,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209247,680209262,0.15,12993.86284,12993.86299,
12993.863,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209263,680209278,0.15,12993.863,12993.86315,
12993.86316,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209279,680209294,0.15,12993.86316,12993.86331,
12993.86332,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209295,680209310,0.15,12993.86332,12993.86347,
12993.86348,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209311,680209326,0.15,12993.86348,12993.86363,
12993.86364,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209327,680209342,0.15,12993.86364,12993.86379,
12993.8638,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209343,680209358,0.15,12993.8638,12993.86395,
12993.86396,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680209359,680209374,0.15,12993.86396,12993.86411,
12994.24715,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247678,680247693,0.15,12994.24715,12994.2473,
12994.24731,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247694,680247709,0.15,12994.24731,12994.24746,
12994.24747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247710,680247725,0.15,12994.24747,12994.24762,
12994.24763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247726,680247741,0.15,12994.24763,12994.24778,
12994.24779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247742,680247757,0.15,12994.24779,12994.24794,
12994.24795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247758,680247773,0.15,12994.24795,12994.2481,
12994.24811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247774,680247789,0.15,12994.24811,12994.24826,
12994.24827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247790,680247805,0.15,12994.24827,12994.24842,
12994.24843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247806,680247821,0.15,12994.24843,12994.24858,
12994.24859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247822,680247837,0.15,12994.24859,12994.24874,
12994.24875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247838,680247853,0.15,12994.24875,12994.2489,
12994.24891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247854,680247869,0.15,12994.24891,12994.24906,
12994.24907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247870,680247885,0.15,12994.24907,12994.24922,
12994.24923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247886,680247901,0.15,12994.24923,12994.24938,
12994.24939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247902,680247917,0.15,12994.24939,12994.24954,
12994.24955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247918,680247933,0.15,12994.24955,12994.2497,
12994.24971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247934,680247949,0.15,12994.24971,12994.24986,
12994.24987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247950,680247965,0.15,12994.24987,12994.25002,
12994.25003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247966,680247981,0.15,12994.25003,12994.25018,
12994.25019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247982,680247997,0.15,12994.25019,12994.25034,
12994.25035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680247998,680248013,0.15,12994.25035,12994.2505,
12994.25051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248014,680248029,0.15,12994.25051,12994.25066,
12994.25067,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248030,680248045,0.15,12994.25067,12994.25082,
12994.25083,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248046,680248061,0.15,12994.25083,12994.25098,
12994.25099,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248062,680248077,0.15,12994.25099,12994.25114,
12994.25115,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248078,680248093,0.15,12994.25115,12994.2513,
12994.25131,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248094,680248109,0.15,12994.25131,12994.25146,
12994.25147,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248110,680248125,0.15,12994.25147,12994.25162,
12994.25163,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248126,680248141,0.15,12994.25163,12994.25178,
12994.25179,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248142,680248157,0.15,12994.25179,12994.25194,
12994.25195,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248158,680248173,0.15,12994.25195,12994.2521,
12994.25211,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248174,680248189,0.15,12994.25211,12994.25226,
12994.25227,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248190,680248205,0.15,12994.25227,12994.25242,
12994.25243,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248206,680248221,0.15,12994.25243,12994.25258,
12994.25259,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248222,680248237,0.15,12994.25259,12994.25274,
12994.25275,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680248238,680248253,0.15,12994.25275,12994.2529,
12994.63594,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286557,680286572,0.15,12994.63594,12994.63609,
12994.6361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286573,680286588,0.15,12994.6361,12994.63625,
12994.63626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286589,680286604,0.15,12994.63626,12994.63641,
12994.63642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286605,680286620,0.15,12994.63642,12994.63657,
12994.63658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286621,680286636,0.15,12994.63658,12994.63673,
12994.63674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286637,680286652,0.15,12994.63674,12994.63689,
12994.6369,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286653,680286668,0.15,12994.6369,12994.63705,
12994.63706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286669,680286684,0.15,12994.63706,12994.63721,
12994.63722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286685,680286700,0.15,12994.63722,12994.63737,
12994.63738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286701,680286716,0.15,12994.63738,12994.63753,
12994.63754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286717,680286732,0.15,12994.63754,12994.63769,
12994.6377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286733,680286748,0.15,12994.6377,12994.63785,
12994.63786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286749,680286764,0.15,12994.63786,12994.63801,
12994.63802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286765,680286780,0.15,12994.63802,12994.63817,
12994.63818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286781,680286796,0.15,12994.63818,12994.63833,
12994.63834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286797,680286812,0.15,12994.63834,12994.63849,
12994.6385,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286813,680286828,0.15,12994.6385,12994.63865,
12994.63866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286829,680286844,0.15,12994.63866,12994.63881,
12994.63882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286845,680286860,0.15,12994.63882,12994.63897,
12994.63898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286861,680286876,0.15,12994.63898,12994.63913,
12994.63914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286877,680286892,0.15,12994.63914,12994.63929,
12994.6393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286893,680286908,0.15,12994.6393,12994.63945,
12994.63946,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286909,680286924,0.15,12994.63946,12994.63961,
12994.63962,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286925,680286940,0.15,12994.63962,12994.63977,
12994.63978,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286941,680286956,0.15,12994.63978,12994.63993,
12994.63994,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286957,680286972,0.15,12994.63994,12994.64009,
12994.6401,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286973,680286988,0.15,12994.6401,12994.64025,
12994.64026,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680286989,680287004,0.15,12994.64026,12994.64041,
12994.64042,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680287005,680287020,0.15,12994.64042,12994.64057,
12994.64058,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680287021,680287036,0.15,12994.64058,12994.64073,
12994.64074,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680287037,680287052,0.15,12994.64074,12994.64089,
12994.6409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680287053,680287068,0.15,12994.6409,12994.64105,
12994.64106,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680287069,680287084,0.15,12994.64106,12994.64121,
12994.64122,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680287085,680287100,0.15,12994.64122,12994.64137,
12994.64138,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680287101,680287116,0.15,12994.64138,12994.64153,
12994.64154,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680287117,680287132,0.15,12994.64154,12994.64169,
12995.02473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325436,680325451,0.15,12995.02473,12995.02488,
12995.02489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325452,680325467,0.15,12995.02489,12995.02504,
12995.02505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325468,680325483,0.15,12995.02505,12995.0252,
12995.02521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325484,680325499,0.15,12995.02521,12995.02536,
12995.02537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325500,680325515,0.15,12995.02537,12995.02552,
12995.02553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325516,680325531,0.15,12995.02553,12995.02568,
12995.02569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325532,680325547,0.15,12995.02569,12995.02584,
12995.02585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325548,680325563,0.15,12995.02585,12995.026,
12995.02601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325564,680325579,0.15,12995.02601,12995.02616,
12995.02617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325580,680325595,0.15,12995.02617,12995.02632,
12995.02633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325596,680325611,0.15,12995.02633,12995.02648,
12995.02649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325612,680325627,0.15,12995.02649,12995.02664,
12995.02665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325628,680325643,0.15,12995.02665,12995.0268,
12995.02681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325644,680325659,0.15,12995.02681,12995.02696,
12995.02697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325660,680325675,0.15,12995.02697,12995.02712,
12995.02713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325676,680325691,0.15,12995.02713,12995.02728,
12995.02729,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325692,680325707,0.15,12995.02729,12995.02744,
12995.02745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325708,680325723,0.15,12995.02745,12995.0276,
12995.02761,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325724,680325739,0.15,12995.02761,12995.02776,
12995.02777,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325740,680325755,0.15,12995.02777,12995.02792,
12995.02793,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325756,680325771,0.15,12995.02793,12995.02808,
12995.02809,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325772,680325787,0.15,12995.02809,12995.02824,
12995.02825,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325788,680325803,0.15,12995.02825,12995.0284,
12995.02841,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325804,680325819,0.15,12995.02841,12995.02856,
12995.02857,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325820,680325835,0.15,12995.02857,12995.02872,
12995.02873,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325836,680325851,0.15,12995.02873,12995.02888,
12995.02889,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325852,680325867,0.15,12995.02889,12995.02904,
12995.02905,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325868,680325883,0.15,12995.02905,12995.0292,
12995.02921,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325884,680325899,0.15,12995.02921,12995.02936,
12995.02937,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325900,680325915,0.15,12995.02937,12995.02952,
12995.02953,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325916,680325931,0.15,12995.02953,12995.02968,
12995.02969,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325932,680325947,0.15,12995.02969,12995.02984,
12995.02985,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325948,680325963,0.15,12995.02985,12995.03,
12995.03001,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325964,680325979,0.15,12995.03001,12995.03016,
12995.03017,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325980,680325995,0.15,12995.03017,12995.03032,
12995.03033,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680325996,680326011,0.15,12995.03033,12995.03048,
12995.41361,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364324,680364339,0.15,12995.41361,12995.41376,
12995.41377,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364340,680364355,0.15,12995.41377,12995.41392,
12995.41393,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364356,680364371,0.15,12995.41393,12995.41408,
12995.41409,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364372,680364387,0.15,12995.41409,12995.41424,
12995.41425,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364388,680364403,0.15,12995.41425,12995.4144,
12995.41441,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364404,680364419,0.15,12995.41441,12995.41456,
12995.41457,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364420,680364435,0.15,12995.41457,12995.41472,
12995.41473,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364436,680364451,0.15,12995.41473,12995.41488,
12995.41489,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364452,680364467,0.15,12995.41489,12995.41504,
12995.41505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364468,680364483,0.15,12995.41505,12995.4152,
12995.41521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364484,680364499,0.15,12995.41521,12995.41536,
12995.41537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364500,680364515,0.15,12995.41537,12995.41552,
12995.41553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364516,680364531,0.15,12995.41553,12995.41568,
12995.41569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364532,680364547,0.15,12995.41569,12995.41584,
12995.41585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364548,680364563,0.15,12995.41585,12995.416,
12995.41601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364564,680364579,0.15,12995.41601,12995.41616,
12995.41617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364580,680364595,0.15,12995.41617,12995.41632,
12995.41633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364596,680364611,0.15,12995.41633,12995.41648,
12995.41649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364612,680364627,0.15,12995.41649,12995.41664,
12995.41665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364628,680364643,0.15,12995.41665,12995.4168,
12995.41681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364644,680364659,0.15,12995.41681,12995.41696,
12995.41697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364660,680364675,0.15,12995.41697,12995.41712,
12995.41713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364676,680364691,0.15,12995.41713,12995.41728,
12995.41729,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364692,680364707,0.15,12995.41729,12995.41744,
12995.41745,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364708,680364723,0.15,12995.41745,12995.4176,
12995.41761,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364724,680364739,0.15,12995.41761,12995.41776,
12995.41777,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364740,680364755,0.15,12995.41777,12995.41792,
12995.41793,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364756,680364771,0.15,12995.41793,12995.41808,
12995.41809,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364772,680364787,0.15,12995.41809,12995.41824,
12995.41825,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364788,680364803,0.15,12995.41825,12995.4184,
12995.41841,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364804,680364819,0.15,12995.41841,12995.41856,
12995.41857,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364820,680364835,0.15,12995.41857,12995.41872,
12995.41873,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364836,680364851,0.15,12995.41873,12995.41888,
12995.41889,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364852,680364867,0.15,12995.41889,12995.41904,
12995.41905,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364868,680364883,0.15,12995.41905,12995.4192,
12995.41921,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680364884,680364899,0.15,12995.41921,12995.41936,
12995.80231,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403194,680403209,0.15,12995.80231,12995.80246,
12995.80247,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403210,680403225,0.15,12995.80247,12995.80262,
12995.80263,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403226,680403241,0.15,12995.80263,12995.80278,
12995.80279,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403242,680403257,0.15,12995.80279,12995.80294,
12995.80295,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403258,680403273,0.15,12995.80295,12995.8031,
12995.80311,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403274,680403289,0.15,12995.80311,12995.80326,
12995.80327,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403290,680403305,0.15,12995.80327,12995.80342,
12995.80343,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403306,680403321,0.15,12995.80343,12995.80358,
12995.80359,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403322,680403337,0.15,12995.80359,12995.80374,
12995.80375,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403338,680403353,0.15,12995.80375,12995.8039,
12995.80391,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403354,680403369,0.15,12995.80391,12995.80406,
12995.80407,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403370,680403385,0.15,12995.80407,12995.80422,
12995.80423,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403386,680403401,0.15,12995.80423,12995.80438,
12995.80439,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403402,680403417,0.15,12995.80439,12995.80454,
12995.80455,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403418,680403433,0.15,12995.80455,12995.8047,
12995.80471,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403434,680403449,0.15,12995.80471,12995.80486,
12995.80487,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403450,680403465,0.15,12995.80487,12995.80502,
12995.80503,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403466,680403481,0.15,12995.80503,12995.80518,
12995.80519,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403482,680403497,0.15,12995.80519,12995.80534,
12995.80535,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403498,680403513,0.15,12995.80535,12995.8055,
12995.80551,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403514,680403529,0.15,12995.80551,12995.80566,
12995.80567,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403530,680403545,0.15,12995.80567,12995.80582,
12995.80583,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403546,680403561,0.15,12995.80583,12995.80598,
12995.80599,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403562,680403577,0.15,12995.80599,12995.80614,
12995.80615,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403578,680403593,0.15,12995.80615,12995.8063,
12995.80631,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403594,680403609,0.15,12995.80631,12995.80646,
12995.80647,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403610,680403625,0.15,12995.80647,12995.80662,
12995.80663,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403626,680403641,0.15,12995.80663,12995.80678,
12995.80679,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403642,680403657,0.15,12995.80679,12995.80694,
12995.80695,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403658,680403673,0.15,12995.80695,12995.8071,
12995.80711,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403674,680403689,0.15,12995.80711,12995.80726,
12995.80727,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403690,680403705,0.15,12995.80727,12995.80742,
12995.80743,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403706,680403721,0.15,12995.80743,12995.80758,
12995.80759,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403722,680403737,0.15,12995.80759,12995.80774,
12995.80775,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403738,680403753,0.15,12995.80775,12995.8079,
12995.80791,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680403754,680403769,0.15,12995.80791,12995.80806,
12996.1911,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442073,680442088,0.15,12996.1911,12996.19125,
12996.19126,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442089,680442104,0.15,12996.19126,12996.19141,
12996.19142,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442105,680442120,0.15,12996.19142,12996.19157,
12996.19158,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442121,680442136,0.15,12996.19158,12996.19173,
12996.19174,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442137,680442152,0.15,12996.19174,12996.19189,
12996.1919,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442153,680442168,0.15,12996.1919,12996.19205,
12996.19206,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442169,680442184,0.15,12996.19206,12996.19221,
12996.19222,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442185,680442200,0.15,12996.19222,12996.19237,
12996.19238,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442201,680442216,0.15,12996.19238,12996.19253,
12996.19254,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442217,680442232,0.15,12996.19254,12996.19269,
12996.1927,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442233,680442248,0.15,12996.1927,12996.19285,
12996.19286,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442249,680442264,0.15,12996.19286,12996.19301,
12996.19302,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442265,680442280,0.15,12996.19302,12996.19317,
12996.19318,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442281,680442296,0.15,12996.19318,12996.19333,
12996.19334,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442297,680442312,0.15,12996.19334,12996.19349,
12996.1935,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442313,680442328,0.15,12996.1935,12996.19365,
12996.19366,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442329,680442344,0.15,12996.19366,12996.19381,
12996.19382,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442345,680442360,0.15,12996.19382,12996.19397,
12996.19398,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442361,680442376,0.15,12996.19398,12996.19413,
12996.19414,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442377,680442392,0.15,12996.19414,12996.19429,
12996.1943,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442393,680442408,0.15,12996.1943,12996.19445,
12996.19446,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442409,680442424,0.15,12996.19446,12996.19461,
12996.19462,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442425,680442440,0.15,12996.19462,12996.19477,
12996.19478,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442441,680442456,0.15,12996.19478,12996.19493,
12996.19494,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442457,680442472,0.15,12996.19494,12996.19509,
12996.1951,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442473,680442488,0.15,12996.1951,12996.19525,
12996.19526,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442489,680442504,0.15,12996.19526,12996.19541,
12996.19542,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442505,680442520,0.15,12996.19542,12996.19557,
12996.19558,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442521,680442536,0.15,12996.19558,12996.19573,
12996.19574,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442537,680442552,0.15,12996.19574,12996.19589,
12996.1959,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442553,680442568,0.15,12996.1959,12996.19605,
12996.19606,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442569,680442584,0.15,12996.19606,12996.19621,
12996.19622,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442585,680442600,0.15,12996.19622,12996.19637,
12996.19638,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442601,680442616,0.15,12996.19638,12996.19653,
12996.19654,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442617,680442632,0.15,12996.19654,12996.19669,
12996.1967,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680442633,680442648,0.15,12996.1967,12996.19685,
12996.57989,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680480952,680480967,0.15,12996.57989,12996.58004,
12996.58005,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680480968,680480983,0.15,12996.58005,12996.5802,
12996.58021,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680480984,680480999,0.15,12996.58021,12996.58036,
12996.58037,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481000,680481015,0.15,12996.58037,12996.58052,
12996.58053,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481016,680481031,0.15,12996.58053,12996.58068,
12996.58069,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481032,680481047,0.15,12996.58069,12996.58084,
12996.58085,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481048,680481063,0.15,12996.58085,12996.581,
12996.58101,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481064,680481079,0.15,12996.58101,12996.58116,
12996.58117,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481080,680481095,0.15,12996.58117,12996.58132,
12996.58133,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481096,680481111,0.15,12996.58133,12996.58148,
12996.58149,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481112,680481127,0.15,12996.58149,12996.58164,
12996.58165,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481128,680481143,0.15,12996.58165,12996.5818,
12996.58181,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481144,680481159,0.15,12996.58181,12996.58196,
12996.58197,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481160,680481175,0.15,12996.58197,12996.58212,
12996.58213,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481176,680481191,0.15,12996.58213,12996.58228,
12996.58229,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481192,680481207,0.15,12996.58229,12996.58244,
12996.58245,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481208,680481223,0.15,12996.58245,12996.5826,
12996.58261,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481224,680481239,0.15,12996.58261,12996.58276,
12996.58277,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481240,680481255,0.15,12996.58277,12996.58292,
12996.58293,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481256,680481271,0.15,12996.58293,12996.58308,
12996.58309,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481272,680481287,0.15,12996.58309,12996.58324,
12996.58325,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481288,680481303,0.15,12996.58325,12996.5834,
12996.58341,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481304,680481319,0.15,12996.58341,12996.58356,
12996.58357,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481320,680481335,0.15,12996.58357,12996.58372,
12996.58373,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481336,680481351,0.15,12996.58373,12996.58388,
12996.58389,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481352,680481367,0.15,12996.58389,12996.58404,
12996.58405,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481368,680481383,0.15,12996.58405,12996.5842,
12996.58421,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481384,680481399,0.15,12996.58421,12996.58436,
12996.58437,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481400,680481415,0.15,12996.58437,12996.58452,
12996.58453,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481416,680481431,0.15,12996.58453,12996.58468,
12996.58469,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481432,680481447,0.15,12996.58469,12996.58484,
12996.58485,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481448,680481463,0.15,12996.58485,12996.585,
12996.58501,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481464,680481479,0.15,12996.58501,12996.58516,
12996.58517,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481480,680481495,0.15,12996.58517,12996.58532,
12996.58533,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481496,680481511,0.15,12996.58533,12996.58548,
12996.58549,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680481512,680481527,0.15,12996.58549,12996.58564,
12996.96868,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519831,680519846,0.15,12996.96868,12996.96883,
12996.96884,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519847,680519862,0.15,12996.96884,12996.96899,
12996.969,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519863,680519878,0.15,12996.969,12996.96915,
12996.96916,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519879,680519894,0.15,12996.96916,12996.96931,
12996.96932,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519895,680519910,0.15,12996.96932,12996.96947,
12996.96948,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519911,680519926,0.15,12996.96948,12996.96963,
12996.96964,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519927,680519942,0.15,12996.96964,12996.96979,
12996.9698,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519943,680519958,0.15,12996.9698,12996.96995,
12996.96996,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519959,680519974,0.15,12996.96996,12996.97011,
12996.97012,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519975,680519990,0.15,12996.97012,12996.97027,
12996.97028,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680519991,680520006,0.15,12996.97028,12996.97043,
12996.97044,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520007,680520022,0.15,12996.97044,12996.97059,
12996.9706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520023,680520038,0.15,12996.9706,12996.97075,
12996.97076,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520039,680520054,0.15,12996.97076,12996.97091,
12996.97092,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520055,680520070,0.15,12996.97092,12996.97107,
12996.97108,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520071,680520086,0.15,12996.97108,12996.97123,
12996.97124,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520087,680520102,0.15,12996.97124,12996.97139,
12996.9714,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520103,680520118,0.15,12996.9714,12996.97155,
12996.97156,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520119,680520134,0.15,12996.97156,12996.97171,
12996.97172,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520135,680520150,0.15,12996.97172,12996.97187,
12996.97188,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520151,680520166,0.15,12996.97188,12996.97203,
12996.97204,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520167,680520182,0.15,12996.97204,12996.97219,
12996.9722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520183,680520198,0.15,12996.9722,12996.97235,
12996.97236,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520199,680520214,0.15,12996.97236,12996.97251,
12996.97252,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520215,680520230,0.15,12996.97252,12996.97267,
12996.97268,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520231,680520246,0.15,12996.97268,12996.97283,
12996.97284,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520247,680520262,0.15,12996.97284,12996.97299,
12996.973,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520263,680520278,0.15,12996.973,12996.97315,
12996.97316,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520279,680520294,0.15,12996.97316,12996.97331,
12996.97332,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520295,680520310,0.15,12996.97332,12996.97347,
12996.97348,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520311,680520326,0.15,12996.97348,12996.97363,
12996.97364,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520327,680520342,0.15,12996.97364,12996.97379,
12996.9738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520343,680520358,0.15,12996.9738,12996.97395,
12996.97396,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520359,680520374,0.15,12996.97396,12996.97411,
12996.97412,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520375,680520390,0.15,12996.97412,12996.97427,
12996.97428,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680520391,680520406,0.15,12996.97428,12996.97443,
12997.35747,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558710,680558725,0.15,12997.35747,12997.35762,
12997.35763,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558726,680558741,0.15,12997.35763,12997.35778,
12997.35779,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558742,680558757,0.15,12997.35779,12997.35794,
12997.35795,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558758,680558773,0.15,12997.35795,12997.3581,
12997.35811,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558774,680558789,0.15,12997.35811,12997.35826,
12997.35827,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558790,680558805,0.15,12997.35827,12997.35842,
12997.35843,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558806,680558821,0.15,12997.35843,12997.35858,
12997.35859,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558822,680558837,0.15,12997.35859,12997.35874,
12997.35875,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558838,680558853,0.15,12997.35875,12997.3589,
12997.35891,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558854,680558869,0.15,12997.35891,12997.35906,
12997.35907,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558870,680558885,0.15,12997.35907,12997.35922,
12997.35923,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558886,680558901,0.15,12997.35923,12997.35938,
12997.35939,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558902,680558917,0.15,12997.35939,12997.35954,
12997.35955,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558918,680558933,0.15,12997.35955,12997.3597,
12997.35971,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558934,680558949,0.15,12997.35971,12997.35986,
12997.35987,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558950,680558965,0.15,12997.35987,12997.36002,
12997.36003,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558966,680558981,0.15,12997.36003,12997.36018,
12997.36019,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558982,680558997,0.15,12997.36019,12997.36034,
12997.36035,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680558998,680559013,0.15,12997.36035,12997.3605,
12997.36051,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559014,680559029,0.15,12997.36051,12997.36066,
12997.36067,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559030,680559045,0.15,12997.36067,12997.36082,
12997.36083,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559046,680559061,0.15,12997.36083,12997.36098,
12997.36099,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559062,680559077,0.15,12997.36099,12997.36114,
12997.36115,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559078,680559093,0.15,12997.36115,12997.3613,
12997.36131,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559094,680559109,0.15,12997.36131,12997.36146,
12997.36147,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559110,680559125,0.15,12997.36147,12997.36162,
12997.36163,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559126,680559141,0.15,12997.36163,12997.36178,
12997.36179,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559142,680559157,0.15,12997.36179,12997.36194,
12997.36195,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559158,680559173,0.15,12997.36195,12997.3621,
12997.36211,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559174,680559189,0.15,12997.36211,12997.36226,
12997.36227,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559190,680559205,0.15,12997.36227,12997.36242,
12997.36243,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559206,680559221,0.15,12997.36243,12997.36258,
12997.36259,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559222,680559237,0.15,12997.36259,12997.36274,
12997.36275,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559238,680559253,0.15,12997.36275,12997.3629,
12997.36291,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559254,680559269,0.15,12997.36291,12997.36306,
12997.36307,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680559270,680559285,0.15,12997.36307,12997.36322,
12997.74626,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597589,680597604,0.15,12997.74626,12997.74641,
12997.74642,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597605,680597620,0.15,12997.74642,12997.74657,
12997.74658,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597621,680597636,0.15,12997.74658,12997.74673,
12997.74674,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597637,680597652,0.15,12997.74674,12997.74689,
12997.7469,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597653,680597668,0.15,12997.7469,12997.74705,
12997.74706,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597669,680597684,0.15,12997.74706,12997.74721,
12997.74722,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597685,680597700,0.15,12997.74722,12997.74737,
12997.74738,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597701,680597716,0.15,12997.74738,12997.74753,
12997.74754,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597717,680597732,0.15,12997.74754,12997.74769,
12997.7477,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597733,680597748,0.15,12997.7477,12997.74785,
12997.74786,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597749,680597764,0.15,12997.74786,12997.74801,
12997.74802,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597765,680597780,0.15,12997.74802,12997.74817,
12997.74818,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597781,680597796,0.15,12997.74818,12997.74833,
12997.74834,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597797,680597812,0.15,12997.74834,12997.74849,
12997.7485,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597813,680597828,0.15,12997.7485,12997.74865,
12997.74866,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597829,680597844,0.15,12997.74866,12997.74881,
12997.74882,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597845,680597860,0.15,12997.74882,12997.74897,
12997.74898,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597861,680597876,0.15,12997.74898,12997.74913,
12997.74914,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597877,680597892,0.15,12997.74914,12997.74929,
12997.7493,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597893,680597908,0.15,12997.7493,12997.74945,
12997.74946,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597909,680597924,0.15,12997.74946,12997.74961,
12997.74962,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597925,680597940,0.15,12997.74962,12997.74977,
12997.74978,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597941,680597956,0.15,12997.74978,12997.74993,
12953.51244,KERNEL|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|1:1:1|Conv_sysarr_1,START,,1,1,
13352.40461,KERNEL|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|1:1:1|Conv_sysarr_1,END,,1,1,
12997.74994,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597957,680597972,0.15,12997.74994,12997.75009,
12997.7501,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597973,680597988,0.15,12997.7501,12997.75025,
12997.75026,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680597989,680598004,0.15,12997.75026,12997.75041,
12997.75042,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598005,680598020,0.15,12997.75042,12997.75057,
12997.75058,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598021,680598036,0.15,12997.75058,12997.75073,
12997.75074,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598037,680598052,0.15,12997.75074,12997.75089,
12997.7509,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598053,680598068,0.15,12997.7509,12997.75105,
12997.75106,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598069,680598084,0.15,12997.75106,12997.75121,
12997.75122,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598085,680598100,0.15,12997.75122,12997.75137,
12997.75138,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598101,680598116,0.15,12997.75138,12997.75153,
12997.75154,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598117,680598132,0.15,12997.75154,12997.75169,
12997.7517,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598133,680598148,0.15,12997.7517,12997.75185,
12997.75186,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680598149,680598164,0.15,12997.75186,12997.75201,
12998.13505,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636468,680636483,0.15,12998.13505,12998.1352,
12998.13521,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636484,680636499,0.15,12998.13521,12998.13536,
12998.13537,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636500,680636515,0.15,12998.13537,12998.13552,
12998.13553,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636516,680636531,0.15,12998.13553,12998.13568,
12998.13569,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636532,680636547,0.15,12998.13569,12998.13584,
12998.13585,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636548,680636563,0.15,12998.13585,12998.136,
12998.13601,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636564,680636579,0.15,12998.13601,12998.13616,
12998.13617,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636580,680636595,0.15,12998.13617,12998.13632,
12998.13633,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636596,680636611,0.15,12998.13633,12998.13648,
12998.13649,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636612,680636627,0.15,12998.13649,12998.13664,
12998.13665,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636628,680636643,0.15,12998.13665,12998.1368,
12998.13681,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636644,680636659,0.15,12998.13681,12998.13696,
12998.13697,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636660,680636675,0.15,12998.13697,12998.13712,
12998.13713,Kernel_Read|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|Conv_sysarr_1|m_axi_gmem1-DDR[1]|DDR,Read,weight_in,16,15,680636676,680636691,0.15,12998.13713,12998.13728,
12953.53453,KERNEL|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|1:1:1|Conv_sysarr_1,START,,1,2,
12998.13728,KERNEL|xilinx_u200_xdma_201830_2-0|conv.hw|Conv_sysarr|1:1:1|Conv_sysarr_1,END,,1,2,
Footer,begin
Project,conv.hw,
Stall profiling,false,
Target,System Run,
Platform,xilinx_u200_xdma_201830_2-0,
Read/Write Thread,0X7F1BA7902700
Read/Write Thread,0X7F1BD097D700
Read/Write Thread,0X7F1BDC989700
Device,xilinx_u200_xdma_201830_2-0,begin
DDR Banks,begin
Bank,0,0X000000000
Bank,1,0X400000000
Bank,2,0X800000000
Bank,3,0Xc00000000
DDR Banks,end
Device,xilinx_u200_xdma_201830_2-0,end
Footer,end

