verilator --timing --binary --trace --trace-structs -o dut --top-module adder_tb  /home/jean/src_lister/examples/adder/rtl/half_adder/half_adder.sv /home/jean/src_lister/examples/adder/rtl/full_adder/full_adder.sv /home/jean/src_lister/examples/adder/rtl/Nbits_adder/nbits_adder.sv /home/jean/src_lister/examples/adder/verif/adder_tb.sv
