category: sci-electronics
conflicts: []
description: A Verilog simulation and synthesis tool
license: LGPL-2.1
name: iverilog
requires:
- 
  category: sys-libs
  description: ""
  license: ""
  name: readline
  
  version: ""
- 
  category: sys-libs
  description: ""
  license: ""
  name: zlib
  
  version: ""
uri:
- https://github.com/steveicarus/iverilog/archive/v.tar.gz -> iverilog-10.3.tar.gz
use_flags:
- examples
version: "10.3"
