Reporting combinational logic on clock paths
