/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [2:0] _05_;
  wire [20:0] _06_;
  reg [5:0] _07_;
  wire [4:0] _08_;
  reg [11:0] _09_;
  wire [12:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [17:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire [15:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire [10:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [15:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_80z;
  wire [9:0] celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_6z[4] & _00_);
  assign celloutsig_0_18z = ~(celloutsig_0_2z[7] & in_data[77]);
  assign celloutsig_0_20z = ~(celloutsig_0_1z[3] & celloutsig_0_13z);
  assign celloutsig_0_29z = ~(celloutsig_0_25z[0] & celloutsig_0_20z);
  assign celloutsig_0_75z = !(celloutsig_0_4z[6] ? celloutsig_0_15z : celloutsig_0_22z);
  assign celloutsig_0_15z = !(celloutsig_0_1z[7] ? celloutsig_0_2z[3] : celloutsig_0_6z);
  assign celloutsig_1_3z = ~(_01_ | in_data[165]);
  assign celloutsig_1_5z = ~(_02_ | celloutsig_1_1z);
  assign celloutsig_0_24z = ~(in_data[17] | in_data[42]);
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_3z[0]) & celloutsig_0_0z[1]);
  assign celloutsig_0_48z = ~((celloutsig_0_31z[1] | celloutsig_0_38z[2]) & (celloutsig_0_37z[8] | celloutsig_0_11z));
  assign celloutsig_1_0z = ~((in_data[168] | in_data[182]) & (in_data[171] | in_data[152]));
  assign celloutsig_1_8z = _04_ ^ celloutsig_1_3z;
  assign celloutsig_0_22z = celloutsig_0_20z ^ celloutsig_0_18z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_0z[5:3];
  reg [20:0] _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _25_ <= 21'h000000;
    else _25_ <= { celloutsig_0_58z, celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_29z };
  assign { _06_[20:15], _03_, _06_[13:0] } = _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 6'h00;
    else _07_ <= { celloutsig_0_68z, celloutsig_0_22z, celloutsig_0_13z };
  reg [4:0] _27_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 5'h00;
    else _27_ <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _00_, _01_, _08_[2], _02_, _04_ } = _27_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _09_ <= 12'h000;
    else _09_ <= { celloutsig_1_6z[10:0], celloutsig_1_5z };
  assign celloutsig_0_35z = in_data[54:49] / { 1'h1, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_28z };
  assign celloutsig_0_4z = in_data[48:33] / { 1'h1, in_data[49:35] };
  assign celloutsig_0_58z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_14z } / { 1'h1, celloutsig_0_47z[7:6] };
  assign celloutsig_0_30z = { in_data[90:87], celloutsig_0_6z, celloutsig_0_14z } / { 1'h1, celloutsig_0_27z[4:2], celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_0_31z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_7z = celloutsig_1_6z[10:6] / { 1'h1, in_data[176], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_4z[11:8], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_8z } === { celloutsig_0_10z[13:6], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_10z[13:10], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_15z } >= { celloutsig_0_4z[13:1], celloutsig_0_14z };
  assign celloutsig_0_28z = celloutsig_0_3z >= { celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_19z = { _09_, celloutsig_1_0z, celloutsig_1_5z, _00_, _01_, _08_[2], _02_, _04_, celloutsig_1_4z, celloutsig_1_1z } > { celloutsig_1_4z, celloutsig_1_13z, _09_, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_2z[7:1] <= celloutsig_0_4z[15:9];
  assign celloutsig_0_21z = in_data[82:58] < { celloutsig_0_0z[3:2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[138] & ~(in_data[142]);
  assign celloutsig_0_12z = in_data[32] & ~(celloutsig_0_10z[3]);
  assign celloutsig_0_3z = in_data[50:48] % { 1'h1, celloutsig_0_0z[8:7] };
  assign celloutsig_0_81z = { _05_, celloutsig_0_46z, celloutsig_0_75z } % { 1'h1, celloutsig_0_37z[9:1] };
  assign celloutsig_0_39z = { celloutsig_0_32z[9:6], celloutsig_0_29z, celloutsig_0_6z } * celloutsig_0_32z[11:6];
  assign celloutsig_0_40z = celloutsig_0_27z[10:0] * { celloutsig_0_30z[3:1], celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_0_2z = celloutsig_0_1z[7:0] * celloutsig_0_0z[10:3];
  assign celloutsig_0_34z = in_data[65] ? { celloutsig_0_1z[8:3], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_16z } : { celloutsig_0_33z[5:3], celloutsig_0_0z };
  assign celloutsig_0_80z = _03_ ? { celloutsig_0_33z[6:5], celloutsig_0_2z, celloutsig_0_12z } : { celloutsig_0_47z[3:0], celloutsig_0_48z, _07_ };
  assign celloutsig_0_10z = in_data[17] ? { in_data[92:85], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z } : { celloutsig_0_4z[12:11], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_25z = in_data[66] ? celloutsig_0_10z[10:4] : { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_5z = { in_data[81:77], celloutsig_0_2z } != { celloutsig_0_1z[5:2], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_2z[4:0], celloutsig_0_3z, celloutsig_0_9z } != { in_data[68:61], celloutsig_0_6z };
  assign celloutsig_0_23z = ~ celloutsig_0_4z[14:11];
  assign celloutsig_0_32z = ~ { celloutsig_0_4z[12:3], celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_33z = celloutsig_0_0z[12:6] | { celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_26z = in_data[21:16] | { celloutsig_0_2z[5:2], celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_27z = { celloutsig_0_4z[1:0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_18z } | { celloutsig_0_10z[10:1], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_0_13z = | { in_data[87:73], celloutsig_0_1z };
  assign celloutsig_0_8z = | celloutsig_0_0z[12:1];
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[145] };
  assign celloutsig_0_6z = ^ celloutsig_0_4z[15:2];
  assign celloutsig_0_9z = ^ { celloutsig_0_4z[6:1], celloutsig_0_0z };
  assign celloutsig_1_13z = ^ { celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_37z = { celloutsig_0_26z[3:1], celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_13z } >> { celloutsig_0_31z[2:1], celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_31z };
  assign celloutsig_0_47z = celloutsig_0_10z[9:1] >> celloutsig_0_0z[11:3];
  assign celloutsig_1_12z = { in_data[182:180], celloutsig_1_5z } >> { celloutsig_1_7z[4:3], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_1z = celloutsig_0_0z[11:3] >> in_data[30:22];
  assign celloutsig_0_38z = { celloutsig_0_27z[9:6], celloutsig_0_22z, celloutsig_0_13z } >>> celloutsig_0_0z[12:7];
  assign celloutsig_0_46z = { celloutsig_0_40z[8:6], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_21z } >>> celloutsig_0_30z;
  assign celloutsig_0_68z = celloutsig_0_47z[7:4] >>> celloutsig_0_10z[13:10];
  assign celloutsig_0_0z = in_data[78:66] - in_data[72:60];
  assign celloutsig_1_6z = { in_data[185:175], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z } - { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, _00_, _01_, _08_[2], _02_, _04_, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_5z) | (celloutsig_1_8z & celloutsig_1_15z));
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_16z) | (celloutsig_0_9z & celloutsig_0_7z));
  assign _06_[14] = _03_;
  assign { _08_[4:3], _08_[1:0] } = { _00_, _01_, _02_, _04_ };
  assign { out_data[128], out_data[96], out_data[42:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
