==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'peaks.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-101] Partitioning array 'shift_buf' (peaks.cpp:7) in dimension 1 completely.
@I [HLS-111] Elapsed time: 21.952 seconds; current memory usage: 80.9 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'peaks' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'peaks' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Local_Maxima'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.264 seconds; current memory usage: 82.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'peaks' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.087 seconds; current memory usage: 82.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'peaks' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'peaks/samples_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'peaks/amplitude_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'peaks/locations_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'peaks' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'peaks_fcmp_32ns_32ns_1_4': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'peaks'.
@I [HLS-111] Elapsed time: 0.153 seconds; current memory usage: 82.5 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'peaks'.
@I [WVHDL-304] Generating RTL VHDL for 'peaks'.
@I [WVLOG-307] Generating RTL Verilog for 'peaks'.
@I [HLS-112] Total elapsed time: 23.609 seconds; peak memory usage: 82.5 MB.
