# Integration-of-PSS-in-UVM-testbench
In this project I have integrated/Demonstrate PSS model into the existing System Verilog or UVM testbench to verify a small ALU DUT.
