{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651364109668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651364109669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 18:15:09 2022 " "Processing started: Sat Apr 30 18:15:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651364109669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364109669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364109669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651364110453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651364110453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "sincronizador.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/sincronizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadormatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file generadormatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generadorMatriz " "Found entity 1: generadorMatriz" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_movimiento.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_movimiento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_movimiento " "Found entity 1: control_movimiento" {  } { { "control_movimiento.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/control_movimiento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlador_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/controlador_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_vertical " "Found entity 1: contador_vertical" {  } { { "contador_vertical.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/contador_vertical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_parametrizable " "Found entity 1: contador_parametrizable" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/contador_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_horizontal " "Found entity 1: contador_horizontal" {  } { { "contador_horizontal.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/contador_horizontal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_mayor.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_mayor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_mayor " "Found entity 1: comparador_mayor" {  } { { "comparador_mayor.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/comparador_mayor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual " "Found entity 1: comparador_igual" {  } { { "comparador_igual.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/comparador_igual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25mh.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock25mh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock25mh " "Found entity 1: clock25mh" {  } { { "clock25mh.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/clock25mh.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomcard.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomcard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomCard " "Found entity 1: randomCard" {  } { { "randomCard.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/randomCard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorj1.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorj1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorJ1 " "Found entity 1: ContadorJ1" {  } { { "ContadorJ1.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/ContadorJ1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebacontador.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebacontador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaContador " "Found entity 1: pruebaContador" {  } { { "pruebaContador.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/pruebaContador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 juego " "Found entity 1: juego" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "win.sv(8) " "Verilog HDL information at win.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "win.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/win.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651364121213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/win.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorj2.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorj2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorJ2 " "Found entity 1: ContadorJ2" {  } { { "ContadorJ2.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/ContadorJ2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizdejuego.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrizdejuego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizDeJuego " "Found entity 1: MatrizDeJuego" {  } { { "MatrizDeJuego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/MatrizDeJuego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encontrarpareja.sv 1 1 " "Found 1 design units, including 1 entities, in source file encontrarpareja.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encontrarPareja " "Found entity 1: encontrarPareja" {  } { { "encontrarPareja.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/encontrarPareja.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorparejas.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorparejas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorParejas " "Found entity 1: ContadorParejas" {  } { { "ContadorParejas.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/ContadorParejas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebamatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebamatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaMatriz " "Found entity 1: pruebaMatriz" {  } { { "pruebaMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/pruebaMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebarandom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebarandom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaRandom " "Found entity 1: pruebaRandom" {  } { { "pruebaRandom.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/pruebaRandom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_juego " "Found entity 1: test_juego" {  } { { "test_juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/test_juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizestadocartas.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrizestadocartas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizEstadoCartas " "Found entity 1: MatrizEstadoCartas" {  } { { "MatrizEstadoCartas.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/MatrizEstadoCartas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364121235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651364121315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MatrizJuego main.sv(16) " "Verilog HDL or VHDL warning at main.sv(16): object \"MatrizJuego\" assigned a value but never read" {  } { { "main.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/main.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651364121316 "|main"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651364121316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock25mh clock25mh:clock " "Elaborating entity \"clock25mh\" for hierarchy \"clock25mh:clock\"" {  } { { "main.sv" "clock" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/main.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable clock25mh:clock\|contador_parametrizable:divisor_clock " "Elaborating entity \"contador_parametrizable\" for hierarchy \"clock25mh:clock\|contador_parametrizable:divisor_clock\"" {  } { { "clock25mh.sv" "divisor_clock" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/clock25mh.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_parametrizable.sv(11) " "Verilog HDL assignment warning at contador_parametrizable.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/contador_parametrizable.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121319 "|main|clock25mh:clock|contador_parametrizable:divisor_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "juego juego:game " "Elaborating entity \"juego\" for hierarchy \"juego:game\"" {  } { { "main.sv" "game" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/main.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(97) " "Verilog HDL assignment warning at juego.sv(97): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121352 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(98) " "Verilog HDL assignment warning at juego.sv(98): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121352 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(99) " "Verilog HDL assignment warning at juego.sv(99): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121352 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(100) " "Verilog HDL assignment warning at juego.sv(100): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121352 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(102) " "Verilog HDL assignment warning at juego.sv(102): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121352 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(103) " "Verilog HDL assignment warning at juego.sv(103): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121352 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(104) " "Verilog HDL assignment warning at juego.sv(104): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(105) " "Verilog HDL assignment warning at juego.sv(105): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(107) " "Verilog HDL assignment warning at juego.sv(107): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(108) " "Verilog HDL assignment warning at juego.sv(108): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(109) " "Verilog HDL assignment warning at juego.sv(109): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(110) " "Verilog HDL assignment warning at juego.sv(110): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(112) " "Verilog HDL assignment warning at juego.sv(112): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(113) " "Verilog HDL assignment warning at juego.sv(113): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(114) " "Verilog HDL assignment warning at juego.sv(114): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(115) " "Verilog HDL assignment warning at juego.sv(115): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(144) " "Verilog HDL Always Construct warning at juego.sv(144): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(144) " "Verilog HDL Always Construct warning at juego.sv(144): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(145) " "Verilog HDL Always Construct warning at juego.sv(145): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121353 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(146) " "Verilog HDL Always Construct warning at juego.sv(146): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(156) " "Verilog HDL Always Construct warning at juego.sv(156): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(156) " "Verilog HDL Always Construct warning at juego.sv(156): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(157) " "Verilog HDL Always Construct warning at juego.sv(157): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(158) " "Verilog HDL Always Construct warning at juego.sv(158): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(160) " "Verilog HDL Always Construct warning at juego.sv(160): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(160) " "Verilog HDL Always Construct warning at juego.sv(160): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J1Counter juego.sv(162) " "Verilog HDL Always Construct warning at juego.sv(162): variable \"J1Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(163) " "Verilog HDL Always Construct warning at juego.sv(163): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(182) " "Verilog HDL Always Construct warning at juego.sv(182): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(182) " "Verilog HDL Always Construct warning at juego.sv(182): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J1Counter juego.sv(184) " "Verilog HDL Always Construct warning at juego.sv(184): variable \"J1Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(185) " "Verilog HDL Always Construct warning at juego.sv(185): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(197) " "Verilog HDL Always Construct warning at juego.sv(197): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(197) " "Verilog HDL Always Construct warning at juego.sv(197): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121354 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(202) " "Verilog HDL Always Construct warning at juego.sv(202): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(202) " "Verilog HDL Always Construct warning at juego.sv(202): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(203) " "Verilog HDL Always Construct warning at juego.sv(203): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(204) " "Verilog HDL Always Construct warning at juego.sv(204): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(214) " "Verilog HDL Always Construct warning at juego.sv(214): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(214) " "Verilog HDL Always Construct warning at juego.sv(214): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(215) " "Verilog HDL Always Construct warning at juego.sv(215): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(216) " "Verilog HDL Always Construct warning at juego.sv(216): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(218) " "Verilog HDL Always Construct warning at juego.sv(218): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(218) " "Verilog HDL Always Construct warning at juego.sv(218): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J2Counter juego.sv(220) " "Verilog HDL Always Construct warning at juego.sv(220): variable \"J2Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(221) " "Verilog HDL Always Construct warning at juego.sv(221): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(235) " "Verilog HDL Always Construct warning at juego.sv(235): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(235) " "Verilog HDL Always Construct warning at juego.sv(235): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J2Counter juego.sv(237) " "Verilog HDL Always Construct warning at juego.sv(237): variable \"J2Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(238) " "Verilog HDL Always Construct warning at juego.sv(238): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(248) " "Verilog HDL Always Construct warning at juego.sv(248): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(248) " "Verilog HDL Always Construct warning at juego.sv(248): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastselect1 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"lastselect1\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastselect2 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"lastselect2\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651364121355 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select1 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"select1\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select2 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"select2\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J1Counter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"J1Counter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PairsCounter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"PairsCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J2Counter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"J2Counter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 juego.sv(316) " "Verilog HDL assignment warning at juego.sv(316): truncated value with size 3 to match size of target (2)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 juego.sv(317) " "Verilog HDL assignment warning at juego.sv(317): truncated value with size 3 to match size of target (2)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[0\] juego.sv(140) " "Inferred latch for \"J2Counter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[1\] juego.sv(140) " "Inferred latch for \"J2Counter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[2\] juego.sv(140) " "Inferred latch for \"J2Counter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[3\] juego.sv(140) " "Inferred latch for \"J2Counter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121356 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[0\] juego.sv(140) " "Inferred latch for \"PairsCounter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[1\] juego.sv(140) " "Inferred latch for \"PairsCounter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[2\] juego.sv(140) " "Inferred latch for \"PairsCounter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[3\] juego.sv(140) " "Inferred latch for \"PairsCounter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[0\] juego.sv(140) " "Inferred latch for \"J1Counter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[1\] juego.sv(140) " "Inferred latch for \"J1Counter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[2\] juego.sv(140) " "Inferred latch for \"J1Counter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[3\] juego.sv(140) " "Inferred latch for \"J1Counter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[0\] juego.sv(140) " "Inferred latch for \"lastselect2\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[1\] juego.sv(140) " "Inferred latch for \"lastselect2\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[2\] juego.sv(140) " "Inferred latch for \"lastselect2\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[3\] juego.sv(140) " "Inferred latch for \"lastselect2\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[0\] juego.sv(140) " "Inferred latch for \"lastselect1\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[1\] juego.sv(140) " "Inferred latch for \"lastselect1\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[2\] juego.sv(140) " "Inferred latch for \"lastselect1\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[3\] juego.sv(140) " "Inferred latch for \"lastselect1\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121357 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 "|main|juego:game"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651364121358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizDeJuego juego:game\|MatrizDeJuego:MatJuego " "Elaborating entity \"MatrizDeJuego\" for hierarchy \"juego:game\|MatrizDeJuego:MatJuego\"" {  } { { "juego.sv" "MatJuego" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121359 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651364121360 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651364121360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win juego:game\|win:CheckWin " "Elaborating entity \"win\" for hierarchy \"juego:game\|win:CheckWin\"" {  } { { "juego.sv" "CheckWin" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomCard juego:game\|randomCard:RandCard1 " "Elaborating entity \"randomCard\" for hierarchy \"juego:game\|randomCard:RandCard1\"" {  } { { "juego.sv" "RandCard1" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(26) " "Verilog HDL assignment warning at randomCard.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/randomCard.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121364 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(30) " "Verilog HDL assignment warning at randomCard.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/randomCard.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121364 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(39) " "Verilog HDL assignment warning at randomCard.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/randomCard.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121365 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(41) " "Verilog HDL assignment warning at randomCard.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/randomCard.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121365 "|randomCard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:controlador " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:controlador\"" {  } { { "main.sv" "controlador" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/main.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_horizontal controlador_vga:controlador\|contador_horizontal:contador_horizontal " "Elaborating entity \"contador_horizontal\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\"" {  } { { "controlador_vga.sv" "contador_horizontal" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/controlador_vga.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador " "Elaborating entity \"contador_parametrizable\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\"" {  } { { "contador_horizontal.sv" "contador" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/contador_horizontal.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 contador_parametrizable.sv(11) " "Verilog HDL assignment warning at contador_parametrizable.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/contador_parametrizable.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121369 "|main|controlador_vga:controlador|contador_horizontal:contador_horizontal|contador_parametrizable:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual " "Elaborating entity \"comparador_igual\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual\"" {  } { { "contador_horizontal.sv" "comparador_igual" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/contador_horizontal.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_vertical controlador_vga:controlador\|contador_vertical:contador_vertical " "Elaborating entity \"contador_vertical\" for hierarchy \"controlador_vga:controlador\|contador_vertical:contador_vertical\"" {  } { { "controlador_vga.sv" "contador_vertical" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/controlador_vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador controlador_vga:controlador\|sincronizador:sincronizador " "Elaborating entity \"sincronizador\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\"" {  } { { "controlador_vga.sv" "sincronizador" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/controlador_vga.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_mayor controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch " "Elaborating entity \"comparador_mayor\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch\"" {  } { { "sincronizador.sv" "comparador_hfront_porch" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/sincronizador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generadorMatriz controlador_vga:controlador\|generadorMatriz:generadorCuadricula " "Elaborating entity \"generadorMatriz\" for hierarchy \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\"" {  } { { "controlador_vga.sv" "generadorCuadricula" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/controlador_vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364121379 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "selected generadorMatriz.sv(17) " "Verilog HDL warning at generadorMatriz.sv(17): object selected used but never assigned" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651364121380 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(37) " "Verilog HDL assignment warning at generadorMatriz.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121380 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(38) " "Verilog HDL assignment warning at generadorMatriz.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121380 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(39) " "Verilog HDL assignment warning at generadorMatriz.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121381 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(40) " "Verilog HDL assignment warning at generadorMatriz.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121381 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(41) " "Verilog HDL assignment warning at generadorMatriz.sv(41): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121381 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(46) " "Verilog HDL assignment warning at generadorMatriz.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651364121381 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "selected 0 generadorMatriz.sv(17) " "Net \"selected\" at generadorMatriz.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651364121421 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult0~mult_llmacmult\"" {  } { { "generadorMatriz.sv" "Mult0~mult_llmacmult" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364124255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult1~mult_llmacmult\"" {  } { { "generadorMatriz.sv" "Mult1~mult_llmacmult" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364124255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult4~mult_llmacmult\"" {  } { { "generadorMatriz.sv" "Mult4~mult_llmacmult" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364124255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult8~mult_llmacmult\"" {  } { { "generadorMatriz.sv" "Mult8~mult_llmacmult" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364124255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult12~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult12~mult_llmacmult\"" {  } { { "generadorMatriz.sv" "Mult12~mult_llmacmult" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364124255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult17~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|Mult17~mult_llmacmult\"" {  } { { "generadorMatriz.sv" "Mult17~mult_llmacmult" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/generadorMatriz.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364124255 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651364124255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364124333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651364124334 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651364124334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ol01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ol01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ol01 " "Found entity 1: mult_ol01" {  } { { "db/mult_ol01.v" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/db/mult_ol01.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651364124400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364124400 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651364125300 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1884 " "Ignored 1884 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1884 " "Ignored 1884 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651364125380 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651364125380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[0\] " "Latch juego:game\|OpenCardsTurn\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125425 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[0\] " "Latch juego:game\|OpenCards_next\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125425 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|PairsCounter\[3\] " "Latch juego:game\|PairsCounter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|PairsCounter\[3\] " "Ports D and ENA on the latch are fed by the same signal juego:game\|PairsCounter\[3\]" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125426 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[3\] " "Latch juego:game\|lastselect1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125426 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[2\] " "Latch juego:game\|lastselect1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125426 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[3\] " "Latch juego:game\|lastselect2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125426 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[2\] " "Latch juego:game\|lastselect2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125426 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[0\] " "Latch juego:game\|lastselect1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125426 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[1\] " "Latch juego:game\|lastselect1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125426 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[0\] " "Latch juego:game\|lastselect2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125426 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[1\] " "Latch juego:game\|lastselect2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125427 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[1\] " "Latch juego:game\|OpenCardsTurn\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125427 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[1\] " "Latch juego:game\|OpenCards_next\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125427 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[1\] " "Latch juego:game\|OpenCardsTurn\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125427 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[1\] " "Latch juego:game\|OpenCards_next\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125427 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[1\] " "Latch juego:game\|OpenCardsTurn\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125427 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[1\] " "Latch juego:game\|OpenCards_next\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125427 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[1\] " "Latch juego:game\|OpenCardsTurn\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[1\] " "Latch juego:game\|OpenCards_next\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[3\] " "Latch juego:game\|OpenCardsTurn\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[3\] " "Latch juego:game\|OpenCards_next\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[3\] " "Latch juego:game\|OpenCardsTurn\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[3\] " "Latch juego:game\|OpenCards_next\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[3\] " "Latch juego:game\|OpenCardsTurn\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[3\] " "Latch juego:game\|OpenCards_next\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[3\] " "Latch juego:game\|OpenCardsTurn\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125428 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[3\] " "Latch juego:game\|OpenCards_next\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125429 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[0\] " "Latch juego:game\|OpenCardsTurn\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125429 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[0\] " "Latch juego:game\|OpenCards_next\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125429 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[0\] " "Latch juego:game\|OpenCardsTurn\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125429 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[0\] " "Latch juego:game\|OpenCards_next\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125429 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[0\] " "Latch juego:game\|OpenCardsTurn\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125429 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[0\] " "Latch juego:game\|OpenCards_next\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125429 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[2\] " "Latch juego:game\|OpenCardsTurn\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125430 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[2\] " "Latch juego:game\|OpenCards_next\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125430 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[2\] " "Latch juego:game\|OpenCardsTurn\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125430 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[2\] " "Latch juego:game\|OpenCards_next\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125430 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[2\] " "Latch juego:game\|OpenCardsTurn\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125430 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[2\] " "Latch juego:game\|OpenCards_next\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125430 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[2\] " "Latch juego:game\|OpenCardsTurn\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125430 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[2\] " "Latch juego:game\|OpenCards_next\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651364125430 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651364125430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651364128579 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651364132854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arman/Documents/1Semestre2022/Lab4/output_files/Lab4Taller.map.smsg " "Generated suppressed messages file C:/Users/arman/Documents/1Semestre2022/Lab4/output_files/Lab4Taller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364133087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651364134503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651364134503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4127 " "Implemented 4127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651364135134 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651364135134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3982 " "Implemented 3982 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651364135134 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "110 " "Implemented 110 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651364135134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651364135134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651364135222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 18:15:35 2022 " "Processing ended: Sat Apr 30 18:15:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651364135222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651364135222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651364135222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651364135222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651364137538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651364137539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 18:15:36 2022 " "Processing started: Sat Apr 30 18:15:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651364137539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651364137539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651364137539 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651364137767 ""}
{ "Info" "0" "" "Project  = Lab4Taller" {  } {  } 0 0 "Project  = Lab4Taller" 0 0 "Fitter" 0 0 1651364137768 ""}
{ "Info" "0" "" "Revision = Lab4Taller" {  } {  } 0 0 "Revision = Lab4Taller" 0 0 "Fitter" 0 0 1651364137768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651364138201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651364138202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4Taller 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Lab4Taller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651364138342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651364138418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651364138419 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651364139255 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651364139298 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651364139936 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651364158537 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50~inputCLKENA0 77 global CLKCTRL_G6 " "clock_50~inputCLKENA0 with 77 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651364158737 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651364158737 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651364158738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651364158947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651364158948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651364158950 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651364158952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651364158959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651364158960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651364160444 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4Taller.sdc " "Synopsys Design Constraints File file not found: 'Lab4Taller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651364160455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651364160456 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "game\|PairsCounter\[0\]~2\|combout " "Node \"game\|PairsCounter\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364160499 ""} { "Warning" "WSTA_SCC_NODE" "game\|PairsCounter\[0\]~2\|datac " "Node \"game\|PairsCounter\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364160499 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1651364160499 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1651364160506 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651364160570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651364160571 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651364160572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651364160863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651364160865 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651364160865 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651364161565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651364173136 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651364174487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651364193616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651364209512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651364222306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651364222306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651364225419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "C:/Users/arman/Documents/1Semestre2022/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651364240511 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651364240511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651364269838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651364269838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651364269846 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.77 " "Total time spent on timing analysis during the Fitter is 7.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651364279090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651364279204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651364285303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651364285309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651364290932 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651364303271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arman/Documents/1Semestre2022/Lab4/output_files/Lab4Taller.fit.smsg " "Generated suppressed messages file C:/Users/arman/Documents/1Semestre2022/Lab4/output_files/Lab4Taller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651364304263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6622 " "Peak virtual memory: 6622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651364307030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 18:18:27 2022 " "Processing ended: Sat Apr 30 18:18:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651364307030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:51 " "Elapsed time: 00:02:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651364307030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:46 " "Total CPU time (on all processors): 00:06:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651364307030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651364307030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651364309323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651364309324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 18:18:29 2022 " "Processing started: Sat Apr 30 18:18:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651364309324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651364309324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651364309324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651364311481 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651364321639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651364322347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 18:18:42 2022 " "Processing ended: Sat Apr 30 18:18:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651364322347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651364322347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651364322347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651364322347 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651364323180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651364324461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651364324461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 18:18:43 2022 " "Processing started: Sat Apr 30 18:18:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651364324461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651364324461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4Taller -c Lab4Taller " "Command: quartus_sta Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651364324462 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651364324672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651364326389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651364326389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364326454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364326454 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651364328184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4Taller.sdc " "Synopsys Design Constraints File file not found: 'Lab4Taller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651364328471 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364328471 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651364328490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "create_clock -period 1.000 -name juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651364328490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " "create_clock -period 1.000 -name clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651364328490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " "create_clock -period 1.000 -name controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651364328490 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651364328490 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "game\|PairsCounter\[0\]~2\|combout " "Node \"game\|PairsCounter\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364328521 ""} { "Warning" "WSTA_SCC_NODE" "game\|PairsCounter\[0\]~2\|dataa " "Node \"game\|PairsCounter\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651364328521 ""}  } { { "juego.sv" "" { Text "C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651364328521 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1651364328528 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651364328579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651364328582 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651364328584 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651364328601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651364328883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651364328883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.835 " "Worst-case setup slack is -31.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.835            -621.482 clock_50  " "  -31.835            -621.482 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.339            -233.502 juego:game\|PairsCounter\[3\]  " "   -8.339            -233.502 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645             -26.412 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -2.645             -26.412 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059             -26.732 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -2.059             -26.732 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364328887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.391 " "Worst-case hold slack is -1.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391             -13.035 clock_50  " "   -1.391             -13.035 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.227               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 juego:game\|PairsCounter\[3\]  " "    0.682               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.826               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364328953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651364328961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651364328970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.546 " "Worst-case minimum pulse width slack is -0.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546             -41.430 clock_50  " "   -0.546             -41.430 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.837 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.394              -6.837 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.130 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.394              -5.130 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -2.018 juego:game\|PairsCounter\[3\]  " "   -0.208              -2.018 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364328978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364328978 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651364329033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651364329100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651364335999 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1651364337089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651364337092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651364337226 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651364337226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.301 " "Worst-case setup slack is -31.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.301            -603.755 clock_50  " "  -31.301            -603.755 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.280            -236.152 juego:game\|PairsCounter\[3\]  " "   -8.280            -236.152 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531             -25.284 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -2.531             -25.284 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057             -26.194 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -2.057             -26.194 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364337231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.550 " "Worst-case hold slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550             -14.655 clock_50  " "   -1.550             -14.655 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.333               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 juego:game\|PairsCounter\[3\]  " "    0.649               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.779               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364337292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651364337300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651364337307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.559 " "Worst-case minimum pulse width slack is -0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559             -44.171 clock_50  " "   -0.559             -44.171 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.695 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.394              -6.695 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.220 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.394              -5.220 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -1.969 juego:game\|PairsCounter\[3\]  " "   -0.161              -1.969 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364337314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364337314 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651364337367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651364337628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651364344296 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1651364345377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651364345380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651364345433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651364345433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.953 " "Worst-case setup slack is -17.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.953            -363.343 clock_50  " "  -17.953            -363.343 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.519            -115.332 juego:game\|PairsCounter\[3\]  " "   -4.519            -115.332 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385             -13.840 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -1.385             -13.840 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897             -11.645 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.897             -11.645 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364345582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.735 " "Worst-case hold slack is -0.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735              -6.564 clock_50  " "   -0.735              -6.564 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.010              -0.010 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 juego:game\|PairsCounter\[3\]  " "    0.390               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.429               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364345642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651364345648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651364345682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.520 " "Worst-case minimum pulse width slack is -0.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -7.659 clock_50  " "   -0.520              -7.659 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.856 juego:game\|PairsCounter\[3\]  " "   -0.133              -0.856 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.022               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.126               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364345691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364345691 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651364345741 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1651364346729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651364346733 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651364346790 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651364346790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.249 " "Worst-case setup slack is -16.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.249            -319.913 clock_50  " "  -16.249            -319.913 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134            -107.638 juego:game\|PairsCounter\[3\]  " "   -4.134            -107.638 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253             -12.525 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -1.253             -12.525 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786             -10.209 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.786             -10.209 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364346817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.859 " "Worst-case hold slack is -0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -7.926 clock_50  " "   -0.859              -7.926 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.009               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 juego:game\|PairsCounter\[3\]  " "    0.363               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.382               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364346878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651364346884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651364346890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.512 " "Worst-case minimum pulse width slack is -0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -7.451 clock_50  " "   -0.512              -7.451 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 juego:game\|PairsCounter\[3\]  " "    0.001               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.050               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.128               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651364346899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651364346899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651364349237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651364349366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651364349567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 18:19:09 2022 " "Processing ended: Sat Apr 30 18:19:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651364349567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651364349567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651364349567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651364349567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651364351935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651364351936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 18:19:11 2022 " "Processing started: Sat Apr 30 18:19:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651364351936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651364351936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651364351936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651364354460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4Taller.svo C:/Users/arman/Documents/1Semestre2022/Lab4/simulation/modelsim/ simulation " "Generated file Lab4Taller.svo in folder \"C:/Users/arman/Documents/1Semestre2022/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651364355647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651364355860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 18:19:15 2022 " "Processing ended: Sat Apr 30 18:19:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651364355860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651364355860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651364355860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651364355860 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus Prime Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651364356678 ""}
