// Seed: 35642782
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0;
  initial begin
    id_1 <= id_1;
  end
  always @(posedge id_2, 1) begin
    if (id_2) begin
      #(id_2) id_2 = 1;
      if (id_2 * id_2 - 1'h0) id_2 <= 1;
      id_2 = 1'b0;
    end
  end
  logic id_3;
  logic id_4;
  defparam id_5.id_6 = 1;
endmodule
