============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:55 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[75]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[75]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10360__7482/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10133__3680/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[75]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 2: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[74]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[74]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10359__5115/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10132__6783/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[74]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 3: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[73]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[73]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10358__1881/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10131__5526/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[73]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 4: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[72]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[72]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10357__6131/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10130__8428/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[72]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 5: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[68]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[68]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10353__1705/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10126__2398/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[68]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 6: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[67]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[67]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10352__2802/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10125__5477/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[67]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 7: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[66]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[66]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10351__1617/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10080__1705/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[66]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 8: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[65]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[65]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10350__3680/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10123__7410/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[65]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 9: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[63]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[63]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10348__5526/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10121__2346/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[63]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 10: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[62]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[62]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10347__8428/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10120__2883/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[62]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 11: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[61]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10346__4319/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10119__9945/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[61]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 12: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[60]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[60]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10345__6260/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10118__9315/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[60]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 13: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[59]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[59]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10344__5107/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10117__6161/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[59]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 14: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[58]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[58]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10343__2398/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10116__4733/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[58]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 15: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[57]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[57]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10342__5477/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10115__7482/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[57]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 16: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[56]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[56]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10341__6417/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10114__5115/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[56]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 17: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[55]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[55]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10340__7410/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10113__1881/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[55]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 18: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[54]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[54]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10339__1666/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10112__6131/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[54]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 19: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[52]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[52]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10337__2883/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10110__8246/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[52]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 20: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[51]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[51]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10336__9945/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10109__5122/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[51]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 21: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[48]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[48]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10333__4733/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10106__1617/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[48]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 22: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[46]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[46]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10331__5115/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10104__6783/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[46]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 23: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[45]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[45]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10330__1881/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10103__5526/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[45]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 24: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[44]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[44]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10329__6131/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10082__8246/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[44]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 25: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[41]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[41]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10390__6161/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10085__1881/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[41]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 26: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[39]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[39]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10388__7482/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10087__7482/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[39]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 27: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[38]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[38]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10387__5115/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10088__4733/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[38]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 28: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[37]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[37]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10386__1881/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10089__6161/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[37]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 29: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[36]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[36]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10385__6131/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10090__9315/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[36]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 30: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[35]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[35]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10384__7098/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10091__9945/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[35]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 31: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[34]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[34]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10383__8246/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10092__2883/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[34]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 32: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[33]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[33]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10382__5122/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10093__2346/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[33]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 33: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[32]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[32]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10381__1705/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10094__1666/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[32]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 34: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[31]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[31]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10380__2802/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10124__6417/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[31]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 35: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[30]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[30]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10379__1617/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10152__6417/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[30]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 36: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[29]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[29]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10378__3680/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10151__7410/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[29]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 37: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[28]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[28]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10377__6783/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10150__1666/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[28]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 38: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[27]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[27]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10376__5526/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10149__2346/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[27]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 39: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[26]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[26]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10375__8428/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10148__2883/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[26]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 40: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[25]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[25]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10374__4319/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10147__9945/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[25]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 41: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[23]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[23]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10372__5107/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10145__6161/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[23]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 42: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[21]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[21]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10370__5477/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10143__7482/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[21]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 43: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[71]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[71]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10356__7098/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10129__4319/Z                      -       B->Z   F     NAND3X1        1   6.4    98    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[71]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 44: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[70]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[70]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10355__8246/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10128__6260/Z                      -       B->Z   F     NAND3X1        1   6.4    98    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[70]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 45: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[69]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[69]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10354__5122/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10127__5107/Z                      -       B->Z   F     NAND3X1        1   6.4    98    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[69]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 46: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[64]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[64]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10349__6783/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10122__1666/Z                      -       B->Z   F     NAND3X1        1   6.4    98    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[64]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 47: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[53]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[53]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10338__2346/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10111__7098/Z                      -       B->Z   F     NAND3X1        1   6.4    98    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[53]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 48: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[50]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[50]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10335__9315/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10108__1705/Z                      -       B->Z   F     NAND3X1        1   6.4    98    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[50]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 49: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[49]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[49]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10334__6161/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10107__2802/Z                      -       B->Z   F     NAND3X1        1   6.4    98    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[49]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 50: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[47]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[47]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10332__7482/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10105__3680/Z                      -       B->Z   F     NAND3X1        1   6.4    98    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[47]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------

