16:55:28 INFO  : Registering command handlers for SDK TCF services
16:55:29 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\temp_xsdb_launch_script.tcl
16:55:31 INFO  : XSCT server has started successfully.
16:55:34 INFO  : Successfully done setting XSCT server connection channel  
16:55:34 INFO  : Successfully done setting SDK workspace  
16:55:34 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper.hdf.
14:05:08 INFO  : Registering command handlers for SDK TCF services
14:05:08 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\temp_xsdb_launch_script.tcl
14:05:10 INFO  : XSCT server has started successfully.
14:05:13 INFO  : Successfully done setting XSCT server connection channel  
14:05:13 INFO  : Successfully done setting SDK workspace  
14:05:13 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper.hdf.
14:05:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:05:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1728882239428,  Project:1728805991812
14:05:18 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper.hdf.
14:05:18 INFO  : Copied contents of E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:05:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:05:23 INFO  : 
14:05:24 INFO  : Updating hardware inferred compiler options for ZynqLab01.
14:05:24 INFO  : Clearing existing target manager status.
14:19:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:19:41 INFO  : 'jtag frequency' command is executed.
14:19:41 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:41 INFO  : Context for 'APU' is selected.
14:19:41 INFO  : System reset is completed.
14:19:44 INFO  : 'after 3000' command is executed.
14:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:19:46 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:46 INFO  : Context for 'APU' is selected.
14:19:46 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:46 INFO  : Context for 'APU' is selected.
14:19:47 INFO  : 'ps7_init' command is executed.
14:19:47 INFO  : 'ps7_post_config' command is executed.
14:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:47 INFO  : The application 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:47 INFO  : Memory regions updated for context APU
14:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:47 INFO  : 'con' command is executed.
14:19:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:19:47 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab01.elf_on_local.tcl'
14:21:39 INFO  : Disconnected from the channel tcfchan#1.
14:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:21:41 INFO  : 'jtag frequency' command is executed.
14:21:41 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:42 INFO  : Context for 'APU' is selected.
14:21:42 INFO  : System reset is completed.
14:21:45 INFO  : 'after 3000' command is executed.
14:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:21:48 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:48 INFO  : Context for 'APU' is selected.
14:21:50 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:50 INFO  : Context for 'APU' is selected.
14:21:50 INFO  : 'ps7_init' command is executed.
14:21:50 INFO  : 'ps7_post_config' command is executed.
14:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:50 INFO  : The application 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:50 INFO  : Memory regions updated for context APU
14:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:50 INFO  : 'con' command is executed.
14:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:21:50 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab01.elf_on_local.tcl'
14:24:22 INFO  : Disconnected from the channel tcfchan#2.
14:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:24:23 INFO  : 'jtag frequency' command is executed.
14:24:23 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:23 INFO  : Context for 'APU' is selected.
14:24:24 INFO  : System reset is completed.
14:24:27 INFO  : 'after 3000' command is executed.
14:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:24:30 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:31 INFO  : Context for 'APU' is selected.
14:24:31 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:31 INFO  : Context for 'APU' is selected.
14:24:31 INFO  : 'ps7_init' command is executed.
14:24:31 INFO  : 'ps7_post_config' command is executed.
14:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:31 INFO  : The application 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:31 INFO  : Memory regions updated for context APU
14:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:31 INFO  : 'con' command is executed.
14:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:24:31 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab01.elf_on_local.tcl'
14:27:47 INFO  : Disconnected from the channel tcfchan#3.
14:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:27:49 INFO  : 'jtag frequency' command is executed.
14:27:49 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:50 INFO  : Context for 'APU' is selected.
14:27:50 INFO  : System reset is completed.
14:27:53 INFO  : 'after 3000' command is executed.
14:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:27:56 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:57 INFO  : Context for 'APU' is selected.
14:27:57 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:27:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:57 INFO  : Context for 'APU' is selected.
14:27:57 INFO  : 'ps7_init' command is executed.
14:27:57 INFO  : 'ps7_post_config' command is executed.
14:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:57 INFO  : The application 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:57 INFO  : Memory regions updated for context APU
14:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:57 INFO  : 'con' command is executed.
14:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:27:57 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab01.elf_on_local.tcl'
14:32:58 INFO  : Disconnected from the channel tcfchan#4.
14:39:38 INFO  : Registering command handlers for SDK TCF services
14:39:38 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\temp_xsdb_launch_script.tcl
14:39:40 INFO  : XSCT server has started successfully.
14:39:40 INFO  : Successfully done setting XSCT server connection channel  
14:39:40 INFO  : Successfully done setting SDK workspace  
14:39:40 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper.hdf.
14:39:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:39:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1728884214866,  Project:1728882239428
14:39:44 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper.hdf.
14:39:44 INFO  : Copied contents of E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:39:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:39:48 INFO  : 
14:39:49 INFO  : Updating hardware inferred compiler options for ZynqLab01.
14:39:49 INFO  : Clearing existing target manager status.
14:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
14:52:55 INFO  : 'jtag frequency' command is executed.
14:52:55 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:56 INFO  : Context for 'APU' is selected.
14:52:56 INFO  : System reset is completed.
14:52:59 INFO  : 'after 3000' command is executed.
14:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
14:53:02 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:03 INFO  : Context for 'APU' is selected.
14:53:03 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:03 INFO  : Context for 'APU' is selected.
14:53:04 INFO  : 'ps7_init' command is executed.
14:53:04 INFO  : 'ps7_post_config' command is executed.
14:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:05 INFO  : The application 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:05 INFO  : Memory regions updated for context APU
14:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:05 INFO  : 'con' command is executed.
14:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

14:53:05 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab01.elf_on_local.tcl'
15:09:27 INFO  : Disconnected from the channel tcfchan#1.
15:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
15:09:28 INFO  : 'jtag frequency' command is executed.
15:09:28 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:29 INFO  : Context for 'APU' is selected.
15:09:29 INFO  : System reset is completed.
15:09:32 INFO  : 'after 3000' command is executed.
15:09:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
15:09:34 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:34 INFO  : Context for 'APU' is selected.
15:09:36 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:09:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:36 INFO  : Context for 'APU' is selected.
15:09:36 INFO  : 'ps7_init' command is executed.
15:09:36 INFO  : 'ps7_post_config' command is executed.
15:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:37 INFO  : The application 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:37 INFO  : Memory regions updated for context APU
15:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:37 INFO  : 'con' command is executed.
15:09:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

15:09:37 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab01.elf_on_local.tcl'
15:13:35 INFO  : Disconnected from the channel tcfchan#2.
15:13:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
15:13:36 INFO  : 'jtag frequency' command is executed.
15:13:36 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:37 INFO  : Context for 'APU' is selected.
15:13:37 INFO  : System reset is completed.
15:13:40 INFO  : 'after 3000' command is executed.
15:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
15:13:43 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:43 INFO  : Context for 'APU' is selected.
15:13:43 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:43 INFO  : Context for 'APU' is selected.
15:13:44 INFO  : 'ps7_init' command is executed.
15:13:44 INFO  : 'ps7_post_config' command is executed.
15:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:44 INFO  : The application 'E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab01/ZynqLab01.sdk/ZynqLab01/Debug/ZynqLab01.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:44 INFO  : Memory regions updated for context APU
15:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:44 INFO  : 'con' command is executed.
15:13:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

15:13:44 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab01\ZynqLab01.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab01.elf_on_local.tcl'
15:23:36 INFO  : Disconnected from the channel tcfchan#3.
