#ifndef __AW32280_REG_H__
#define __AW32280_REG_H__

/* registers list */
/* GLB */
#define AW32280_GLB_CHIP_ID_0_REG					(0x0000)
#define AW32280_GLB_CHIP_ID_1_REG					(0x0001)
#define AW32280_GLB_CHIP_ID_2_REG					(0x0002)
#define AW32280_GLB_CHIP_ID_3_REG					(0x0003)
#define AW32280_GLB_VERSION_ID_0_REG				(0x0004)
#define AW32280_GLB_VERSION_ID_1_REG				(0x0005)
#define AW32280_GLB_SOFT_RST_CTRL_REG				(0x0006)
#define AW32280_GLB_SC_USB_EN_REG					(0x0012)
#define AW32280_GLB_SC_USB_MODE_REG					(0x0013)
#define AW32280_GLB_SC_PSW_EN_REG					(0x0014)
#define AW32280_GLB_SC_PSW_MODE_REG					(0x0015)
#define AW32280_GLB_SC_SC_EN_REG					(0x0016)
#define AW32280_GLB_SC_SC_MODE_REG					(0x0018)
#define AW32280_GLB_SC_WDT_EN_REG					(0x0020)
#define AW32280_GLB_WDT_SOFT_RST_REG				(0x0021)
#define AW32280_GLB_WDT_CTRL_REG					(0x0022)
#define AW32280_GLB_DIG_STATUS0_REG					(0x0023)

/* HKADC */
#define AW32280_HKADC_HKADC_EN_REG					(0x0100)
#define AW32280_HKADC_HKADC_START_REG				(0x0101)
#define AW32280_HKADC_HKADC_CTRL1_REG				(0x0102)
#define AW32280_HKADC_HKADC_SEQ_CH_H_REG			(0x0103)
#define AW32280_HKADC_HKADC_SEQ_CH_L_REG			(0x0104)
#define AW32280_HKADC_HKADC_RD_SEQ_REG				(0x0105)
#define AW32280_HKADC_HKADC_DATA_VALID_REG			(0x0106)
#define AW32280_HKADC_VUSB_ADC_L_REG				(0x0107)
#define AW32280_HKADC_VUSB_ADC_H_REG				(0x0108)
#define AW32280_HKADC_VPSW_ADC_L_REG				(0x0109)
#define AW32280_HKADC_VPSW_ADC_H_REG				(0x010A)
#define AW32280_HKADC_VBUS_ADC_L_REG				(0x010B)
#define AW32280_HKADC_VBUS_ADC_H_REG				(0x010C)
#define AW32280_HKADC_VOUT1_ADC_L_REG				(0x010D)
#define AW32280_HKADC_VOUT1_ADC_H_REG				(0x010E)
#define AW32280_HKADC_VOUT2_ADC_L_REG				(0x010F)
#define AW32280_HKADC_VOUT2_ADC_H_REG				(0x0110)
#define AW32280_HKADC_VBAT1_ADC_L_REG				(0x0111)
#define AW32280_HKADC_VBAT1_ADC_H_REG				(0x0112)
#define AW32280_HKADC_VBAT2_ADC_L_REG				(0x0113)
#define AW32280_HKADC_VBAT2_ADC_H_REG				(0x0114)
#define AW32280_HKADC_IBAT1_ADC_L_REG				(0x0115)
#define AW32280_HKADC_IBAT1_ADC_H_REG				(0x0116)
#define AW32280_HKADC_IBAT2_ADC_L_REG				(0x0117)
#define AW32280_HKADC_IBAT2_ADC_H_REG				(0x0118)
#define AW32280_HKADC_IBUS_REF_ADC_L_REG			(0x0119)
#define AW32280_HKADC_IBUS_REF_ADC_H_REG			(0x011A)
#define AW32280_HKADC_IBUS_ADC_L_REG				(0x011B)
#define AW32280_HKADC_IBUS_ADC_H_REG				(0x011C)
#define AW32280_HKADC_TDIE_ADC_L_REG				(0x011D)
#define AW32280_HKADC_TDIE_ADC_H_REG				(0x011E)
#define AW32280_HKADC_TBAT1_ADC_L_REG				(0x011F)
#define AW32280_HKADC_TBAT1_ADC_H_REG				(0x0120)
#define AW32280_HKADC_OTP_EN_REG					(0x0127)
#define AW32280_HKADC_TH_TBAT_OTP_REG				(0x0128)
#define AW32280_HKADC_TH_TBAT_OTP_HYS_REG			(0x0129)
#define AW32280_HKADC_DA_IBAT1_RES_PLACE_SEL_REG	(0x0136)
#define AW32280_HKADC_DA_IBAT2_RES_PLACE_SEL_REG	(0x0137)

/* IRQ */
#define AW32280_IRQ_FLAG_REG						(0x0200)
#define AW32280_IRQ_FLAG_0_REG						(0x0201)
#define AW32280_IRQ_FLAG_1_REG						(0x0202)
#define AW32280_IRQ_FLAG_2_REG						(0x0203)
#define AW32280_IRQ_FLAG_3_REG						(0x0204)
#define AW32280_IRQ_FLAG_4_REG						(0x0205)
#define AW32280_IRQ_FLAG_5_REG						(0x0206)
#define AW32280_IRQ_MASK_REG						(0x0210)
#define AW32280_IRQ_MASK_0_REG						(0x0211)
#define AW32280_IRQ_MASK_1_REG						(0x0212)
#define AW32280_IRQ_MASK_2_REG						(0x0213)
#define AW32280_IRQ_MASK_3_REG						(0x0214)
#define AW32280_IRQ_MASK_4_REG						(0x0215)
#define AW32280_IRQ_MASK_5_REG						(0x0216)
#define AW32280_IRQ_STATUS_0_REG					(0x0220)
#define AW32280_IRQ_STATUS_1_REG					(0x0221)
#define AW32280_IRQ_STATUS_2_REG					(0x0222)
#define AW32280_IRQ_STATUS_3_REG					(0x0223)
#define AW32280_IRQ_STATUS_4_REG					(0x0224)
#define AW32280_IRQ_STATUS_5_REG					(0x0225)
#define AW32280_DA_ECO_SHIELD_REG					(0x0231)

/* ANA */
#define AW32280_ANA_REF_TOP_CFG_REG_0_REG			(0x0300)
#define AW32280_ANA_SC_TOP_CFG_REG_0_REG			(0x0301)
#define AW32280_ANA_USB_OVP_CFG_REG_0_REG			(0x0302)
#define AW32280_ANA_PSW_OVP_CFG_REG_0_REG			(0x0303)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_0_REG		(0x0304)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_1_REG		(0x0305)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_2_REG		(0x0306)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_3_REG		(0x0307)
#define AW32280_ANA_SC_DET_TOP_CFG_REG_0_REG		(0x0308)
#define AW32280_ANA_SC_DET_TOP_CFG_REG_1_REG		(0x0309)
#define AW32280_ANA_SC_AD_SC_RDY_REG				(0x030D)
#define AW32280_ANA_REF_TOP_CFG_REG_2_REG			(0x0313)
#define AW32280_ANA_SC_TOP_CFG_REG_3_REG			(0x0315)
#define AW32280_ANA_SC_TOP_CFG_REG_4_REG			(0x0316)
#define AW32280_ANA_SC_TOP_CFG_REG_6_REG			(0x0318)
#define AW32280_ANA_USB_OVP_CFG_REG_1_REG			(0x031E)
#define AW32280_ANA_USB_OVP_CFG_REG_2_REG			(0x031F)
#define AW32280_ANA_PSW_OVP_CFG_REG_2_REG			(0x0321)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_4_REG		(0x0322)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_5_REG		(0x0323)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_6_REG		(0x0324)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_7_REG		(0x0325)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_8_REG		(0x0326)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_9_REG		(0x0327)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_11_REG		(0x0329)
#define AW32280_ANA_SC_PRO_TOP_CFG_REG_12_REG		(0x032A)
#define AW32280_ANA_SC_DET_TOP_CFG_REG_2_REG		(0x032B)
#define AW32280_ANA_SC_DET_TOP_CFG_REG_3_REG		(0x032C)
#define AW32280_ANA_SC_DET_TOP_CFG_REG_4_REG		(0x032D)
#define AW32280_ANA_SC_DET_TOP_CFG_REG_5_REG		(0x032E)
#define AW32280_ANA_SC_DET_TOP_CFG_REG_6_REG		(0x032F)
#define AW32280_ANA_DA_SC_VBUS_OVP_F41SC_SEL_REG	(0x0334)
#define AW32280_ANA_DA_SC_VBUS_OVP_F21SC_SEL_REG	(0x0335)
#define AW32280_ANA_DA_SC_VBUS_OVP_FBPS_SEL_REG		(0x0336)
#define AW32280_ANA_DA_SC_VOUT_OVP_SEL_REG			(0x0337)
#define AW32280_ANA_DA_FWD_VBAT1_OVP_SEL_REG		(0x0338)
#define AW32280_ANA_DA_FWD_VBAT2_OVP_SEL_REG		(0x0339)
#define AW32280_ANA_DA_TDIE_OTP_SET_REG				(0x033A)

/********************************************
 * Register Access
 *******************************************/
#define AW32280_REG_MAX							(0x033B)

#define REG_NONE_ACCESS							(0)
#define REG_RD_ACCESS							(1 << 0)
#define REG_WR_ACCESS							(1 << 1)

const unsigned char aw32280_reg_access[AW32280_REG_MAX] = {
	/* GLB */
	[AW32280_GLB_CHIP_ID_0_REG]	= (REG_RD_ACCESS),
	[AW32280_GLB_CHIP_ID_1_REG]	= (REG_RD_ACCESS),
	[AW32280_GLB_CHIP_ID_2_REG]	= (REG_RD_ACCESS),
	[AW32280_GLB_CHIP_ID_3_REG]	= (REG_RD_ACCESS),
	[AW32280_GLB_VERSION_ID_0_REG]	= (REG_RD_ACCESS),
	[AW32280_GLB_VERSION_ID_1_REG]	= (REG_RD_ACCESS),
	[AW32280_GLB_SOFT_RST_CTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_SC_USB_EN_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_SC_USB_MODE_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_SC_PSW_EN_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_SC_PSW_MODE_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_SC_SC_EN_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_SC_SC_MODE_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_SC_WDT_EN_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_WDT_SOFT_RST_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_WDT_CTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_GLB_DIG_STATUS0_REG]	= (REG_RD_ACCESS),

	/* HKADC */
	[AW32280_HKADC_HKADC_EN_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_HKADC_START_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_HKADC_CTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_HKADC_SEQ_CH_H_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_HKADC_SEQ_CH_L_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_HKADC_RD_SEQ_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_HKADC_DATA_VALID_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VUSB_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VUSB_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VPSW_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VPSW_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VBUS_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VBUS_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VOUT1_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VOUT1_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VOUT2_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VOUT2_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VBAT1_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VBAT1_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VBAT2_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_VBAT2_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_IBAT1_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_IBAT1_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_IBAT2_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_IBAT2_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_IBUS_REF_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_IBUS_REF_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_IBUS_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_IBUS_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_TDIE_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_TDIE_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_TBAT1_ADC_L_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_TBAT1_ADC_H_REG]	= (REG_RD_ACCESS),
	[AW32280_HKADC_OTP_EN_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_TH_TBAT_OTP_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_TH_TBAT_OTP_HYS_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_DA_IBAT1_RES_PLACE_SEL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_HKADC_DA_IBAT2_RES_PLACE_SEL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),

	/* IRQ */
	[AW32280_IRQ_FLAG_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_FLAG_0_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_FLAG_1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_FLAG_2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_FLAG_3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_FLAG_4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_FLAG_5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_MASK_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_MASK_0_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_MASK_1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_MASK_2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_MASK_3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_MASK_4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_MASK_5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_IRQ_STATUS_0_REG]	= (REG_RD_ACCESS),
	[AW32280_IRQ_STATUS_1_REG]	= (REG_RD_ACCESS),
	[AW32280_IRQ_STATUS_2_REG]	= (REG_RD_ACCESS),
	[AW32280_IRQ_STATUS_3_REG]	= (REG_RD_ACCESS),
	[AW32280_IRQ_STATUS_4_REG]	= (REG_RD_ACCESS),
	[AW32280_IRQ_STATUS_5_REG]	= (REG_RD_ACCESS),
	[AW32280_DA_ECO_SHIELD_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),

	/* ANA */
	[AW32280_ANA_REF_TOP_CFG_REG_0_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_TOP_CFG_REG_0_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_USB_OVP_CFG_REG_0_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_PSW_OVP_CFG_REG_0_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_0_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_DET_TOP_CFG_REG_0_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_DET_TOP_CFG_REG_1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_AD_SC_RDY_REG]	= (REG_RD_ACCESS),
	[AW32280_ANA_REF_TOP_CFG_REG_2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_TOP_CFG_REG_3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_TOP_CFG_REG_4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_TOP_CFG_REG_6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_USB_OVP_CFG_REG_1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_USB_OVP_CFG_REG_2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_PSW_OVP_CFG_REG_2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_7_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_8_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_9_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_11_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_PRO_TOP_CFG_REG_12_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_DET_TOP_CFG_REG_2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_DET_TOP_CFG_REG_3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_DET_TOP_CFG_REG_4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_DET_TOP_CFG_REG_5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_SC_DET_TOP_CFG_REG_6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_DA_SC_VBUS_OVP_F41SC_SEL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_DA_SC_VBUS_OVP_F21SC_SEL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_DA_SC_VBUS_OVP_FBPS_SEL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_DA_SC_VOUT_OVP_SEL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_DA_FWD_VBAT1_OVP_SEL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_DA_FWD_VBAT2_OVP_SEL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW32280_ANA_DA_TDIE_OTP_SET_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
};

#ifndef BIT
#define BIT(x)				(1 << (x))
#endif

#define AW32280_ECO_RESTORE						(0x00)
#define AW32280_ECO_FORCE_EN_CLOCK				(0x01)

#define AW32280_REGISTER_ADDR_LENGTH			(2)
#define AW32280_LENGTH_OF_BYTE					(8)

#define AW32280_SOFT_RESET_VALUE1				(0xAC)
#define AW32280_SOFT_RESET_VALUE2				(0x5A)
#define AW32280_CLEAR_IRQ_REG_VALUE				(0xFF)
#define AW32280_IRQ_REG_NUMS					(7)

#define AW32280_SC_PSW_EN_MASK					(BIT(0))

#define AW32280_PSW_PD_EN_MASK					(BIT(3))
#define AW32280_PSW_PD_EN_SHIFT					(3)

#define AW32280_TDIE_ADC_H_MASK					(BIT(0) | BIT(1) | BIT(2) | BIT(3))

#define AW32280_WATCHDOG_CONFIG_MASK			(BIT(0) | BIT(1))
#define AW32280_WATCHDOG_CONFIG_SHIFT			(0)
#define AW32280_WATCHDOG_CONFIG_TIMING_500MS	(500)
#define AW32280_WATCHDOG_CONFIG_500MS_VALUE		(0)
#define AW32280_WATCHDOG_CONFIG_TIMING_1000MS	(1000)
#define AW32280_WATCHDOG_CONFIG_1000MS_VALUE	(1)
#define AW32280_WATCHDOG_CONFIG_TIMING_2000MS	(2000)
#define AW32280_WATCHDOG_CONFIG_2000MS_VALUE	(2)
#define AW32280_WATCHDOG_CONFIG_TIMING_5000MS	(5000)
#define AW32280_WATCHDOG_CONFIG_5000MS_VALUE	(3)

#define AW32280_BAT_OVP_CONFIG_MASK	(BIT(0) | BIT(1) | BIT(2))
#define AW32280_BAT_OVP_CONFIG_SHIFT	(0)
#define AW32280_BAT_OVP_CONFIG_4500MV	(4500)
#define AW32280_BAT_OVP_4500MV_VALUE	(0)
#define AW32280_BAT_OVP_CONFIG_4600MV	(4600)
#define AW32280_BAT_OVP_4600MV_VALUE	(1)
#define AW32280_BAT_OVP_CONFIG_4700MV	(4700)
#define AW32280_BAT_OVP_4700MV_VALUE	(2)
#define AW32280_BAT_OVP_CONFIG_4800MV	(4800)
#define AW32280_BAT_OVP_4800MV_VALUE	(3)
#define AW32280_BAT_OVP_CONFIG_4900MV	(4900)
#define AW32280_BAT_OVP_4900MV_VALUE	(4)
#define AW32280_BAT_OVP_CONFIG_5000MV	(5000)
#define AW32280_BAT_OVP_5000MV_VALUE	(5)
#define AW32280_BAT_OVP_CONFIG_5100MV	(5100)
#define AW32280_BAT_OVP_5100MV_VALUE	(6)
#define AW32280_BAT_OVP_CONFIG_5200MV	(5200)
#define AW32280_BAT_OVP_5200MV_VALUE	(7)

#define AW32280_BAT1_OCP_CONFIG_MASK	(BIT(0) | BIT(1) | BIT(2) | BIT(3))
#define AW32280_BAT1_OCP_CONFIG_SHIFT	(0)
#define AW32280_BAT2_OCP_CONFIG_MASK	(BIT(4) | BIT(5) | BIT(6) | BIT(7))
#define AW32280_BAT2_OCP_CONFIG_SHIFT	(4)
#define AW32280_BAT_OCP_CONFIG_5000MA	(5000)
#define AW32280_BAT_OCP_5000MA_VALUE	(0x00)
#define AW32280_BAT_OCP_CONFIG_5500MA	(5500)
#define AW32280_BAT_OCP_5500MA_VALUE	(0x01)
#define AW32280_BAT_OCP_CONFIG_6000MA	(6000)
#define AW32280_BAT_OCP_6000MA_VALUE	(0x02)
#define AW32280_BAT_OCP_CONFIG_6500MA	(6500)
#define AW32280_BAT_OCP_6500MA_VALUE	(0x03)
#define AW32280_BAT_OCP_CONFIG_7000MA	(7000)
#define AW32280_BAT_OCP_7000MA_VALUE	(0x04)
#define AW32280_BAT_OCP_CONFIG_7500MA	(7500)
#define AW32280_BAT_OCP_7500MA_VALUE	(0x05)
#define AW32280_BAT_OCP_CONFIG_8000MA	(8000)
#define AW32280_BAT_OCP_8000MA_VALUE	(0x06)
#define AW32280_BAT_OCP_CONFIG_8500MA	(8500)
#define AW32280_BAT_OCP_8500MA_VALUE	(0x07)
#define AW32280_BAT_OCP_CONFIG_9000MA	(9000)
#define AW32280_BAT_OCP_9000MA_VALUE	(0x08)
#define AW32280_BAT_OCP_CONFIG_9500MA	(9500)
#define AW32280_BAT_OCP_9500MA_VALUE	(0x09)
#define AW32280_BAT_OCP_CONFIG_10000MA	(10000)
#define AW32280_BAT_OCP_10000MA_VALUE	(0x0A)
#define AW32280_BAT_OCP_CONFIG_11000MA	(11000)
#define AW32280_BAT_OCP_11000MA_VALUE	(0x0B)
#define AW32280_BAT_OCP_CONFIG_12000MA	(12000)
#define AW32280_BAT_OCP_12000MA_VALUE	(0x0C)
#define AW32280_BAT_OCP_CONFIG_13000MA	(13000)
#define AW32280_BAT_OCP_13000MA_VALUE	(0x0D)
#define AW32280_BAT_OCP_CONFIG_14000MA	(14000)
#define AW32280_BAT_OCP_14000MA_VALUE	(0x0E)
#define AW32280_BAT_OCP_CONFIG_15000MA	(15000)
#define AW32280_BAT_OCP_15000MA_VALUE	(0x0F)

#define AW32280_F41SC_VBUS_OVP_CONFIG_22000MV	(22000)
#define AW32280_F41SC_VBUS_OVP_22000MV_VALUE	(0)
#define AW32280_F41SC_VBUS_OVP_CONFIG_23000MV	(23000)
#define AW32280_F41SC_VBUS_OVP_23000MV_VALUE	(1)
#define AW32280_F21SC_VBUS_OVP_CONFIG_12000MV	(12000)
#define AW32280_F21SC_VBUS_OVP_12000MV_VALUE	(0)
#define AW32280_F21SC_VBUS_OVP_CONFIG_13000MV	(13000)
#define AW32280_F21SC_VBUS_OVP_13000MV_VALUE	(1)
#define AW32280_FBPS_BVUS_OVP_CONFIG_5600MV		(5600)
#define AW32280_FBPS_BVUS_OVP_5600MV_VALUE		(0)
#define AW32280_FBPS_BVUS_OVP_CONFIG_6000MV		(6000)
#define AW32280_FBPS_BVUS_OVP_6000MV_VALUE		(1)

#define AW32280_SC_MODE_FBPS				(0)
#define AW32280_SC_MODE_F21SC				(1)
#define AW32280_SC_MODE_F41SC				(2)
#define AW32280_SC_MODE_RBPS				(3)
#define AW32280_SC_MODE_R12SC				(4)
#define AW32280_SC_MODE_R14SC				(5)

#define AW32280_USB_OVP_CONFIG_MASK			(BIT(5) | BIT(6) | BIT(7))
#define AW32280_USB_OVP_CONFIG_SHIFT		(5)
#define AW32280_USB_OVP_CONFIG_7P5V			(0)
#define AW32280_USB_OVP_CONFIG_11V			(1)
#define AW32280_USB_OVP_CONFIG_14V			(2)
#define AW32280_USB_OVP_CONFIG_15V			(3)
#define AW32280_USB_OVP_CONFIG_18V			(4)
#define AW32280_USB_OVP_CONFIG_22V			(5)
#define AW32280_USB_OVP_CONFIG_23V			(6)
#define AW32280_USB_OVP_CONFIG_24V			(7)

#define AW32280_PSW_OVP_CONFIG_MASK			(BIT(5) | BIT(6) | BIT(7))
#define AW32280_PSW_OVP_CONFIG_SHIFT		(5)
#define AW32280_PSW_OVP_CONFIG_7P5V			(0)
#define AW32280_PSW_OVP_CONFIG_11V			(1)
#define AW32280_PSW_OVP_CONFIG_14V			(2)
#define AW32280_PSW_OVP_CONFIG_15V			(3)
#define AW32280_PSW_OVP_CONFIG_18V			(4)
#define AW32280_PSW_OVP_CONFIG_22V			(5)
#define AW32280_PSW_OVP_CONFIG_23V			(6)
#define AW32280_PSW_OVP_CONFIG_24V			(7)

#define AW32280_SC_FREQ_SEL_CONFIG_MASK		(BIT(1) | BIT(2) | BIT(3))
#define AW32280_SC_FREQ_SEL_CONFIG_SHIFT	(1)
#define AW32280_SC_FREQ_SEL_CONFIG_310KHZ	(310)
#define AW32280_SC_FREQ_SEL_310KHZ_VALUE	(0)
#define AW32280_SC_FREQ_SEL_CONFIG_380KHZ	(380)
#define AW32280_SC_FREQ_SEL_380KHZ_VALUE	(1)
#define AW32280_SC_FREQ_SEL_CONFIG_450KHZ	(450)
#define AW32280_SC_FREQ_SEL_450KHZ_VALUE	(2)
#define AW32280_SC_FREQ_SEL_CONFIG_530KHZ	(530)
#define AW32280_SC_FREQ_SEL_530KHZ_VALUE	(3)
#define AW32280_SC_FREQ_SEL_CONFIG_600KHZ	(600)
#define AW32280_SC_FREQ_SEL_600KHZ_VALUE	(4)
#define AW32280_SC_FREQ_SEL_CONFIG_670KHZ	(670)
#define AW32280_SC_FREQ_SEL_670KHZ_VALUE	(5)
#define AW32280_SC_FREQ_SEL_CONFIG_740KHZ	(740)
#define AW32280_SC_FREQ_SEL_740KHZ_VALUE	(6)
#define AW32280_SC_FREQ_SEL_CONFIG_800KHZ	(800)
#define AW32280_SC_FREQ_SEL_800KHZ_VALUE	(7)

#define AW32280_SC_HOST_SEL_MASK			(BIT(0))
#define AW32280_SC_HOST_SEL_SHIFT			(0)
#define AW32280_SC_HOST_MODE				(0)
#define AW32280_SC_SLAVE_MODE				(1)

#define AW32280_SC_PARALLEL_SEL_MASK		(BIT(5))
#define AW32280_SC_PARALLEL_SEL_SHIFT		(5)
#define AW32280_SC_PARALLEL_MODE			(1)
#define AW32280_SC_STANDALONE_MODE			(0)

#define	AW32280_SC_USB_OVP_MODE_FORWARD		(0)
#define AW32280_SC_USB_OVP_MODE_REVERSED	(1)

#define	AW32280_SC_PSW_OVP_MODE_FORWARD		(0)
#define AW32280_SC_PSW_OVP_MODE_REVERSED	(1)

#define AW32280_HKADC_START					(1)
#define AW32280_HKADC_ENABLE				(1)
#define AW32280_HKADC_DISABLE				(0)

#define AW32280_CHARGE_ENABLE				(1)
#define AW32280_CHARGE_DISABLE				(0)

#define AW32280_CHIP_ID_NUMS				(4)
#define AW32280_CHIP_ID0					(0x36)
#define AW32280_CHIP_ID1					(0x35)
#define AW32280_CHIP_ID2					(0x32)
#define AW32280_CHIP_ID3					(0x36)
#define AW3280_CHIP_ID						(0x36353236)

#define AW32280_PRO_TOP_REG_0_MASK			(BIT(2) | BIT(7))
#define AW32280_PRO_TOP_REG_0_IBUS_RCP_MASK	(BIT(3))
#define AW32280_PRO_TOP_REG_0_IBUS_RCP_SHIFT	(3)
#define AW32280_PRO_TOP_REG_3_MASK			(BIT(2) | BIT(3))
#define AW32280_DET_TOP_REG_0_MASK			(BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) | BIT(6))
#define AW32280_USB_OVP_REG_0_MASK			(BIT(0) | BIT(4))

#define AW32280_DET_TOP_REG_1_MASK			(BIT(0))
#define AW32280_IRQ_MASK_MASK				(BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4))
#define AW32280_IRQ_MASK0_MASK				(BIT(4) | BIT(5) | BIT(6))
#define AW32280_IRQ_MASK0_DEFAULT_MASK		(BIT(0) | BIT(1) | BIT(2) | BIT(3))
#define AW32280_IRQ_MASK1_MASK				(BIT(4) | BIT(5) | BIT(6))
#define AW32280_IRQ_MASK1_DEFAULT_MASK		(BIT(0) | BIT(1) | BIT(2) | BIT(3))
#define AW32280_IRQ_MASK2_MASK				(BIT(1) | BIT(2) | BIT(4))
#define AW32280_IRQ_MASK2_DEFAULT_MASK		(BIT(0) | BIT(5))
#define AW32280_IRQ_MASK3_MASK				(BIT(0) | BIT(1) | BIT(3) | BIT(4) | BIT(5) | BIT(6) | BIT(7))
#define AW32280_IRQ_MASK3_DEFAULT_MASK		(BIT(2))
#define AW32280_IRQ_MASK4_MASK				(BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(5) | BIT(6) | BIT(7))
#define AW32280_IRQ_MASK5_MASK				(BIT(0) | BIT(1) | BIT(3))
#define AW32280_IRQ_MASK5_DEFAULT_MASK		(BIT(2) | BIT(4) | BIT(5))
#define AW32280_SEQ_CH_H_MASK				(BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4))
#define AW32280_SEQ_CH_L_MASK				(BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) | BIT(6) | BIT(7))
#define AW32280_DA_IBAT1_RES_PLACE_SEL_MASK	(BIT(0))
#define AW32280_DA_IBAT2_RES_PLACE_SEL_MASK	(BIT(0))
#define AW32280_PRO_TOP_REG_6_MASK		(BIT(2))

#define AW32280_HKADC_CTRL1_MASK			(BIT(4) | BIT(5))
#define AW32280_HKADC_CUL_TIME_MASK			(BIT(5))
#define AW32280_HKADC_CUL_TIME_SHIFT		(5)
#define AW32280_HKADC_SEQ_LOOP_MASK			(BIT(4))
#define AW32280_HKADC_SEQ_LOOP_SHIFT		(4)
#define AW32280_HKADC_AVG_TIMES_CONFIG_MASK	(BIT(0) | BIT(1))
#define AW32280_HKADC_AVG_TIMES_CONFIG_SHIFT	(0)
#define AW32280_HKADC_AVG_TIMES_2			(2)
#define AW32280_HKADC_AVG_TIMES_4			(4)
#define AW32280_HKADC_AVG_TIMES_8			(8)
#define AW32280_HKADC_AVG_TIMES_16			(16)
#define AW32280_DA_SC_VDROP_OVP_SEL_MASK		(BIT(2) | BIT(1))
#define AW32280_SC_PSW_EN_MASK		(BIT(0))
#define AW32280_PSW_UVLO_EN_MASK		(BIT(1))
#define AW32280_DA_IBAT1_OCP_SEL_MASK		(BIT(3) | BIT(2) | BIT(1) | BIT(0))
#define AW32280_DA_IBAT2_OCP_SEL_MASK		(BIT(7) | BIT(6) | BIT(5) | BIT(4))

#define AW32280_VUSB_OVP_FLAG_MASK			(BIT(5))
#define AW32280_VPSW_OVP_FLAG_MASK			(BIT(5))
#define AW32280_VBUS_OVP_FLAG_MASK			(BIT(2))
#define AW32280_FWD_VBAT1_OVP_FLAG_MASK		(BIT(2))
#define AW32280_FWD_VBAT2_OVP_FLAG_MASK		(BIT(1))
#define AW32280_VUSB_OVP_ALM_FLAG_MASK		(BIT(6))
#define AW32280_VPSW_OVP_ALM_FLAG_MASK		(BIT(6))
#define AW32280_VUSB_UVLO_FLAG_MASK			(BIT(4))
#define AW32280_VPSW_UVLO_FLAG_MASK			(BIT(4))
#define AW32280_FWD_VBUS_UVLO_FLAG_MASK		(BIT(4))
#define AW32280_RVS_VOUT_UVLO_FLAG_MASK		(BIT(0))
#define AW32280_VUSB_PLUGIN_FLAG_MASK		(BIT(0))
#define AW32280_VPSW_PLUGIN_FLAG_MASK		(BIT(0))
#define AW32280_VBUS_PLUGIN_FLAG_MASK		(BIT(0))
#define AW32280_TBAT1_OTP_FLAG_MASK			(BIT(7))
#define AW32280_TDIE_OTP_FLAG_MASK			(BIT(1))
#define AW32280_TDIE_OTP_ALM_FLAG_MASK		(BIT(3))
#define AW32280_IQ6Q8_OCP_PEAK_FLAG_MASK	(BIT(2))
#define AW32280_IBUS_OCP_FLAG_MASK			(BIT(7))
#define AW32280_IBUS_OCP_PEAK_FLAG_MASK		(BIT(3))
#define AW32280_FWD_IBAT1_OCP_FLAG_MASK		(BIT(5))
#define AW32280_FWD_IBAT2_OCP_FLAG_MASK		(BIT(4))
#define AW32280_IBUS_UCP_FLAG_MASK			(BIT(6))
#define AW32280_IBUS_RCP_FLAG_MASK			(BIT(5))
#define AW32280_FWD_USB_VDROP_OVP_FLAG_MASK	(BIT(1))
#define AW32280_FWD_PSW_VDROP_OVP_FLAG_MASK	(BIT(1))
#define AW32280_VDROP_OVP_FLAG_MASK			(BIT(0))
#define AW32280_VDROP_MIN_FLAG_MASK			(BIT(1))
#define AW32280_VOUT_OVP_FLAG_MASK			(BIT(1))
#define AW32280_FWD_VBUS_UVP_FLAG_MASK		(BIT(3))
#define AW32280_WD_CNT_OVF_FLAG_MASK		(BIT(0))
#define AW32280_DA_ADC_DET_SEL_MASK			(BIT(5))

#define AW32280_DA_FWD_VBAT1_OVP_DBT_MASK			(BIT(4))
#define AW32280_DA_FWD_VBAT1_OVP_DBT_SHIFT			(4)
#define AW32280_DA_FWD_VBAT2_OVP_DBT_MASK			(BIT(0))
#define AW32280_DA_FWD_VBAT2_OVP_DBT_SHIFT			(0)
#define AW32280_VBAT_OVP_DEGLITCH_TIME_0US			(0)
#define AW32280_VBAT_OVP_DEGLITCH_TIME_128US		(1)

#define AW32280_SC2_IQ8_OCP_PEAK_SEL_CONFIG_MASK	(BIT(3) | BIT(4) | BIT(5) | BIT (6) | BIT(7))
#define AW32280_SC2_IQ8_OCP_PEAK_SEL_CONFIG_SHIFT	(3)
#define AW32280_SC2_IQ8_OCP_PEAK_INIT_VAL			(0x1A)

#define AW32280_SC_DET_TOP_CFG_REG4_INIT_VAL		(0xA1)
#define AW32280_SC_DET_TOP_CFG_REG5_INIT_VAL		(0x08)

#define AW32280_VDROP_PRO_COMPARATOR_HYSTERESIS_EN	(0)

#define AW32280_CAP_DISCHARGE_ACTIVE_MASK			(BIT(2) | BIT(3))
#define AW32280_CAP_DISCHARGE_ACTIVE_SHIFT			(2)

#define AW32280_BAT1								(1)
#define AW32280_BAT2								(2)

#endif  /* #ifndef  __AW32280_REG_H__ */
