Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Oct 24 09:38:43 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.030        0.000                      0                 1317        0.065        0.000                      0                 1317        3.750        0.000                       0                   525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.030        0.000                      0                 1317        0.065        0.000                      0                 1317        3.750        0.000                       0                   525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 1.428ns (16.267%)  route 7.351ns (83.733%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.569     5.090    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=94, routed)          1.351     6.897    U_RV32I/U_ControlUnit/state[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.021 f  U_RV32I/U_ControlUnit/result0_carry_i_7/O
                         net (fo=102, routed)         1.746     8.767    U_RV32I/U_ControlUnit/q_reg[29][1]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.148     8.915 r  U_RV32I/U_ControlUnit/q[31]_i_11/O
                         net (fo=4, routed)           1.072     9.987    U_RV32I/U_ControlUnit/q[31]_i_11_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.328    10.315 r  U_RV32I/U_ControlUnit/q[30]_i_9/O
                         net (fo=3, routed)           1.007    11.322    U_RV32I/U_ControlUnit/q[30]_i_9_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U_RV32I/U_ControlUnit/q[2]_i_5/O
                         net (fo=1, routed)           0.918    12.364    U_RV32I/U_ControlUnit/q[2]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I4_O)        0.124    12.488 r  U_RV32I/U_ControlUnit/q[2]_i_1__0/O
                         net (fo=2, routed)           0.676    13.165    U_RV32I/U_ControlUnit/D[0]
    SLICE_X8Y1           LUT5 (Prop_lut5_I3_O)        0.124    13.289 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.580    13.869    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/DIB0
    SLICE_X6Y2           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.518    14.859    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y2           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y2           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.899    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 U_RV32I/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 1.448ns (16.835%)  route 7.153ns (83.165%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.638     5.159    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_RV32I/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=33, routed)          1.130     6.745    U_RV32I/U_DataPath/U_PC/Q[2]
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.869 r  U_RV32I/U_DataPath/U_PC/g0_b14/O
                         net (fo=8, routed)           0.835     7.704    U_RV32I/U_DataPath/U_PC/out[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.828 r  U_RV32I/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=1, routed)           0.264     8.092    U_RV32I/U_ControlUnit/q_reg[31]_2
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.216 r  U_RV32I/U_ControlUnit/q[31]_i_3/O
                         net (fo=67, routed)          0.893     9.108    U_RV32I/U_ControlUnit/aluControl[3]
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.124     9.232 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35/O
                         net (fo=7, routed)           0.468     9.700    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.124     9.824 r  U_RV32I/U_ControlUnit/q[31]_i_5/O
                         net (fo=31, routed)          1.350    11.174    U_RV32I/U_ControlUnit/q[31]_i_5_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    11.298 r  U_RV32I/U_ControlUnit/q[23]_i_5/O
                         net (fo=1, routed)           0.892    12.190    U_RV32I/U_ControlUnit/q[23]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124    12.314 r  U_RV32I/U_ControlUnit/q[23]_i_1__0/O
                         net (fo=2, routed)           0.683    12.997    U_RV32I/U_ControlUnit/D[21]
    SLICE_X2Y11          LUT5 (Prop_lut5_I3_O)        0.124    13.121 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.639    13.760    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/DIC1
    SLICE_X2Y12          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.515    14.856    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y12          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.846    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 U_RV32I/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 1.448ns (17.072%)  route 7.033ns (82.928%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.638     5.159    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_RV32I/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=33, routed)          1.130     6.745    U_RV32I/U_DataPath/U_PC/Q[2]
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.869 r  U_RV32I/U_DataPath/U_PC/g0_b14/O
                         net (fo=8, routed)           0.835     7.704    U_RV32I/U_DataPath/U_PC/out[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.828 r  U_RV32I/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=1, routed)           0.264     8.092    U_RV32I/U_ControlUnit/q_reg[31]_2
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.216 r  U_RV32I/U_ControlUnit/q[31]_i_3/O
                         net (fo=67, routed)          0.893     9.108    U_RV32I/U_ControlUnit/aluControl[3]
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.124     9.232 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35/O
                         net (fo=7, routed)           0.425     9.657    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.124     9.781 r  U_RV32I/U_ControlUnit/q[31]_i_8/O
                         net (fo=32, routed)          1.257    11.038    U_RV32I/U_ControlUnit/q[31]_i_8_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  U_RV32I/U_ControlUnit/q[13]_i_3/O
                         net (fo=1, routed)           0.786    11.948    U_RV32I/U_ControlUnit/q[13]_i_3_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.072 r  U_RV32I/U_ControlUnit/q[13]_i_1__0/O
                         net (fo=2, routed)           0.905    12.977    U_RV32I/U_ControlUnit/D[11]
    SLICE_X7Y7           LUT5 (Prop_lut5_I3_O)        0.124    13.101 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.539    13.641    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/DIA1
    SLICE_X6Y7           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.516    14.857    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y7           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y7           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.824    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 1.428ns (16.721%)  route 7.112ns (83.279%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.569     5.090    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=94, routed)          1.351     6.897    U_RV32I/U_ControlUnit/state[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.021 f  U_RV32I/U_ControlUnit/result0_carry_i_7/O
                         net (fo=102, routed)         1.746     8.767    U_RV32I/U_ControlUnit/q_reg[29][1]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.148     8.915 r  U_RV32I/U_ControlUnit/q[31]_i_11/O
                         net (fo=4, routed)           1.072     9.987    U_RV32I/U_ControlUnit/q[31]_i_11_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.328    10.315 r  U_RV32I/U_ControlUnit/q[30]_i_9/O
                         net (fo=3, routed)           1.007    11.322    U_RV32I/U_ControlUnit/q[30]_i_9_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  U_RV32I/U_ControlUnit/q[2]_i_5/O
                         net (fo=1, routed)           0.918    12.364    U_RV32I/U_ControlUnit/q[2]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I4_O)        0.124    12.488 r  U_RV32I/U_ControlUnit/q[2]_i_1__0/O
                         net (fo=2, routed)           0.676    13.165    U_RV32I/U_ControlUnit/D[0]
    SLICE_X8Y1           LUT5 (Prop_lut5_I3_O)        0.124    13.289 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.342    13.630    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/DIB0
    SLICE_X8Y2           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.451    14.792    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X8Y2           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.846    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -13.630    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 U_RV32I/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 1.448ns (17.134%)  route 7.003ns (82.866%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.638     5.159    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_RV32I/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=33, routed)          1.130     6.745    U_RV32I/U_DataPath/U_PC/Q[2]
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.869 r  U_RV32I/U_DataPath/U_PC/g0_b14/O
                         net (fo=8, routed)           0.835     7.704    U_RV32I/U_DataPath/U_PC/out[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.828 r  U_RV32I/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=1, routed)           0.264     8.092    U_RV32I/U_ControlUnit/q_reg[31]_2
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.216 r  U_RV32I/U_ControlUnit/q[31]_i_3/O
                         net (fo=67, routed)          0.893     9.108    U_RV32I/U_ControlUnit/aluControl[3]
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.124     9.232 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35/O
                         net (fo=7, routed)           0.450     9.683    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124     9.807 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=31, routed)          1.228    11.035    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.159 r  U_RV32I/U_ControlUnit/q[19]_i_4/O
                         net (fo=1, routed)           0.820    11.979    U_RV32I/U_ControlUnit/q[19]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.103 r  U_RV32I/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           0.902    13.005    U_RV32I/U_ControlUnit/D[17]
    SLICE_X3Y11          LUT5 (Prop_lut5_I3_O)        0.124    13.129 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.481    13.610    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/DIA1
    SLICE_X2Y13          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.514    14.855    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y13          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.836    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 U_RV32I/U_DataPath/U_DecReg_ImmExtend/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.324ns (15.803%)  route 7.054ns (84.197%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.637     5.158    U_RV32I/U_DataPath/U_DecReg_ImmExtend/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  U_RV32I/U_DataPath/U_DecReg_ImmExtend/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  U_RV32I/U_DataPath/U_DecReg_ImmExtend/q_reg[5]/Q
                         net (fo=13, routed)          1.416     7.030    U_RV32I/U_ControlUnit/q_reg[30]_2[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.154 f  U_RV32I/U_ControlUnit/q[31]_i_30/O
                         net (fo=3, routed)           0.818     7.972    U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_19_0[1]
    SLICE_X12Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_20/O
                         net (fo=3, routed)           0.459     8.556    U_RV32I/U_ControlUnit/q[29]_i_9
    SLICE_X12Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.680 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_48/O
                         net (fo=6, routed)           0.787     9.467    U_RV32I/U_ControlUnit/q_reg[6]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.591 f  U_RV32I/U_ControlUnit/q[30]_i_13/O
                         net (fo=31, routed)          1.496    11.086    U_RV32I/U_ControlUnit/q[30]_i_13_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.210 r  U_RV32I/U_ControlUnit/q[5]_i_3/O
                         net (fo=1, routed)           0.932    12.142    U_RV32I/U_ControlUnit/q[5]_i_3_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  U_RV32I/U_ControlUnit/q[5]_i_1__0/O
                         net (fo=2, routed)           0.553    12.819    U_RV32I/U_ControlUnit/D[3]
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.124    12.943 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.593    13.536    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/DIC1
    SLICE_X8Y2           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.451    14.792    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y2           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y2           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.768    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 1.324ns (15.670%)  route 7.125ns (84.330%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.569     5.090    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=94, routed)          1.687     7.233    U_RV32I/U_ControlUnit/state[0]
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.357 f  U_RV32I/U_ControlUnit/result2_carry__2_i_9/O
                         net (fo=6, routed)           0.882     8.239    U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_19_0[6]
    SLICE_X9Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.363 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[30]_i_17/O
                         net (fo=4, routed)           0.549     8.912    U_RV32I/U_ControlUnit/q[30]_i_9_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.036 r  U_RV32I/U_ControlUnit/q[31]_i_19/O
                         net (fo=4, routed)           0.444     9.481    U_RV32I/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     9.605 r  U_RV32I/U_ControlUnit/q[31]_i_10/O
                         net (fo=62, routed)          1.453    11.058    U_RV32I/U_ControlUnit/q[31]_i_10_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  U_RV32I/U_ControlUnit/q[7]_i_4/O
                         net (fo=1, routed)           0.789    11.971    U_RV32I/U_ControlUnit/q[7]_i_4_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.095 r  U_RV32I/U_ControlUnit/q[7]_i_1__0/O
                         net (fo=2, routed)           0.598    12.694    U_RV32I/U_ControlUnit/D[5]
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.124    12.818 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.722    13.540    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_6_11/DIA1
    SLICE_X8Y3           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.450    14.791    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_6_11/WCLK
    SLICE_X8Y3           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y3           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.772    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 U_RV32I/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 1.448ns (17.170%)  route 6.985ns (82.830%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.638     5.159    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_RV32I/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=33, routed)          1.130     6.745    U_RV32I/U_DataPath/U_PC/Q[2]
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.869 r  U_RV32I/U_DataPath/U_PC/g0_b14/O
                         net (fo=8, routed)           0.835     7.704    U_RV32I/U_DataPath/U_PC/out[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.828 r  U_RV32I/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=1, routed)           0.264     8.092    U_RV32I/U_ControlUnit/q_reg[31]_2
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.216 r  U_RV32I/U_ControlUnit/q[31]_i_3/O
                         net (fo=67, routed)          0.893     9.108    U_RV32I/U_ControlUnit/aluControl[3]
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.124     9.232 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35/O
                         net (fo=7, routed)           0.425     9.657    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.124     9.781 r  U_RV32I/U_ControlUnit/q[31]_i_8/O
                         net (fo=32, routed)          1.257    11.038    U_RV32I/U_ControlUnit/q[31]_i_8_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  U_RV32I/U_ControlUnit/q[13]_i_3/O
                         net (fo=1, routed)           0.786    11.948    U_RV32I/U_ControlUnit/q[13]_i_3_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.072 r  U_RV32I/U_ControlUnit/q[13]_i_1__0/O
                         net (fo=2, routed)           0.905    12.977    U_RV32I/U_ControlUnit/D[11]
    SLICE_X7Y7           LUT5 (Prop_lut5_I3_O)        0.124    13.101 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.491    13.592    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/DIA1
    SLICE_X6Y6           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.517    14.858    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y6           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y6           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.825    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 U_RV32I/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 1.448ns (17.212%)  route 6.965ns (82.788%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.638     5.159    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_RV32I/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=33, routed)          1.130     6.745    U_RV32I/U_DataPath/U_PC/Q[2]
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.869 r  U_RV32I/U_DataPath/U_PC/g0_b14/O
                         net (fo=8, routed)           0.835     7.704    U_RV32I/U_DataPath/U_PC/out[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I3_O)        0.124     7.828 r  U_RV32I/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=1, routed)           0.264     8.092    U_RV32I/U_ControlUnit/q_reg[31]_2
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.216 r  U_RV32I/U_ControlUnit/q[31]_i_3/O
                         net (fo=67, routed)          0.893     9.108    U_RV32I/U_ControlUnit/aluControl[3]
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.124     9.232 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35/O
                         net (fo=7, routed)           0.463     9.695    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.124     9.819 r  U_RV32I/U_ControlUnit/q[31]_i_18/O
                         net (fo=31, routed)          0.978    10.797    U_RV32I/U_ControlUnit/q[31]_i_18_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.921 r  U_RV32I/U_ControlUnit/q[17]_i_6/O
                         net (fo=1, routed)           0.846    11.767    U_RV32I/U_ControlUnit/q[17]_i_6_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.891 r  U_RV32I/U_ControlUnit/q[17]_i_1__0/O
                         net (fo=2, routed)           0.784    12.675    U_RV32I/U_ControlUnit/D[15]
    SLICE_X7Y9           LUT5 (Prop_lut5_I3_O)        0.124    12.799 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.773    13.572    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/DIC1
    SLICE_X6Y6           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.517    14.858    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y6           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y6           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.834    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 1.324ns (15.615%)  route 7.155ns (84.385%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.569     5.090    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=94, routed)          1.687     7.233    U_RV32I/U_ControlUnit/state[0]
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.357 f  U_RV32I/U_ControlUnit/result2_carry__2_i_9/O
                         net (fo=6, routed)           0.882     8.239    U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_19_0[6]
    SLICE_X9Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.363 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[30]_i_17/O
                         net (fo=4, routed)           0.549     8.912    U_RV32I/U_ControlUnit/q[30]_i_9_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.036 r  U_RV32I/U_ControlUnit/q[31]_i_19/O
                         net (fo=4, routed)           0.444     9.481    U_RV32I/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     9.605 r  U_RV32I/U_ControlUnit/q[31]_i_10/O
                         net (fo=62, routed)          1.593    11.197    U_RV32I/U_ControlUnit/q[31]_i_10_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.321 r  U_RV32I/U_ControlUnit/q[3]_i_4/O
                         net (fo=1, routed)           0.788    12.110    U_RV32I/U_ControlUnit/q[3]_i_4_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.234 r  U_RV32I/U_ControlUnit/q[3]_i_1__0/O
                         net (fo=2, routed)           0.637    12.871    U_RV32I/U_ControlUnit/D[1]
    SLICE_X8Y1           LUT5 (Prop_lut5_I3_O)        0.124    12.995 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.574    13.569    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/DIB1
    SLICE_X6Y2           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         1.518    14.859    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y2           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y2           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.856    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.395%)  route 0.275ns (62.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.567     1.450    U_APB_Master/clk_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Master/temp_wdata_reg_reg[0]/Q
                         net (fo=4, routed)           0.275     1.889    U_RAM/mem_reg_1[0]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.824    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.904%)  route 0.231ns (62.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X11Y4          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Master/temp_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.231     1.821    U_RAM/mem_reg_0[4]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.711    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.836%)  route 0.294ns (64.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.594     1.477    U_APB_Master/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_APB_Master/temp_wdata_reg_reg[25]/Q
                         net (fo=3, routed)           0.294     1.935    U_RAM/mem_reg_1[25]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     1.824    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Master/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.212     1.802    U_RAM/mem_reg_0[3]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.691    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.238%)  route 0.215ns (56.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.567     1.450    U_APB_Master/clk_IBUF_BUFG
    SLICE_X10Y2          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.215     1.829    U_RAM/mem_reg_0[8]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.711    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_PC/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.593     1.476    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/Q
                         net (fo=1, routed)           0.115     1.733    U_RV32I/U_DataPath/U_PC/q_reg[31]_0[6]
    SLICE_X3Y4           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.866     1.993    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[6]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.070     1.585    U_RV32I/U_DataPath/U_PC/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_PC/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.593     1.476    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/Q
                         net (fo=1, routed)           0.118     1.735    U_RV32I/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X3Y5           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.866     1.993    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[2]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.066     1.581    U_RV32I/U_DataPath/U_PC/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.841%)  route 0.365ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.593     1.476    U_APB_Master/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_APB_Master/temp_wdata_reg_reg[21]/Q
                         net (fo=3, routed)           0.365     1.983    U_RAM/mem_reg_1[21]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     1.824    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_PC/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.593     1.476    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[24]/Q
                         net (fo=1, routed)           0.110     1.727    U_RV32I/U_DataPath/U_PC/q_reg[31]_0[24]
    SLICE_X3Y10          FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.864     1.991    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[24]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.075     1.567    U_RV32I/U_DataPath/U_PC/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.949%)  route 0.257ns (61.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.567     1.450    U_APB_Master/clk_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Master/temp_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.257     1.871    U_RAM/mem_reg_0[6]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=524, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.711    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X2Y19    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y19    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y19    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2     U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2     U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y1     U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y1     U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y2     U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[8]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y12    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y12    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y12    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y12    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y13    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y3     U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y3     U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_6_11/RAMA_D1/CLK



