
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v changed - recompiling
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
Synopsys VHDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
@N:"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd":6:7:6:28|Top entity is set to ftdi_to_fifo_interface.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)


Process completed successfully.
# Fri Aug 25 08:25:04 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug
Synopsys Verilog Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":20:6:20:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":60:6:60:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":87:6:87:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":117:6:117:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":167:6:167:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":212:6:212:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":231:6:231:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":280:6:280:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":334:6:334:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":656:14:656:14|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":760:6:760:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":794:6:794:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1058:6:1058:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1368:6:1368:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1395:6:1395:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1440:6:1440:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1473:6:1473:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1491:6:1491:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1517:6:1517:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1558:6:1558:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1580:6:1580:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1598:6:1598:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1615:6:1615:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1634:6:1634:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1651:6:1651:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1680:6:1680:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1711:6:1711:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1801:6:1801:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2025:6:2025:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2186:6:2186:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2202:6:2202:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2218:6:2218:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2234:6:2234:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2266:6:2266:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2647:6:2647:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3660:6:3660:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3731:6:3731:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3860:6:3860:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3878:6:3878:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3895:6:3895:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3910:6:3910:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3925:6:3925:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3952:6:3952:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4064:6:4064:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4095:6:4095:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4141:6:4141:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4251:6:4251:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4435:6:4435:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4476:6:4476:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4502:6:4502:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4519:6:4519:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4596:6:4596:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":5360:6:5360:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":6170:6:6170:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":6279:6:6279:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":6317:6:6317:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":6390:6:6390:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":7279:6:7279:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":8336:6:8336:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":9295:6:9295:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10031:6:10031:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10746:6:10746:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10780:6:10780:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10816:6:10816:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10863:6:10863:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10897:6:10897:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":11763:6:11763:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12806:6:12806:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12818:26:12818:26|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12829:6:12829:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12842:6:12842:6|User defined pragma syn_black_box detected

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@W: CS141 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12848:0:12848:8|Unrecognized synthesis directive history. Verify the correct directive name.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@W: CS141 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v":51:0:51:8|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Process completed successfully.
# Fri Aug 25 08:25:05 2023

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":20:6:20:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":60:6:60:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":87:6:87:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":117:6:117:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":167:6:167:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":212:6:212:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":231:6:231:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":280:6:280:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":334:6:334:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":656:14:656:14|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":760:6:760:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":794:6:794:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1058:6:1058:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1368:6:1368:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1395:6:1395:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1440:6:1440:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1473:6:1473:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1491:6:1491:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1517:6:1517:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1558:6:1558:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1580:6:1580:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1598:6:1598:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1615:6:1615:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1634:6:1634:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1651:6:1651:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1680:6:1680:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1711:6:1711:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1801:6:1801:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2025:6:2025:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2186:6:2186:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2202:6:2202:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2218:6:2218:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2234:6:2234:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2266:6:2266:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2647:6:2647:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3660:6:3660:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3731:6:3731:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3860:6:3860:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3878:6:3878:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3895:6:3895:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3910:6:3910:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3925:6:3925:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3952:6:3952:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4064:6:4064:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4095:6:4095:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4141:6:4141:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4251:6:4251:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4435:6:4435:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4476:6:4476:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4502:6:4502:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4519:6:4519:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":4596:6:4596:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":5360:6:5360:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":6170:6:6170:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":6279:6:6279:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":6317:6:6317:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":6390:6:6390:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":7279:6:7279:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":8336:6:8336:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":9295:6:9295:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10031:6:10031:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10746:6:10746:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10780:6:10780:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10816:6:10816:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10863:6:10863:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":10897:6:10897:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":11763:6:11763:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12806:6:12806:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12818:26:12818:26|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12829:6:12829:6|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12842:6:12842:6|User defined pragma syn_black_box detected

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@W: CS141 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":12848:0:12848:8|Unrecognized synthesis directive history. Verify the correct directive name.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@W: CS141 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v":51:0:51:8|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":21:7:21:52|Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v":21:7:21:21|Synthesizing module CORERESET_PF_C0 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":3694:7:3694:9|Synthesizing module PLL in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":5:7:5:34|Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v":263:7:263:15|Synthesizing module PF_CCC_C0 in library work.
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":1702:7:1702:10|Synthesizing module INIT in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":5:7:5:61|Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v":83:7:83:24|Synthesizing module PF_INIT_MONITOR_C0 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v":2199:7:2199:18|Synthesizing module OSC_RC160MHZ in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v":5:7:5:34|Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v":27:7:27:15|Synthesizing module PF_OSC_C0 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v":9:7:9:17|Synthesizing module Clock_Reset in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v":124:13:124:26|Using module Synchronizer from library work
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C1_COREFIFO_C1_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire almostfulli_assert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire almostfulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fulli_assert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire neg_reset, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire re_top_p, as it has the load but no drivers.
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":578:7:578:13|Synthesizing module RAM1K20 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C1_COREFIFO_C1_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C1_COREFIFO_C1_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire EMPTY2, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire AEMPTY2, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fifo_rd_en, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_Q, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_dvld, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_reg_valid, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_w, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v":49:7:49:17|Synthesizing module COREFIFO_C1 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C3_COREFIFO_C3_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire almostfulli_assert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire almostfulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fulli_assert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire neg_reset, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire re_top_p, as it has the load but no drivers.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C3_COREFIFO_C3_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C3_COREFIFO_C3_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire EMPTY2, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire AEMPTY2, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fifo_rd_en, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_Q, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_dvld, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_reg_valid, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_w, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v":49:7:49:17|Synthesizing module COREFIFO_C3 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v":9:7:9:13|Synthesizing module SPI_LMX in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v":96:0:96:14|Using module SPI_interface from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v":117:0:117:11|Using module spi_master from library work
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":9:7:9:15|Synthesizing module Controler in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":492:8:492:16|Using module ADI_SPI from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":528:15:528:30|Using module Answer_Encoder from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":553:16:553:32|Using module Command_Decoder from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":614:22:614:44|Using module Communication_ANW_MUX from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":635:22:635:44|Using module Communication_CMD_MUX from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":684:15:684:30|Using module gpio_controler from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":701:10:701:20|Using module REGISTERS from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v":716:16:716:32|Using module Reset_Controler from library work
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v":29:7:29:42|Synthesizing module COREFIFO_C10_COREFIFO_C10_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v":29:7:29:54|Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v":29:7:29:56|Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v":28:7:28:48|Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000100000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000100000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v":761:35:761:41|Removing redundant assignment.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v":803:35:803:41|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire almostemptyi_fwft, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire sresetn, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire re_top_p, as it has the load but no drivers.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object k is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v":5:7:5:43|Synthesizing module COREFIFO_C10_COREFIFO_C10_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v":4:7:4:45|Synthesizing module COREFIFO_C10_COREFIFO_C10_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire EMPTY2, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire AEMPTY2, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fifo_rd_en, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_Q, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_Q, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire sresetn, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_scntr, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_dvld, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire fwft_reg_valid, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_w, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v":49:7:49:18|Synthesizing module COREFIFO_C10 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v":5:7:5:43|Synthesizing module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v":75:7:75:18|Synthesizing module PF_DPSRAM_C7 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v":5:7:5:69|Synthesizing module PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v":75:7:75:31|Synthesizing module PF_DPSRAM_C8_Event_Status in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v":9:7:9:26|Synthesizing module Event_Info_RAM_Block in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010000
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010000
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire neg_reset, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":28:7:28:45|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010000
	RWIDTH=32'b00000000000000000000000000010000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire empty1, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_w, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v":49:7:49:17|Synthesizing module COREFIFO_C4 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v":9:7:9:21|Synthesizing module Input_Data_Part in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v":180:0:180:13|Using module Trigger_Unit from library work
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":199:7:199:9|Synthesizing module OR4 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":223:7:223:9|Synthesizing module INV in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v":5:7:5:43|Synthesizing module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v":75:7:75:18|Synthesizing module PF_DPSRAM_C5 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v":9:7:9:22|Synthesizing module Sample_RAM_Block in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v":207:25:207:50|Using module Sample_RAM_Block_Decoder from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v":215:21:215:42|Using module Sample_RAM_Block_MUX from library work
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010010
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010010
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire neg_reset, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":28:7:28:45|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010010
	RWIDTH=32'b00000000000000000000000000010010
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire empty1, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_w, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v":49:7:49:17|Synthesizing module COREFIFO_C5 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v":9:7:9:22|Synthesizing module Trigger_Top_Part in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v":137:16:137:32|Using module Trigger_Control from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v":158:13:158:26|Using module Trigger_Main from library work
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v":9:7:9:16|Synthesizing module Data_Block in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v":185:22:185:44|Using module Communication_Builder from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v":253:13:253:26|Using module FIFOs_Reader from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v":361:15:361:30|Using module Test_Generator from library work
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":357:7:357:16|Synthesizing module INBUF_DIFF in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":403:7:403:17|Synthesizing module OUTBUF_DIFF in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v":29:7:29:52|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v":29:7:29:54|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":28:7:28:46|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":761:35:761:41|Removing redundant assignment.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":803:35:803:41|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire sresetn, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object k is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":28:7:28:45|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire empty1, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_Q, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire sresetn, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_scntr, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_sync_w, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v":49:7:49:17|Synthesizing module COREFIFO_C0 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C6_COREFIFO_C6_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000100000000
	WDEPTH=32'b00000000000000000000000100000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001000
	RMSB_DEPTH=32'b00000000000000000000000000001000
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001000
	FULL_WRITE_DEPTH=32'b00000000000000000000000100000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001000
	FULL_READ_DEPTH=32'b00000000000000000000000100000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire neg_reset, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v":28:7:28:45|Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire empty1, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire reset_rclk, as there is no assignment to it.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C6_COREFIFO_C6_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C6_COREFIFO_C6_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001000
	WDEPTH=32'b00000000000000000000000000001000
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire pf_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_identify_db_generator.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v":49:7:49:17|Synthesizing module COREFIFO_C6 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v":38:7:38:41|Synthesizing module COREUART_C0_COREUART_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":31:7:31:40|Synthesizing module COREUART_C0_COREUART_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":30:7:30:40|Synthesizing module COREUART_C0_COREUART_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":31:7:31:40|Synthesizing module COREUART_C0_COREUART_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v":26:7:26:17|Synthesizing module COREUART_C0 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":133:7:133:9|Synthesizing module OR2 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v":9:7:9:19|Synthesizing module UART_Protocol in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v":133:26:133:52|Using module Communication_TX_Arbiter2 from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v":234:0:234:4|Using module mko from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v":253:17:253:34|Using module UART_RX_Protocol from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v":269:17:269:34|Using module UART_TX_Protocol from library work
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C7_COREFIFO_C7_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v":29:7:29:52|Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v":29:7:29:54|Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v":28:7:28:46|Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v":761:35:761:41|Removing redundant assignment.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v":803:35:803:41|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object k is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v":28:7:28:45|Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C7_COREFIFO_C7_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C7_COREFIFO_C7_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_scntr, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v":49:7:49:17|Synthesizing module COREFIFO_C7 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C8_COREFIFO_C8_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000010000000000000
	WDEPTH=32'b00000000000000000010000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001101
	RMSB_DEPTH=32'b00000000000000000000000000001101
	WDEPTH_CAL=32'b00000000000000000000000000001100
	RDEPTH_CAL=32'b00000000000000000000000000001100
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v":29:7:29:52|Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v":29:7:29:54|Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v":28:7:28:46|Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001101
	FULL_WRITE_DEPTH=32'b00000000000000000010000000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001101
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001101
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001101
	FULL_READ_DEPTH=32'b00000000000000000010000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001100
	RDEPTH_CAL=32'b00000000000000000000000000001100
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v":761:35:761:41|Removing redundant assignment.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v":803:35:803:41|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire almostemptyi_fwft, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire re_top_p, as it has the load but no drivers.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object k is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C8_COREFIFO_C8_0_LSRAM_top in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C8_COREFIFO_C8_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001101
	WDEPTH=32'b00000000000000000000000000001101
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_scntr, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v":49:7:49:17|Synthesizing module COREFIFO_C8 in library work.
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v":29:7:29:42|Synthesizing module COREFIFO_C11_COREFIFO_C11_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:53|Synthesizing module COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_identify_db_generator.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":757:0:757:8|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v":243:21:243:42|Using module ft601_fifo_interface from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v":265:23:265:46|Using module ftdi_to_fifo_interface from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":494:21:494:42|Using module Communication_Switch from library work

At c_ver Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 184MB peak: 184MB)


Process completed successfully.
# Fri Aug 25 08:25:13 2023

###########################################################]
###########################################################[
@N:"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd":4:7:4:18|Top entity is set to Synchronizer.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.
Parsing C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.
VHDL syntax check successful!
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd":6:7:6:26|Synthesizing work.communication_switch.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd":174:12:174:25|OTHERS clause is not synthesized.
@W: CD638 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd":59:11:59:20|Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.communication_switch.rtl
Running optimization stage 1 on Communication_Switch .......
Finished optimization stage 1 on Communication_Switch (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd":6:7:6:28|Synthesizing work.ftdi_to_fifo_interface.rtl.
Post processing for work.ftdi_to_fifo_interface.rtl
Running optimization stage 1 on ftdi_to_fifo_interface .......
Finished optimization stage 1 on ftdi_to_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd":6:7:6:26|Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd":481:4:481:17|OTHERS clause is not synthesized.
Post processing for work.ft601_fifo_interface.rtl_ft601_fifo_interface
Running optimization stage 1 on ft601_fifo_interface .......
Finished optimization stage 1 on ft601_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd":7:7:7:22|Synthesizing work.uart_tx_protocol.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd":269:12:269:25|OTHERS clause is not synthesized.
Post processing for work.uart_tx_protocol.rtl
Running optimization stage 1 on UART_TX_Protocol .......
Finished optimization stage 1 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd":6:7:6:22|Synthesizing work.uart_rx_protocol.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd":323:12:323:25|OTHERS clause is not synthesized.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd":481:16:481:29|OTHERS clause is not synthesized.
Post processing for work.uart_rx_protocol.rtl
Running optimization stage 1 on UART_RX_Protocol .......
Finished optimization stage 1 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: Setting default value for generic time_period to 330000;
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd":6:7:6:9|Synthesizing work.mko.rtl.
Post processing for work.mko.rtl
Running optimization stage 1 on work_mko_rtl_330000_1_Time_Period .......
Finished optimization stage 1 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd":6:7:6:31|Synthesizing work.communication_tx_arbiter2.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd":151:12:151:25|OTHERS clause is not synthesized.
Post processing for work.communication_tx_arbiter2.rtl
Running optimization stage 1 on Communication_TX_Arbiter2 .......
Finished optimization stage 1 on Communication_TX_Arbiter2 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd":6:7:6:20|Synthesizing work.test_generator.rtl.
Post processing for work.test_generator.rtl
Running optimization stage 1 on Test_Generator .......
Finished optimization stage 1 on Test_Generator (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd":6:7:6:18|Synthesizing work.fifos_reader.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd":372:12:372:25|OTHERS clause is not synthesized.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd":464:12:464:25|OTHERS clause is not synthesized.
Post processing for work.fifos_reader.rtl
Running optimization stage 1 on FIFOs_Reader .......
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd":48:8:48:17|Signal Diag_Valid is floating; a simulation mismatch is possible.
Finished optimization stage 1 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd":8:7:8:27|Synthesizing work.communication_builder.rtl.
@N: CD364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd":793:16:793:44|Removing redundant assignment.
@N: CD364 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd":794:16:794:42|Removing redundant assignment.
Post processing for work.communication_builder.rtl
Running optimization stage 1 on Communication_Builder .......
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd":36:8:36:13|Signal Diag_3 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd":35:8:35:13|Signal Diag_2 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd":34:8:34:13|Signal Diag_1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd":33:8:33:13|Signal Diag_0 is floating; a simulation mismatch is possible.
Finished optimization stage 1 on Communication_Builder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd":6:7:6:18|Synthesizing work.trigger_main.rtl.
Post processing for work.trigger_main.rtl
Running optimization stage 1 on Trigger_Main .......
Finished optimization stage 1 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd":9:7:9:21|Synthesizing work.trigger_control.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd":195:12:195:25|OTHERS clause is not synthesized.
Post processing for work.trigger_control.rtl
Running optimization stage 1 on Trigger_Control .......
Finished optimization stage 1 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd":6:7:6:26|Synthesizing work.sample_ram_block_mux.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd":91:12:91:25|OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_mux.rtl
Running optimization stage 1 on Sample_RAM_Block_MUX .......
Finished optimization stage 1 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd":6:7:6:30|Synthesizing work.sample_ram_block_decoder.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd":74:12:74:25|OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_decoder.rtl
Running optimization stage 1 on Sample_RAM_Block_Decoder .......
Finished optimization stage 1 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N: Setting default value for generic g_num_of_trg_units to 8;
@N: Setting default value for generic g_order_vector_length to 3;
@N: Setting default value for generic g_data_length to 12;
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":6:7:6:18|Synthesizing work.trigger_unit.rtl.
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":128:19:128:58|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":131:23:131:62|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":134:22:134:61|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":144:19:144:58|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":147:23:147:62|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":150:22:150:61|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":160:19:160:58|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":163:23:163:62|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd":166:22:166:61|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
Post processing for work.trigger_unit.rtl
Running optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
Finished optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd":6:7:6:21|Synthesizing work.reset_controler.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd":206:12:206:25|OTHERS clause is not synthesized.
@W: CD638 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd":75:11:75:31|Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.reset_controler.rtl
Running optimization stage 1 on Reset_Controler .......
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd":30:8:30:17|Signal Diag_Valid is floating; a simulation mismatch is possible.
Finished optimization stage 1 on Reset_Controler (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd":6:7:6:15|Synthesizing work.registers.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd":133:12:133:25|OTHERS clause is not synthesized.
Post processing for work.registers.rtl
Running optimization stage 1 on REGISTERS .......
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd":19:8:19:17|Signal Diag_Valid is floating; a simulation mismatch is possible.
Finished optimization stage 1 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd":6:7:6:20|Synthesizing work.gpio_controler.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd":183:12:183:25|OTHERS clause is not synthesized.
Post processing for work.gpio_controler.rtl
Running optimization stage 1 on gpio_controler .......
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd":22:8:22:17|Signal Diag_Valid is floating; a simulation mismatch is possible.
Finished optimization stage 1 on gpio_controler (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd":5:7:5:27|Synthesizing work.communication_cmd_mux.rtl.
Post processing for work.communication_cmd_mux.rtl
Running optimization stage 1 on Communication_CMD_MUX .......
Finished optimization stage 1 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd":5:7:5:27|Synthesizing work.communication_anw_mux.rtl.
Post processing for work.communication_anw_mux.rtl
Running optimization stage 1 on Communication_ANW_MUX .......
Finished optimization stage 1 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd":8:7:8:21|Synthesizing work.command_decoder.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd":380:12:380:25|OTHERS clause is not synthesized.
Post processing for work.command_decoder.rtl
Running optimization stage 1 on Command_Decoder .......
Finished optimization stage 1 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":9:7:9:20|Synthesizing work.answer_encoder.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":189:12:189:25|OTHERS clause is not synthesized.
@W: CD434 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":263:46:263:56|Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":263:4:263:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":335:49:335:61|Referenced variable comsw_rx_data is not in sensitivity list.
@W: CG290 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":328:49:328:60|Referenced variable gpio_rx_data is not in sensitivity list.
@W: CG290 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":314:49:314:63|Referenced variable lmx2spi_rx_data is not in sensitivity list.
@W: CG290 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":307:49:307:63|Referenced variable lmx1spi_rx_data is not in sensitivity list.
@W: CG290 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd":300:67:300:80|Referenced variable hmcspi_rx_data is not in sensitivity list.
Post processing for work.answer_encoder.rtl
Running optimization stage 1 on Answer_Encoder .......
Finished optimization stage 1 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd":6:7:6:13|Synthesizing work.adi_spi.rtl.
Post processing for work.adi_spi.rtl
Running optimization stage 1 on ADI_SPI .......
Finished optimization stage 1 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: Setting default value for generic data_length to 24;
@N: Setting default value for generic divider to 5;
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd":6:7:6:16|Synthesizing work.spi_master.behavioural.
Post processing for work.spi_master.behavioural
Running optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider .......
Finished optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: Setting default value for generic addr_width to 7;
@N: Setting default value for generic data_width to 16;
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd":6:7:6:19|Synthesizing work.spi_interface.rtl.
Post processing for work.spi_interface.rtl
Running optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width .......
Finished optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd":4:7:4:18|Synthesizing work.synchronizer.arch.
Post processing for work.synchronizer.arch
Running optimization stage 1 on Synchronizer .......
Finished optimization stage 1 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)

At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 103MB peak: 104MB)


Process completed successfully.
# Fri Aug 25 08:25:16 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 85MB peak: 85MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime

Process completed successfully.
# Fri Aug 25 08:25:18 2023

###########################################################]
