$date
	Sun Sep 28 16:38:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module DFF_ins $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#1
1"
#2
1#
#3
0$
0"
#4
0#
#5
1"
#6
1!
1#
#8
0#
#9
0"
#10
0!
1#
#12
0#
#13
1"
#14
1!
1#
#16
0#
#17
0"
