// Seed: 1471704387
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  logic id_3;
  logic id_4 = 1;
  assign id_1 = 1;
  always @(posedge 1 or posedge id_4) begin
    id_2[1] <= 1;
  end
endmodule
