Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 12 14:12:42 2025
| Host         : 102-039 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_2_state_control_sets_placed.rpt
| Design       : stopwatch_2_state
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |              68 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+----------------------------+------------------+----------------+--------------+
|         Clock Signal        | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------+----------------------------+------------------+----------------+--------------+
|  clk_1hz1/clk_1hz           |               | counter_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_1hz1/clk_1hz           |               | counter_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1hz1/clk_1hz           |               | counter_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1hz1/clk_1hz           |               | counter_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_1hz1/clk_1hz           |               | counter_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1hz1/clk_1hz           |               | counter_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_1hz1/clk_1hz           |               | counter_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1hz1/clk_1hz           |               | counter_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_4hz1/clk_4hz           |               |                            |                1 |              1 |         1.00 |
|  counter_reg[2]_LDC_i_1_n_0 |               | counter_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[1]_LDC_i_1_n_0 |               | counter_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[3]_LDC_i_1_n_0 |               | counter_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_reg[0]_LDC_i_1_n_0 |               | counter_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               |                            |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG              |               | clk_1hz1/sig_out_i         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG              |               | clk_4hz1/sig_out_i         |                9 |             32 |         3.56 |
+-----------------------------+---------------+----------------------------+------------------+----------------+--------------+


