part=xc7z020-clg484-1

[hls]
clock=5
flow_target=vivado
syn.file=xf_sobel_accel.cpp
syn.top=sobel_accel
tb.file=xf_sobel_tb.cpp
package.output.format=ip_catalog
package.output.syn=false

