{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547607659911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547607659927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 11:00:59 2019 " "Processing started: Wed Jan 16 11:00:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547607659927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1547607659927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc-uart -c adc-uart --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc-uart -c adc-uart --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1547607659927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1547607661210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1547607661210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADCModule-spiMaster_arc " "Found design unit 1: ADCModule-spiMaster_arc" {  } { { "ADCModule.vhd" "" { Text "D:/COLLEGE/PKL LAPAN/PROJECT FIX/FPGA/ADCModule.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547607676632 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADCModule " "Found entity 1: ADCModule" {  } { { "ADCModule.vhd" "" { Text "D:/COLLEGE/PKL LAPAN/PROJECT FIX/FPGA/ADCModule.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547607676632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1547607676632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADCModule " "Elaborating entity \"ADCModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1547607676872 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "header_bits ADCModule.vhd(58) " "VHDL Signal Declaration warning at ADCModule.vhd(58): used explicit default value for signal \"header_bits\" because signal was never assigned a value" {  } { { "ADCModule.vhd" "" { Text "D:/COLLEGE/PKL LAPAN/PROJECT FIX/FPGA/ADCModule.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1547607676965 "|ADCModule"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newline_bits ADCModule.vhd(62) " "VHDL Signal Declaration warning at ADCModule.vhd(62): used explicit default value for signal \"newline_bits\" because signal was never assigned a value" {  } { { "ADCModule.vhd" "" { Text "D:/COLLEGE/PKL LAPAN/PROJECT FIX/FPGA/ADCModule.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1547607676965 "|ADCModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_state_sig ADCModule.vhd(100) " "VHDL Process Statement warning at ADCModule.vhd(100): signal \"adc_state_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADCModule.vhd" "" { Text "D:/COLLEGE/PKL LAPAN/PROJECT FIX/FPGA/ADCModule.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1547607676981 "|ADCModule"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_sck ADCModule.vhd(98) " "VHDL Process Statement warning at ADCModule.vhd(98): inferring latch(es) for signal or variable \"clk_sck\", which holds its previous value in one or more paths through the process" {  } { { "ADCModule.vhd" "" { Text "D:/COLLEGE/PKL LAPAN/PROJECT FIX/FPGA/ADCModule.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1547607677012 "|ADCModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_sck ADCModule.vhd(98) " "Inferred latch for \"clk_sck\" at ADCModule.vhd(98)" {  } { { "ADCModule.vhd" "" { Text "D:/COLLEGE/PKL LAPAN/PROJECT FIX/FPGA/ADCModule.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1547607677028 "|ADCModule"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547607678765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 11:01:18 2019 " "Processing ended: Wed Jan 16 11:01:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547607678765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547607678765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547607678765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1547607678765 ""}
