set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0.xdc id:1 order:EARLY scoped_inst:hdmi_i/axi_gpio_video/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0.xdc id:2 order:EARLY scoped_inst:hdmi_i/axi_timer_0/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0.xdc id:3 order:EARLY scoped_inst:hdmi_i/axi_uartlite_0/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc id:4 order:EARLY scoped_inst:hdmi_i/axi_vdma_0/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/dvi2rgb.xdc rfile:../../../src/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/dvi2rgb.xdc id:5 order:EARLY scoped_inst:hdmi_i/dvi2rgb_0/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/dvi2rgb.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc id:6 order:EARLY scoped_inst:hdmi_i/mdm_1/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0.xdc id:7 order:EARLY scoped_inst:hdmi_i/microblaze_0/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0.xdc id:8 order:EARLY scoped_inst:hdmi_i/microblaze_0_axi_intc/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0.xdc id:9 order:EARLY scoped_inst:hdmi_i/microblaze_0_local_memory/dlmb_v10/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0.xdc id:10 order:EARLY scoped_inst:hdmi_i/microblaze_0_local_memory/ilmb_v10/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc id:11 order:EARLY scoped_inst:hdmi_i/mig_7series_0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi.xdc rfile:../../../src/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi.xdc id:12 order:EARLY scoped_inst:hdmi_i/rgb2dvi_0/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0.xdc id:13 order:EARLY scoped_inst:hdmi_i/rst_mig_7series_0_100M/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0.xdc id:14 order:EARLY scoped_inst:hdmi_i/rst_mig_7series_0_pxl/U0 rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0.xdc rfile:../../../src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0.xdc id:15 order:EARLY scoped_inst:hdmi_i/clk_wiz_0/inst rxprname:$PPRDIR/../src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0.xdc} [current_design]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:CLKIN1:CLKFBOUT:clk_out1_hdmi_clk_wiz_0_0:CLKFBIN::1:0:CLKIN1:CLKOUT0:clk_out1_hdmi_clk_wiz_0_0:clocking_n_1::1:0:CLKIN1:CLKOUT3:clk_out1_hdmi_clk_wiz_0_0:C [get_cells hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/clocking]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:I:O:mmcm_clk:axi_dynclk_0_PXL_CLK_O [get_cells hdmi_i/axi_dynclk_0/U0/BUFR_inst]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:CLKIN1:CLKFBOUT:clk_pll_i:mmcm_adv_inst_n_0::1:0:CLKIN1:CLKOUT0:clk_pll_i:mmcm_clk [get_cells hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:CLKIN1:CLKFBOUT:sys_clk_i:clkfbout_hdmi_clk_wiz_0_0::1:0:CLKIN1:CLKOUT0:sys_clk_i:clk_out1_hdmi_clk_wiz_0_0::1:0:CLKIN1:CLKOUT1:sys_clk_i:clk_out2_hdmi_clk_wiz_0_0::1:0:CLKIN1:CLKOUT2:sys_clk_i:clk_out3_hdmi_clk_wiz_0_0::1:0:CLKIN1:CLKOUT3:sys_clk_i:clk_out4_hdmi_clk_wiz_0_0::1:0:CLKIN1:CLKOUT4:sys_clk_i:clk_out5_hdmi_clk_wiz_0_0::1:0:CLKIN1:CLKOUT5:sys_clk_i:clk_out6_hdmi_clk_wiz_0_0 [get_cells hdmi_i/clk_wiz_0/inst/mmcm_adv_inst]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:CLKIN1:CLKFBOUT:tmds_clk_pin:CLKFBIN_1::1:0:CLKIN1:CLKOUT0:tmds_clk_pin:CLK_OUT_5x_hdmi_clk [get_cells hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:I:O:CLK_OUT_5x_hdmi_clk:dvi2rgb_0_PixelClk [get_cells hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:CLKIN1:CLKFBOUT:pll_clk3_out:clk_pll_i::1:0:CLKIN1:CLKOUT0:pll_clk3_out:mmcm_clkout0::1:0:CLKIN1:CLKOUT1:pll_clk3_out:mmcm_clkout1::1:0:CLKIN1:CLKOUT2:pll_clk3_out:mmcm_clkout2::1:0:CLKIN1:CLKOUT3:pll_clk3_out:mmcm_clkout3::1:0:CLKIN1:CLKOUT4:pll_clk3_out:mmcm_clkout4::1:0:CLKIN1:CLKOUT5:pll_clk3_out:mmcm_ps_clk_bufg_in::1:0:CLKIN1:CLKOUT6:pll_clk3_out:clk_div2_bufg_in [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:CLKIN1:CLKFBOUT:sys_clk_i:pll_clkfbout::1:0:CLKIN1:CLKOUT0:sys_clk_i:freq_refclk::1:0:CLKIN1:CLKOUT1:sys_clk_i:mem_refclk::1:0:CLKIN1:CLKOUT2:sys_clk_i:sync_pulse::1:0:CLKIN1:CLKOUT3:sys_clk_i:pll_clk3_out [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:MEMREFCLK:OCLK:mem_refclk:oserdes_clk::1:0:OCLK:OCLKDIV:oserdes_clk:oserdes_clkdiv [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:MEMREFCLK:OCLK:mem_refclk:oserdes_clk_1::1:0:OCLK:OCLKDIV:oserdes_clk_1:oserdes_clkdiv_1 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:FREQREFCLK:ICLK:freq_refclk:iserdes_clk::1:0:ICLK:ICLKDIV:iserdes_clk:iserdes_clkdiv [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:MEMREFCLK:OCLK:mem_refclk:oserdes_clk_2::1:0:OCLK:OCLKDIV:oserdes_clk_2:oserdes_clkdiv_2 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:FREQREFCLK:ICLK:freq_refclk:iserdes_clk_1::1:0:ICLK:ICLKDIV:iserdes_clk_1:iserdes_clkdiv_1 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in]
set_property src_info {type:PI file:{} line:-1 export:NONE save:INPUT read:READ} [current_design]
set_property TOOL_DERIVED_CLK_NAMES 1:0:MEMREFCLK:OCLK:mem_refclk:oserdes_clk_3::1:0:OCLK:OCLKDIV:oserdes_clk_3:oserdes_clkdiv_3 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]

current_instance hdmi_i/axi_gpio_video/U0
set_property src_info {type:SCOPED_XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *cdc_to*/D]
set_property src_info {type:SCOPED_XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:2 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:4 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:2 line:5 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:2 line:6 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:2 line:7 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:2 line:8 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:2 line:10 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:2 line:12 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:2 line:14 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:2 line:15 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:2 line:16 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:2 line:17 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:2 line:18 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:2 line:19 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:2 line:20 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:2 line:21 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:2 line:22 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:2 line:23 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:2 line:24 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:2 line:25 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:2 line:26 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:2 line:27 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:2 line:28 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:2 line:29 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:2 line:30 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:31 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:2 line:32 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:2 line:33 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:2 line:34 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:2 line:35 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:2 line:36 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:2 line:37 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:2 line:38 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:2 line:39 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:2 line:40 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:2 line:41 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:2 line:42 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:2 line:43 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:2 line:44 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:2 line:45 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:2 line:46 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:2 line:47 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:48 export:INPUT save:INPUT read:READ} [current_design]

current_instance -quiet
current_instance hdmi_i/axi_timer_0/U0
set_property src_info {type:SCOPED_XDC file:2 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *cdc_to*/D]
set_property src_info {type:SCOPED_XDC file:2 line:50 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:51 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:2 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:3 line:3 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:3 line:4 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:3 line:5 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:3 line:6 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:3 line:7 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:3 line:8 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:3 line:9 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:3 line:10 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:3 line:11 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:3 line:12 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:3 line:13 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:3 line:14 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:3 line:15 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:3 line:16 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:3 line:17 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:3 line:18 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:3 line:19 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:3 line:20 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:3 line:21 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:3 line:22 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:3 line:23 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:3 line:24 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:3 line:25 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:3 line:26 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:3 line:27 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:3 line:28 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:3 line:29 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:3 line:30 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:3 line:31 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:3 line:32 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:3 line:33 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:3 line:34 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:3 line:35 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:3 line:36 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:3 line:37 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:3 line:38 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:3 line:39 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:3 line:40 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:3 line:41 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:3 line:42 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:3 line:43 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:3 line:44 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:3 line:45 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:3 line:46 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:3 line:47 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:48 export:INPUT save:INPUT read:READ} [current_design]

current_instance -quiet
current_instance hdmi_i/axi_uartlite_0/U0
set_property src_info {type:SCOPED_XDC file:3 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *cdc_to*/D]
set_property src_info {type:SCOPED_XDC file:3 line:50 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:51 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:4 line:2 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:4 line:4 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:4 line:5 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:4 line:6 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:4 line:7 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:4 line:8 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:4 line:9 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:4 line:10 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:4 line:11 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:4 line:12 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:4 line:13 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:4 line:14 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:4 line:15 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:4 line:16 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:4 line:17 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:4 line:18 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:4 line:19 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:4 line:20 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:4 line:21 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:4 line:22 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:4 line:23 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:4 line:24 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:4 line:25 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:4 line:26 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:4 line:28 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:4 line:29 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:4 line:30 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:4 line:31 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:4 line:32 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:4 line:35 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:4 line:37 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:4 line:38 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:4 line:39 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:4 line:40 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:4 line:41 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:4 line:42 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:4 line:44 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:4 line:45 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:4 line:46 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:47 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:48 export:INPUT save:INPUT read:READ} [current_design]
## INFO: AXI-Lite to&fro MMAP clock domain Register & Misc crossings in axi_vdma
current_instance -quiet
current_instance hdmi_i/axi_vdma_0/U0
set_property src_info {type:SCOPED_XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -leaf -of_objects [get_cells -hier *cdc_tig* -filter is_sequential] -filter NAME=~*/D]
set_property src_info {type:SCOPED_XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
## INFO: CDC Crossing in axi_vdma
set_property src_info {type:SCOPED_XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_cells -hier *cdc_from* -filter {is_sequential && (PRIMITIVE_GROUP!=CLOCK && PRIMITIVE_GROUP!=CLK)}] -to [get_cells -hier *cdc_to* -filter {is_sequential && (PRIMITIVE_GROUP!=CLOCK && PRIMITIVE_GROUP!=CLK) }]
set_property src_info {type:SCOPED_XDC file:4 line:53 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:54 export:INPUT save:INPUT read:READ} [current_design]
##################################################################################################################################
set_property src_info {type:SCOPED_XDC file:4 line:55 export:INPUT save:INPUT read:READ} [current_design]
##################################################################################################################################
set_property src_info {type:SCOPED_XDC file:4 line:56 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:57 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:58 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:INPUT read:READ} [current_design]
### Clock constraints ###
set_property src_info {type:SCOPED_XDC file:5 line:2 export:INPUT save:INPUT read:READ} [current_design]
# Constrain TMDS clock in the top-level project. Constraining it here, even if overridden in the top-level project
set_property src_info {type:SCOPED_XDC file:5 line:3 export:INPUT save:INPUT read:READ} [current_design]
# results in [DRC 23-20] Rule violation (PDRC-34) for the maximum MMCM VCO frequency.
set_property src_info {type:SCOPED_XDC file:5 line:4 export:INPUT save:INPUT read:READ} [current_design]
# create_clock -period 6.060 [get_ports TMDS_Clk_p]
set_property src_info {type:SCOPED_XDC file:5 line:5 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:6 export:INPUT save:INPUT read:READ} [current_design]
### I/O constraints ###
set_property src_info {type:SCOPED_XDC file:5 line:7 export:INPUT save:INPUT read:READ} [current_design]
# group data channel IODELAYE2 cells with the IDELAYCTRL
current_instance -quiet
current_instance hdmi_i/dvi2rgb_0/U0
set_property src_info {type:SCOPED_XDC file:5 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property IODELAY_GROUP dvi2rgb_iodelay_grp [get_cells {DataDecoders[*].DecoderX/InputSERDES_X/InputDelay}]
current_instance -quiet
set_property src_info {type:SCOPED_XDC file:5 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IODELAY_GROUP dvi2rgb_iodelay_grp [get_cells hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX]
set_property src_info {type:SCOPED_XDC file:5 line:10 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:11 export:INPUT save:INPUT read:READ} [current_design]
### Asynchronous clock domain crossings ###
current_instance hdmi_i/dvi2rgb_0/U0
set_property src_info {type:SCOPED_XDC file:5 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins -filter {NAME =~ */SyncAsync*/oSyncStages*/PRE || NAME =~ */SyncAsync*/oSyncStages*/CLR} -hier]
set_property src_info {type:SCOPED_XDC file:5 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins -filter {NAME =~ */SyncAsync*/oSyncStages_reg[0]/D} -hier]
set_property src_info {type:SCOPED_XDC file:5 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins -filter {NAME =~ */SyncBase*/iIn_q*/PRE || NAME =~ */SyncBase*/iIn_q*/CLR} -hier]
set_property src_info {type:SCOPED_XDC file:5 line:15 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:INPUT read:READ} [current_design]
# file: hdmi_mdm_1_0.xdc
set_property src_info {type:SCOPED_XDC file:6 line:2 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 2013-2017 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:6 line:3 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:6 line:4 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:6 line:5 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:6 line:6 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:6 line:7 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:6 line:8 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:6 line:9 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:6 line:10 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:6 line:11 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:6 line:12 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:6 line:13 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:6 line:14 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:6 line:15 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:6 line:16 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:6 line:17 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:6 line:18 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:6 line:19 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:6 line:20 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:6 line:21 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:6 line:22 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:6 line:23 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:6 line:24 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:6 line:25 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:6 line:26 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:6 line:27 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:6 line:28 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:6 line:29 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:6 line:30 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:6 line:31 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:6 line:32 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:6 line:33 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:6 line:34 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:6 line:35 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:6 line:36 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:6 line:37 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:6 line:38 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:6 line:39 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:6 line:40 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:6 line:41 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:6 line:42 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:6 line:43 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:6 line:44 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:6 line:45 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:6 line:46 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:6 line:47 export:INPUT save:INPUT read:READ} [current_design]

current_instance -quiet
current_instance hdmi_i/mdm_1/U0
set_property src_info {type:SCOPED_XDC file:6 line:48 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 33.333 [get_pins Use*.BSCAN*/*/DRCK]
set_property src_info {type:SCOPED_XDC file:6 line:49 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 33.333 [get_pins Use*.BSCAN*/*/UPDATE]
set_property src_info {type:SCOPED_XDC file:6 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/DRCK]]
set_property src_info {type:SCOPED_XDC file:6 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/UPDATE]]
set_property src_info {type:SCOPED_XDC file:6 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins Use*.BSCAN*/*/CAPTURE]
set_property src_info {type:SCOPED_XDC file:6 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins Use*.BSCAN*/*/SEL]
set_property src_info {type:SCOPED_XDC file:6 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins Use*.BSCAN*/*/SHIFT]
set_property src_info {type:SCOPED_XDC file:6 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins Use*.BSCAN*/*/TDI]
set_property src_info {type:SCOPED_XDC file:6 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -logically_exclusive -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/DRCK]] -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/UPDATE]]
current_instance -quiet
set_property src_info {type:SCOPED_XDC file:6 line:57 export:INPUT save:INPUT read:READ} [current_design]
current_instance hdmi_i/mdm_1/U0
set_ip_msg_config -idlist {CDC-1 CDCM-1 REQP-1851 TIMING-10 TIMING-14 TIMING-2 TIMING-4 TIMING-9}
current_instance -quiet
set_property src_info {type:SCOPED_XDC file:6 line:58 export:INPUT save:INPUT read:READ} [current_design]

current_instance hdmi_i/microblaze_0/U0
set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance Reset]
current_instance -quiet
set_property src_info {type:SCOPED_XDC file:7 line:2 export:INPUT save:INPUT read:READ} [current_design]
current_instance hdmi_i/microblaze_0/U0
set_ip_msg_config -idlist {CDC-1 CDC-4 CDC-7 DPIP-1 DPOP-1 DPOP-2 PDCN-1569 REQP-1839 TIMING-10 TIMING-9}
current_instance -quiet
set_property src_info {type:SCOPED_XDC file:7 line:3 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:INPUT read:READ} [current_design]
# file: hdmi_microblaze_0_axi_intc_0.xdc
set_property src_info {type:SCOPED_XDC file:8 line:2 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 1984 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:8 line:3 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:8 line:4 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:8 line:5 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:8 line:6 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:8 line:7 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:8 line:8 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:8 line:9 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:8 line:10 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:8 line:11 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:8 line:12 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:8 line:13 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:8 line:14 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:8 line:15 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:8 line:16 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:8 line:17 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:8 line:18 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:8 line:19 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:8 line:20 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:8 line:21 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:8 line:22 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:8 line:23 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:8 line:24 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:8 line:25 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:8 line:26 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:8 line:27 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:8 line:28 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:8 line:29 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:8 line:30 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:8 line:31 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:8 line:32 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:8 line:33 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:8 line:34 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:8 line:35 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:8 line:36 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:8 line:37 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:8 line:38 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:8 line:39 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:8 line:40 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:8 line:41 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:8 line:42 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:8 line:43 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:8 line:44 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:8 line:45 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:8 line:46 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
current_instance hdmi_i/microblaze_0_axi_intc/U0
set_property src_info {type:SCOPED_XDC file:8 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells -filter IS_SEQUENTIAL {INTC_CORE_I/*ASYNC_GEN.intr_ff*[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:48 export:INPUT save:INPUT read:READ} [current_design]

current_instance -quiet
current_instance hdmi_i/microblaze_0_local_memory/dlmb_v10/U0
set_property src_info {type:SCOPED_XDC file:9 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]
set_property src_info {type:SCOPED_XDC file:9 line:2 export:INPUT save:INPUT read:READ} [current_design]

current_instance -quiet
current_instance hdmi_i/microblaze_0_local_memory/ilmb_v10/U0
set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]
set_property src_info {type:SCOPED_XDC file:10 line:2 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:INPUT read:READ} [current_design]
##################################################################################################
set_property src_info {type:SCOPED_XDC file:11 line:2 export:INPUT save:INPUT read:READ} [current_design]
##
set_property src_info {type:SCOPED_XDC file:11 line:3 export:INPUT save:INPUT read:READ} [current_design]
##  Xilinx, Inc. 2010            www.xilinx.com
set_property src_info {type:SCOPED_XDC file:11 line:4 export:INPUT save:INPUT read:READ} [current_design]
##  Fri Mar 23 21:23:17 2018
set_property src_info {type:SCOPED_XDC file:11 line:5 export:INPUT save:INPUT read:READ} [current_design]
##  Generated by MIG Version 4.0
set_property src_info {type:SCOPED_XDC file:11 line:6 export:INPUT save:INPUT read:READ} [current_design]
##
set_property src_info {type:SCOPED_XDC file:11 line:7 export:INPUT save:INPUT read:READ} [current_design]
##################################################################################################
set_property src_info {type:SCOPED_XDC file:11 line:8 export:INPUT save:INPUT read:READ} [current_design]
##  File name :       hdmi_mig_7series_0_0.xdc
set_property src_info {type:SCOPED_XDC file:11 line:9 export:INPUT save:INPUT read:READ} [current_design]
##  Details :     Constraints file
set_property src_info {type:SCOPED_XDC file:11 line:10 export:INPUT save:INPUT read:READ} [current_design]
##                    FPGA Family:       ARTIX7
set_property src_info {type:SCOPED_XDC file:11 line:11 export:INPUT save:INPUT read:READ} [current_design]
##                    FPGA Part:         XC7A200T-SBG484
set_property src_info {type:SCOPED_XDC file:11 line:12 export:INPUT save:INPUT read:READ} [current_design]
##                    Speedgrade:        -1
set_property src_info {type:SCOPED_XDC file:11 line:13 export:INPUT save:INPUT read:READ} [current_design]
##                    Design Entry:      VERILOG
set_property src_info {type:SCOPED_XDC file:11 line:14 export:INPUT save:INPUT read:READ} [current_design]
##                    Frequency:         0 MHz
set_property src_info {type:SCOPED_XDC file:11 line:15 export:INPUT save:INPUT read:READ} [current_design]
##                    Time Period:       2500 ps
set_property src_info {type:SCOPED_XDC file:11 line:16 export:INPUT save:INPUT read:READ} [current_design]
##################################################################################################
set_property src_info {type:SCOPED_XDC file:11 line:17 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:18 export:INPUT save:INPUT read:READ} [current_design]
##################################################################################################
set_property src_info {type:SCOPED_XDC file:11 line:19 export:INPUT save:INPUT read:READ} [current_design]
## Controller 0
set_property src_info {type:SCOPED_XDC file:11 line:20 export:INPUT save:INPUT read:READ} [current_design]
## Memory Device: DDR3_SDRAM->Components->MT41K256M16XX-125
set_property src_info {type:SCOPED_XDC file:11 line:21 export:INPUT save:INPUT read:READ} [current_design]
## Data Width: 16
set_property src_info {type:SCOPED_XDC file:11 line:22 export:INPUT save:INPUT read:READ} [current_design]
## Time Period: 2500
set_property src_info {type:SCOPED_XDC file:11 line:23 export:INPUT save:INPUT read:READ} [current_design]
## Data Mask: 1
set_property src_info {type:SCOPED_XDC file:11 line:24 export:INPUT save:INPUT read:READ} [current_design]
##################################################################################################
set_property src_info {type:SCOPED_XDC file:11 line:25 export:INPUT save:INPUT read:READ} [current_design]

current_instance -quiet
set_property src_info {type:SCOPED_XDC file:11 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {DDR3_ck_n[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {DDR3_ck_p[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:28 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:29 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 [get_ports sys_clk_i]
set_property src_info {type:SCOPED_XDC file:11 line:30 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:31 export:INPUT save:INPUT read:READ} [current_design]
#create_clock -period 5 [get_ports clk_ref_i]
set_property src_info {type:SCOPED_XDC file:11 line:32 export:INPUT save:INPUT read:READ} [current_design]
# Note: the following CLOCK_DEDICATED_ROUTE constraint will cause a warning in place similar
set_property src_info {type:SCOPED_XDC file:11 line:33 export:INPUT save:INPUT read:READ} [current_design]
# to the following:
set_property src_info {type:SCOPED_XDC file:11 line:34 export:INPUT save:INPUT read:READ} [current_design]
#   WARNING:Place:1402 - A clock IOB / PLL clock component pair have been found that are not
set_property src_info {type:SCOPED_XDC file:11 line:35 export:INPUT save:INPUT read:READ} [current_design]
#   placed at an optimal clock IOB / PLL site pair.
set_property src_info {type:SCOPED_XDC file:11 line:36 export:INPUT save:INPUT read:READ} [current_design]
# This warning can be ignored.  See the Users Guide for more information.
set_property src_info {type:SCOPED_XDC file:11 line:37 export:INPUT save:INPUT read:READ} [current_design]
# The below constraint is used because the System Clock connecting to the PLL is
set_property src_info {type:SCOPED_XDC file:11 line:38 export:INPUT save:INPUT read:READ} [current_design]
# not allocated in the same bank as the PLL itself.
set_property src_info {type:SCOPED_XDC file:11 line:39 export:INPUT save:INPUT read:READ} [current_design]
# Please refer to UG 586 for details on clocking resources.
set_property src_info {type:SCOPED_XDC file:11 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets sys_clk_i]
current_instance hdmi_i/mig_7series_0
set_property src_info {type:SCOPED_XDC file:11 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_pins -hierarchical *pll*CLKIN1]
set_property src_info {type:SCOPED_XDC file:11 line:42 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:43 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:44 export:INPUT save:INPUT read:READ} [current_design]
############## NET - IOSTANDARD ##################
set_property src_info {type:SCOPED_XDC file:11 line:45 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:46 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:47 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L8N_T1_AD14N_35
current_instance -quiet
set_property src_info {type:SCOPED_XDC file:11 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G2 [get_ports {DDR3_dq[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:52 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:53 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L12P_T1_MRCC_35
set_property src_info {type:SCOPED_XDC file:11 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H4 [get_ports {DDR3_dq[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:58 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:59 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L10N_T1_AD15N_35
set_property src_info {type:SCOPED_XDC file:11 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H5 [get_ports {DDR3_dq[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:64 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:65 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L7N_T1_AD6N_35
set_property src_info {type:SCOPED_XDC file:11 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[3]}]
set_property src_info {type:SCOPED_XDC file:11 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[3]}]
set_property src_info {type:SCOPED_XDC file:11 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[3]}]
set_property src_info {type:SCOPED_XDC file:11 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J1 [get_ports {DDR3_dq[3]}]
set_property src_info {type:SCOPED_XDC file:11 line:70 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:71 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L7P_T1_AD6P_35
set_property src_info {type:SCOPED_XDC file:11 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[4]}]
set_property src_info {type:SCOPED_XDC file:11 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[4]}]
set_property src_info {type:SCOPED_XDC file:11 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[4]}]
set_property src_info {type:SCOPED_XDC file:11 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K1 [get_ports {DDR3_dq[4]}]
set_property src_info {type:SCOPED_XDC file:11 line:76 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:77 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L11P_T1_SRCC_35
set_property src_info {type:SCOPED_XDC file:11 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[5]}]
set_property src_info {type:SCOPED_XDC file:11 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[5]}]
set_property src_info {type:SCOPED_XDC file:11 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[5]}]
set_property src_info {type:SCOPED_XDC file:11 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H3 [get_ports {DDR3_dq[5]}]
set_property src_info {type:SCOPED_XDC file:11 line:82 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:83 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L8P_T1_AD14P_35
set_property src_info {type:SCOPED_XDC file:11 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[6]}]
set_property src_info {type:SCOPED_XDC file:11 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[6]}]
set_property src_info {type:SCOPED_XDC file:11 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[6]}]
set_property src_info {type:SCOPED_XDC file:11 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H2 [get_ports {DDR3_dq[6]}]
set_property src_info {type:SCOPED_XDC file:11 line:88 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:89 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L10P_T1_AD15P_35
set_property src_info {type:SCOPED_XDC file:11 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[7]}]
set_property src_info {type:SCOPED_XDC file:11 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[7]}]
set_property src_info {type:SCOPED_XDC file:11 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[7]}]
set_property src_info {type:SCOPED_XDC file:11 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J5 [get_ports {DDR3_dq[7]}]
set_property src_info {type:SCOPED_XDC file:11 line:94 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:95 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L6N_T0_VREF_35
set_property src_info {type:SCOPED_XDC file:11 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[8]}]
set_property src_info {type:SCOPED_XDC file:11 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[8]}]
set_property src_info {type:SCOPED_XDC file:11 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[8]}]
set_property src_info {type:SCOPED_XDC file:11 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E3 [get_ports {DDR3_dq[8]}]
set_property src_info {type:SCOPED_XDC file:11 line:100 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:101 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L2N_T0_AD12N_35
set_property src_info {type:SCOPED_XDC file:11 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[9]}]
set_property src_info {type:SCOPED_XDC file:11 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[9]}]
set_property src_info {type:SCOPED_XDC file:11 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[9]}]
set_property src_info {type:SCOPED_XDC file:11 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B2 [get_ports {DDR3_dq[9]}]
set_property src_info {type:SCOPED_XDC file:11 line:106 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:107 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L6P_T0_35
set_property src_info {type:SCOPED_XDC file:11 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[10]}]
set_property src_info {type:SCOPED_XDC file:11 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[10]}]
set_property src_info {type:SCOPED_XDC file:11 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[10]}]
set_property src_info {type:SCOPED_XDC file:11 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F3 [get_ports {DDR3_dq[10]}]
set_property src_info {type:SCOPED_XDC file:11 line:112 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:113 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L4N_T0_35
set_property src_info {type:SCOPED_XDC file:11 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[11]}]
set_property src_info {type:SCOPED_XDC file:11 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[11]}]
set_property src_info {type:SCOPED_XDC file:11 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[11]}]
set_property src_info {type:SCOPED_XDC file:11 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D2 [get_ports {DDR3_dq[11]}]
set_property src_info {type:SCOPED_XDC file:11 line:118 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:119 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L2P_T0_AD12P_35
set_property src_info {type:SCOPED_XDC file:11 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[12]}]
set_property src_info {type:SCOPED_XDC file:11 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[12]}]
set_property src_info {type:SCOPED_XDC file:11 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[12]}]
set_property src_info {type:SCOPED_XDC file:11 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C2 [get_ports {DDR3_dq[12]}]
set_property src_info {type:SCOPED_XDC file:11 line:124 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:125 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L1N_T0_AD4N_35
set_property src_info {type:SCOPED_XDC file:11 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[13]}]
set_property src_info {type:SCOPED_XDC file:11 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[13]}]
set_property src_info {type:SCOPED_XDC file:11 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[13]}]
set_property src_info {type:SCOPED_XDC file:11 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A1 [get_ports {DDR3_dq[13]}]
set_property src_info {type:SCOPED_XDC file:11 line:130 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:131 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L4P_T0_35
set_property src_info {type:SCOPED_XDC file:11 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[14]}]
set_property src_info {type:SCOPED_XDC file:11 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[14]}]
set_property src_info {type:SCOPED_XDC file:11 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[14]}]
set_property src_info {type:SCOPED_XDC file:11 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E2 [get_ports {DDR3_dq[14]}]
set_property src_info {type:SCOPED_XDC file:11 line:136 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:137 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L1P_T0_AD4P_35
set_property src_info {type:SCOPED_XDC file:11 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dq[15]}]
set_property src_info {type:SCOPED_XDC file:11 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dq[15]}]
set_property src_info {type:SCOPED_XDC file:11 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dq[15]}]
set_property src_info {type:SCOPED_XDC file:11 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B1 [get_ports {DDR3_dq[15]}]
set_property src_info {type:SCOPED_XDC file:11 line:142 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:143 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L24P_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[14]}]
set_property src_info {type:SCOPED_XDC file:11 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[14]}]
set_property src_info {type:SCOPED_XDC file:11 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P6 [get_ports {DDR3_addr[14]}]
set_property src_info {type:SCOPED_XDC file:11 line:147 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:148 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L22P_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[13]}]
set_property src_info {type:SCOPED_XDC file:11 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[13]}]
set_property src_info {type:SCOPED_XDC file:11 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P2 [get_ports {DDR3_addr[13]}]
set_property src_info {type:SCOPED_XDC file:11 line:152 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:153 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L19P_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[12]}]
set_property src_info {type:SCOPED_XDC file:11 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[12]}]
set_property src_info {type:SCOPED_XDC file:11 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N4 [get_ports {DDR3_addr[12]}]
set_property src_info {type:SCOPED_XDC file:11 line:157 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:158 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L24N_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[11]}]
set_property src_info {type:SCOPED_XDC file:11 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[11]}]
set_property src_info {type:SCOPED_XDC file:11 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N5 [get_ports {DDR3_addr[11]}]
set_property src_info {type:SCOPED_XDC file:11 line:162 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:163 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L18P_T2_35
set_property src_info {type:SCOPED_XDC file:11 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[10]}]
set_property src_info {type:SCOPED_XDC file:11 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[10]}]
set_property src_info {type:SCOPED_XDC file:11 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L5 [get_ports {DDR3_addr[10]}]
set_property src_info {type:SCOPED_XDC file:11 line:167 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:168 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L20P_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[9]}]
set_property src_info {type:SCOPED_XDC file:11 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[9]}]
set_property src_info {type:SCOPED_XDC file:11 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R1 [get_ports {DDR3_addr[9]}]
set_property src_info {type:SCOPED_XDC file:11 line:172 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:173 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L23P_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[8]}]
set_property src_info {type:SCOPED_XDC file:11 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[8]}]
set_property src_info {type:SCOPED_XDC file:11 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M6 [get_ports {DDR3_addr[8]}]
set_property src_info {type:SCOPED_XDC file:11 line:177 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:178 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L22N_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[7]}]
set_property src_info {type:SCOPED_XDC file:11 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[7]}]
set_property src_info {type:SCOPED_XDC file:11 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N2 [get_ports {DDR3_addr[7]}]
set_property src_info {type:SCOPED_XDC file:11 line:182 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:183 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L19N_T3_VREF_35
set_property src_info {type:SCOPED_XDC file:11 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[6]}]
set_property src_info {type:SCOPED_XDC file:11 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[6]}]
set_property src_info {type:SCOPED_XDC file:11 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N3 [get_ports {DDR3_addr[6]}]
set_property src_info {type:SCOPED_XDC file:11 line:187 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:188 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L20N_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[5]}]
set_property src_info {type:SCOPED_XDC file:11 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[5]}]
set_property src_info {type:SCOPED_XDC file:11 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P1 [get_ports {DDR3_addr[5]}]
set_property src_info {type:SCOPED_XDC file:11 line:192 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:193 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_25_35
set_property src_info {type:SCOPED_XDC file:11 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[4]}]
set_property src_info {type:SCOPED_XDC file:11 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[4]}]
set_property src_info {type:SCOPED_XDC file:11 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L6 [get_ports {DDR3_addr[4]}]
set_property src_info {type:SCOPED_XDC file:11 line:197 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:198 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L15P_T2_DQS_35
set_property src_info {type:SCOPED_XDC file:11 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[3]}]
set_property src_info {type:SCOPED_XDC file:11 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[3]}]
set_property src_info {type:SCOPED_XDC file:11 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M1 [get_ports {DDR3_addr[3]}]
set_property src_info {type:SCOPED_XDC file:11 line:202 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:203 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L16P_T2_35
set_property src_info {type:SCOPED_XDC file:11 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M3 [get_ports {DDR3_addr[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:207 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:208 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L23N_T3_35
set_property src_info {type:SCOPED_XDC file:11 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M5 [get_ports {DDR3_addr[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:212 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:213 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L16N_T2_35
set_property src_info {type:SCOPED_XDC file:11 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_addr[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_addr[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M2 [get_ports {DDR3_addr[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:217 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:218 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L18N_T2_35
set_property src_info {type:SCOPED_XDC file:11 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_ba[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_ba[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L4 [get_ports {DDR3_ba[2]}]
set_property src_info {type:SCOPED_XDC file:11 line:222 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:223 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L17P_T2_35
set_property src_info {type:SCOPED_XDC file:11 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_ba[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_ba[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K6 [get_ports {DDR3_ba[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:227 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:228 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L14P_T2_SRCC_35
set_property src_info {type:SCOPED_XDC file:11 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_ba[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_ba[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L3 [get_ports {DDR3_ba[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:232 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:233 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L13N_T2_MRCC_35
set_property src_info {type:SCOPED_XDC file:11 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports DDR3_ras_n]
set_property src_info {type:SCOPED_XDC file:11 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports DDR3_ras_n]
set_property src_info {type:SCOPED_XDC file:11 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J4 [get_ports DDR3_ras_n]
set_property src_info {type:SCOPED_XDC file:11 line:237 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:238 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L14N_T2_SRCC_35
set_property src_info {type:SCOPED_XDC file:11 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports DDR3_cas_n]
set_property src_info {type:SCOPED_XDC file:11 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports DDR3_cas_n]
set_property src_info {type:SCOPED_XDC file:11 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K3 [get_ports DDR3_cas_n]
set_property src_info {type:SCOPED_XDC file:11 line:242 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:243 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L15N_T2_DQS_35
set_property src_info {type:SCOPED_XDC file:11 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports DDR3_we_n]
set_property src_info {type:SCOPED_XDC file:11 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports DDR3_we_n]
set_property src_info {type:SCOPED_XDC file:11 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L1 [get_ports DDR3_we_n]
set_property src_info {type:SCOPED_XDC file:11 line:247 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:248 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L5P_T0_AD13P_35
set_property src_info {type:SCOPED_XDC file:11 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports DDR3_reset_n]
set_property src_info {type:SCOPED_XDC file:11 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports DDR3_reset_n]
set_property src_info {type:SCOPED_XDC file:11 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G1 [get_ports DDR3_reset_n]
set_property src_info {type:SCOPED_XDC file:11 line:252 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:253 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L17N_T2_35
set_property src_info {type:SCOPED_XDC file:11 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_cke[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_cke[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J6 [get_ports {DDR3_cke[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:257 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:258 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L13P_T2_MRCC_35
set_property src_info {type:SCOPED_XDC file:11 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_odt[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_odt[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K4 [get_ports {DDR3_odt[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:262 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:263 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L11N_T1_SRCC_35
set_property src_info {type:SCOPED_XDC file:11 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dm[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dm[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G3 [get_ports {DDR3_dm[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:267 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:268 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L5N_T0_AD13N_35
set_property src_info {type:SCOPED_XDC file:11 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dm[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_dm[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F1 [get_ports {DDR3_dm[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:272 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:273 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L13P_T2_MRCC_34
set_property src_info {type:SCOPED_XDC file:11 line:276 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:277 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L9P_T1_DQS_AD7P_35
set_property src_info {type:SCOPED_XDC file:11 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:282 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:283 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L9N_T1_DQS_AD7N_35
set_property src_info {type:SCOPED_XDC file:11 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J2 [get_ports {DDR3_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K2 [get_ports {DDR3_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:288 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:289 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L3P_T0_DQS_AD5P_35
set_property src_info {type:SCOPED_XDC file:11 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:294 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:295 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L3N_T0_DQS_AD5N_35
set_property src_info {type:SCOPED_XDC file:11 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {DDR3_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D1 [get_ports {DDR3_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E1 [get_ports {DDR3_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:11 line:300 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:301 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L21P_T3_DQS_35
set_property src_info {type:SCOPED_XDC file:11 line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_ck_p[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_ck_p[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:305 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:306 export:INPUT save:INPUT read:READ} [current_design]
# PadFunction: IO_L21N_T3_DQS_35
set_property src_info {type:SCOPED_XDC file:11 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {DDR3_ck_n[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {DDR3_ck_n[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P4 [get_ports {DDR3_ck_n[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P5 [get_ports {DDR3_ck_p[0]}]
set_property src_info {type:SCOPED_XDC file:11 line:310 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:311 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property INTERNAL_VREF 0.75 [get_iobanks 35]
set_property src_info {type:SCOPED_XDC file:11 line:313 export:INPUT save:INPUT read:READ} [current_design]

current_instance hdmi_i/mig_7series_0
set_property src_info {type:SCOPED_XDC file:11 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y13 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property src_info {type:SCOPED_XDC file:11 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y12 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property src_info {type:SCOPED_XDC file:11 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y15 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property src_info {type:SCOPED_XDC file:11 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_OUT_PHY_X1Y14 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property src_info {type:SCOPED_XDC file:11 line:318 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:319 export:INPUT save:INPUT read:READ} [current_design]
## set_property LOC PHASER_IN_PHY_X1Y13 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property src_info {type:SCOPED_XDC file:11 line:320 export:INPUT save:INPUT read:READ} [current_design]
## set_property LOC PHASER_IN_PHY_X1Y12 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property src_info {type:SCOPED_XDC file:11 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y15 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property src_info {type:SCOPED_XDC file:11 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_IN_PHY_X1Y14 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property src_info {type:SCOPED_XDC file:11 line:323 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:324 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:325 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y13 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property src_info {type:SCOPED_XDC file:11 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y12 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property src_info {type:SCOPED_XDC file:11 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y15 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property src_info {type:SCOPED_XDC file:11 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OUT_FIFO_X1Y14 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property src_info {type:SCOPED_XDC file:11 line:330 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y15 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property src_info {type:SCOPED_XDC file:11 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IN_FIFO_X1Y14 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property src_info {type:SCOPED_XDC file:11 line:333 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHY_CONTROL_X1Y3 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]
set_property src_info {type:SCOPED_XDC file:11 line:335 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PHASER_REF_X1Y3 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]
set_property src_info {type:SCOPED_XDC file:11 line:337 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y193 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:SCOPED_XDC file:11 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC OLOGIC_X1Y181 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property src_info {type:SCOPED_XDC file:11 line:340 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PLLE2_ADV_X1Y3 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/plle2_i}]
set_property src_info {type:SCOPED_XDC file:11 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC MMCME2_ADV_X1Y3 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i}]
set_property src_info {type:SCOPED_XDC file:11 line:343 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:344 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] 6
set_property src_info {type:SCOPED_XDC file:11 line:348 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -hold -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] 5
set_property src_info {type:SCOPED_XDC file:11 line:352 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]
set_property src_info {type:SCOPED_XDC file:11 line:354 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:355 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 2
set_property src_info {type:SCOPED_XDC file:11 line:356 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -hold -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 1
set_property src_info {type:SCOPED_XDC file:11 line:357 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:358 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20.000
set_property src_info {type:SCOPED_XDC file:11 line:359 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] 5.000
set_property src_info {type:SCOPED_XDC file:11 line:360 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]
set_property src_info {type:SCOPED_XDC file:11 line:361 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:362 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *ddr3_infrastructure/rstdiv0_sync_r1_reg*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] 20.000
set_property src_info {type:SCOPED_XDC file:11 line:363 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:364 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:1 export:INPUT save:INPUT read:READ} [current_design]
### Clock constraints ###
set_property src_info {type:SCOPED_XDC file:12 line:2 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:3 export:INPUT save:INPUT read:READ} [current_design]
### Asynchronous clock domain crossings ###
current_instance -quiet
current_instance hdmi_i/rgb2dvi_0/U0
set_property src_info {type:SCOPED_XDC file:12 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins -filter {NAME =~ */SyncAsync*/oSyncStages*/PRE || NAME =~ */SyncAsync*/oSyncStages*/CLR} -hier]
set_property src_info {type:SCOPED_XDC file:12 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]
set_property src_info {type:SCOPED_XDC file:12 line:6 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:13 line:1 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:13 line:2 export:INPUT save:INPUT read:READ} [current_design]
# file: hdmi_rst_mig_7series_0_100M_0.xdc
set_property src_info {type:SCOPED_XDC file:13 line:3 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:13 line:4 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:13 line:5 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:13 line:6 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:13 line:7 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:13 line:8 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:13 line:9 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:13 line:10 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:13 line:11 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:13 line:12 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:13 line:13 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:13 line:14 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:13 line:15 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:13 line:16 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:13 line:17 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:13 line:18 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:13 line:19 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:13 line:20 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:13 line:21 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:13 line:22 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:13 line:23 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:13 line:24 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:13 line:25 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:13 line:26 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:13 line:27 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:13 line:28 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:13 line:29 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:13 line:30 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:13 line:31 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:13 line:32 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:13 line:33 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:13 line:34 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:13 line:35 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:13 line:36 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:13 line:37 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:13 line:38 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:13 line:39 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:13 line:40 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:13 line:41 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:13 line:42 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:13 line:43 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:13 line:44 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:13 line:45 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:13 line:46 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:13 line:47 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:13 line:48 export:INPUT save:INPUT read:READ} [current_design]

current_instance -quiet
current_instance hdmi_i/rst_mig_7series_0_100M/U0
set_property src_info {type:SCOPED_XDC file:13 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *cdc_to*/D]
set_property src_info {type:SCOPED_XDC file:13 line:50 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:14 line:1 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:14 line:2 export:INPUT save:INPUT read:READ} [current_design]
# file: hdmi_rst_mig_7series_0_pxl_0.xdc
set_property src_info {type:SCOPED_XDC file:14 line:3 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:14 line:4 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:14 line:5 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:14 line:6 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:14 line:7 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:14 line:8 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:14 line:9 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:14 line:10 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:14 line:11 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:14 line:12 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:14 line:13 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:14 line:14 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:14 line:15 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:14 line:16 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:14 line:17 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:14 line:18 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:14 line:19 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:14 line:20 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:14 line:21 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:14 line:22 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:14 line:23 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:14 line:24 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:14 line:25 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:14 line:26 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:14 line:27 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:14 line:28 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:14 line:29 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:14 line:30 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:14 line:31 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:14 line:32 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:14 line:33 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:14 line:34 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:14 line:35 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:14 line:36 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:14 line:37 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:14 line:38 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:14 line:39 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:14 line:40 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:14 line:41 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:14 line:42 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:14 line:43 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:14 line:44 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:14 line:45 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:14 line:46 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:14 line:47 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:14 line:48 export:INPUT save:INPUT read:READ} [current_design]

current_instance -quiet
current_instance hdmi_i/rst_mig_7series_0_pxl/U0
set_property src_info {type:SCOPED_XDC file:14 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *cdc_to*/D]
set_property src_info {type:SCOPED_XDC file:14 line:50 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:15 line:1 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:15 line:2 export:INPUT save:INPUT read:READ} [current_design]
# file: hdmi_clk_wiz_0_0.xdc
set_property src_info {type:SCOPED_XDC file:15 line:3 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:15 line:4 export:INPUT save:INPUT read:READ} [current_design]
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:15 line:5 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:15 line:6 export:INPUT save:INPUT read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:15 line:7 export:INPUT save:INPUT read:READ} [current_design]
# of Xilinx, Inc. and is protected under U.S. and
set_property src_info {type:SCOPED_XDC file:15 line:8 export:INPUT save:INPUT read:READ} [current_design]
# international copyright and other intellectual property
set_property src_info {type:SCOPED_XDC file:15 line:9 export:INPUT save:INPUT read:READ} [current_design]
# laws.
set_property src_info {type:SCOPED_XDC file:15 line:10 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:15 line:11 export:INPUT save:INPUT read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:15 line:12 export:INPUT save:INPUT read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:15 line:13 export:INPUT save:INPUT read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:15 line:14 export:INPUT save:INPUT read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:15 line:15 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:15 line:16 export:INPUT save:INPUT read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:15 line:17 export:INPUT save:INPUT read:READ} [current_design]
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:15 line:18 export:INPUT save:INPUT read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:15 line:19 export:INPUT save:INPUT read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:15 line:20 export:INPUT save:INPUT read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:15 line:21 export:INPUT save:INPUT read:READ} [current_design]
# (2) Xilinx shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:15 line:22 export:INPUT save:INPUT read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:15 line:23 export:INPUT save:INPUT read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:15 line:24 export:INPUT save:INPUT read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:15 line:25 export:INPUT save:INPUT read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:15 line:26 export:INPUT save:INPUT read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:15 line:27 export:INPUT save:INPUT read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:15 line:28 export:INPUT save:INPUT read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:15 line:29 export:INPUT save:INPUT read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:15 line:30 export:INPUT save:INPUT read:READ} [current_design]
# reasonably foreseeable or Xilinx had been advised of the
set_property src_info {type:SCOPED_XDC file:15 line:31 export:INPUT save:INPUT read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:15 line:32 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:15 line:33 export:INPUT save:INPUT read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:15 line:34 export:INPUT save:INPUT read:READ} [current_design]
# Xilinx products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:15 line:35 export:INPUT save:INPUT read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:15 line:36 export:INPUT save:INPUT read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:15 line:37 export:INPUT save:INPUT read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:15 line:38 export:INPUT save:INPUT read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:15 line:39 export:INPUT save:INPUT read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:15 line:40 export:INPUT save:INPUT read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:15 line:41 export:INPUT save:INPUT read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:15 line:42 export:INPUT save:INPUT read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:15 line:43 export:INPUT save:INPUT read:READ} [current_design]
# liability of any use of Xilinx products in Critical
set_property src_info {type:SCOPED_XDC file:15 line:44 export:INPUT save:INPUT read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:15 line:45 export:INPUT save:INPUT read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:15 line:46 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:15 line:47 export:INPUT save:INPUT read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:15 line:48 export:INPUT save:INPUT read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:15 line:49 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:15 line:50 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:15 line:51 export:INPUT save:INPUT read:READ} [current_design]
# Input clock periods. These duplicate the values entered for the
set_property src_info {type:SCOPED_XDC file:15 line:52 export:INPUT save:INPUT read:READ} [current_design]
# input clocks. You can use these to time your system. If required
set_property src_info {type:SCOPED_XDC file:15 line:53 export:INPUT save:INPUT read:READ} [current_design]
# commented constraints can be used in the top level xdc
set_property src_info {type:SCOPED_XDC file:15 line:54 export:INPUT save:INPUT read:READ} [current_design]
#----------------------------------------------------------------
set_property src_info {type:SCOPED_XDC file:15 line:55 export:INPUT save:INPUT read:READ} [current_design]
# Connect to input port when clock capable pin is selected for input
current_instance -quiet
set_property src_info {type:SCOPED_XDC file:15 line:56 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 [get_ports sys_clk_i]
set_property src_info {type:SCOPED_XDC file:15 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports sys_clk_i]] 0.100
set_property src_info {type:SCOPED_XDC file:15 line:58 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:15 line:59 export:INPUT save:INPUT read:READ} [current_design]

current_instance hdmi_i/clk_wiz_0/inst
set_property src_info {type:SCOPED_XDC file:15 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PHASESHIFT_MODE WAVEFORM [get_cells -hierarchical *adv*]
set_property src_info {type:SCOPED_XDC file:15 line:61 export:INPUT save:INPUT read:READ} [current_design]

