/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_oci_proc_2_unused.H $     */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2021                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_oci_proc_2_H_UNUSED__
#define __p10_oci_proc_2_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace oci_proc
{
#endif


//>> [TP_TPBR_PBA_PBAO_PBAXRCVSTAT]
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT = 0xc0040120ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_IN_PROGRESS = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_ERROR = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_WRITE_IN_PROGRESS = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_RESERVATION_SET = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_CAPTURE = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXRCVSTAT_CAPTURE_LEN = 18;
//<< [TP_TPBR_PBA_PBAO_PBAXRCVSTAT]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR1]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR1 = 0xc0000208ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR1_OCB_OCI_GPEXIVDR0_GPR1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR1_OCB_OCI_GPEXIVDR0_GPR1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR1]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML = 0xc0000148ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_BUSY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_BYTE_ENABLE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_BYTE_ENABLE_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_LINE_MODE = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_MEMORY_INFO_LOWER_PART1 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_ERROR = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_ERROR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_IFETCH_PENDING = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_DATAOP_PENDING = 31;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEML]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEMU]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEMU = 0xc0000140ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEMU_OCB_OCI_GPEXIMEM_MEM_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEMU_OCB_OCI_GPEXIMEM_MEM_ADDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIMEMU]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISRR0]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISRR0 = 0xc0000180ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISRR0_OCB_OCI_GPEXIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISRR0_OCB_OCI_GPEXIDBGINF_SRR0_LEN = 30;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXISRR0]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0 = 0xc0000400ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0_0_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0_1 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR0]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEOXIXCR]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEOXIXCR = 0xc0010100ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEOXIXCR_OCB_OCI_GPEOXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEOXIXCR_OCB_OCI_GPEOXIXCR_XCR_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEOXIXCR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC = 0xc00100c8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_TAG_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_TAG_ADDR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_ERR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_OCB_OCI_GPEXISIB_PIB_IFETCH_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_OCB_OCI_GPEXIMEM_MEM_IFETCH_PENDING = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_VALID = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_VALID_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_LINE2_VALID = 40;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_LINE2_VALID_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_LINE_PTR = 45;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_LINE2_ERR = 46;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC_ICACHE_PREFETCH_PENDING = 47;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICAC]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR5]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR5 = 0xc0030228ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR5_OCB_OCI_GPEXIVDR4_GPR5 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR5_OCB_OCI_GPEXIVDR4_GPR5_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR5]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM = 0xc00300b8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_R_NW = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_BUSY = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_BYTE_ENABLE = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_BYTE_ENABLE_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_LINE_MODE = 43;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_ERROR = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_ERROR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM_DATAOP_PENDING = 63;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEM]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA = 0xc0030090ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA_SPRG0 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA_SPRG0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIRAMGA]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4 = 0xc0030410ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4_4 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4_4_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4_5 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4_5_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR4]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_DORP1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1 = 0xc0060c18ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1_QUOTIENT = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1_QUOTIENT_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1_REMAINDER = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP1_REMAINDER_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_DORP1]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSHI1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHI1 = 0xc00610a8ull;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSHI1]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSLI3]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLI3 = 0xc0061190ull;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSLI3]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCFLG4]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_RW = 0xc00605c0ull;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_WO_CLEAR = 0xc00605c8ull;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_WO_OR = 0xc00605d0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_OCB_OCI_OCCFLG4_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG4_OCB_OCI_OCCFLG4_OCC_FLAGS_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCFLG4]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1RR = 0xc0062808ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1RR_OCB_OCI_OPIT0Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1RR_OCB_OCI_OPIT0Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q1RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q3]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q3 = 0xc0062018ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q3_OCB_OCI_OPIT0Q3RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q3_OCB_OCI_OPIT0Q3RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q3]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q1RR = 0xc0062848ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q1RR_OCB_OCI_OPIT1Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q1RR_OCB_OCI_OPIT1Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q1RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1RR = 0xc0062888ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1RR_OCB_OCI_OPIT2Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1RR_OCB_OCI_OPIT2Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q1RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1RR = 0xc00628c8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1RR_OCB_OCI_OPIT3Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1RR_OCB_OCI_OPIT3Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q1RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7 = 0xc00620f8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7_OCB_OCI_OPIT3Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7_OCB_OCI_OPIT3Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q7]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1 = 0xc0062108ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1_OCB_OCI_OPIT4Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1_OCB_OCI_OPIT4Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1RR = 0xc0062908ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1RR_OCB_OCI_OPIT4Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1RR_OCB_OCI_OPIT4Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q1RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q1RR = 0xc0062948ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q1RR_OCB_OCI_OPIT5Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q1RR_OCB_OCI_OPIT5Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q1RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q1RR = 0xc0062988ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q1RR_OCB_OCI_OPIT6Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q1RR_OCB_OCI_OPIT6Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q1RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1RR = 0xc00629c8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1RR_OCB_OCI_OPIT7Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1RR_OCB_OCI_OPIT7Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5 = 0xc00621e8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5_OCB_OCI_OPIT7Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5_OCB_OCI_OPIT7Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q5]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C16]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16 = 0xc0062280ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C16_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C16]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR = 0xc0062a98ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C19RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C21]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21 = 0xc00622a8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C21]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR = 0xc0062a30ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C6RR]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1 = 0xc0062308ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C1_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C1]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C10]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10 = 0xc0062350ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C10]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C27]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27 = 0xc00623d8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C27_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C27]
// oci_proc/reg00003.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR = 0xc0062b30ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C6RR]
// oci_proc/reg00004.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR = 0xc0062c10ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITASV2RR]
// oci_proc/reg00004.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR = 0xc0062c20ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITBSV0RR]
// oci_proc/reg00004.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OUISR1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OUISR1 = 0xc0060390ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OUISR1_INTERRUPT_UNCON_STATUS_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OUISR1_INTERRUPT_UNCON_STATUS_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OUISR1]
// oci_proc/reg00004.H

//>> [TP_TPCHIP_OCC_SRAM_CTL_SREAR]
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SREAR = 0xc0050018ull;

static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SREAR_SRAM_SREAR_ERROR_ADDRESS = 0;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SREAR_SRAM_SREAR_ERROR_ADDRESS_LEN = 17;
//<< [TP_TPCHIP_OCC_SRAM_CTL_SREAR]
// oci_proc/reg00004.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "oci_proc/reg00003_unused.H"
#include "oci_proc/reg00004_unused.H"
#endif
#endif
