// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_p_sum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        b_1_address0,
        b_1_ce0,
        b_1_q0,
        b_1_address1,
        b_1_ce1,
        b_1_q1,
        b_1_address2,
        b_1_ce2,
        b_1_q2,
        a_1_offset,
        b_1_offset,
        diff_p,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read13;
output  [5:0] b_1_address0;
output   b_1_ce0;
input  [31:0] b_1_q0;
output  [5:0] b_1_address1;
output   b_1_ce1;
input  [31:0] b_1_q1;
output  [5:0] b_1_address2;
output   b_1_ce2;
input  [31:0] b_1_q2;
input  [3:0] a_1_offset;
input  [3:0] b_1_offset;
input  [1:0] diff_p;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] b_1_address0;
reg b_1_ce0;
reg b_1_ce1;
reg b_1_ce2;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_355;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_343_p2;
reg   [31:0] reg_363;
wire    ap_CS_fsm_state12;
reg   [0:0] tmp_239_reg_775;
wire    ap_CS_fsm_state17;
wire   [5:0] sub_ln117_2_fu_429_p2;
reg   [5:0] sub_ln117_2_reg_738;
wire   [0:0] empty_fu_440_p1;
reg   [0:0] empty_reg_749;
reg   [31:0] b_1_load_21_reg_754;
reg   [31:0] b_1_load_22_reg_760;
wire   [0:0] icmp_ln77_fu_444_p2;
reg   [0:0] icmp_ln77_reg_765;
reg   [31:0] b_1_load_reg_770;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_239_fu_450_p3;
wire    ap_CS_fsm_state7;
wire   [0:0] and_ln77_14_fu_537_p2;
reg   [0:0] and_ln77_14_reg_789;
wire   [1:0] empty_99_fu_545_p1;
reg   [1:0] empty_99_reg_793;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln92_fu_550_p2;
reg   [0:0] icmp_ln92_reg_799;
wire   [1:0] xor_ln92_fu_556_p2;
reg   [1:0] xor_ln92_reg_803;
wire   [31:0] tmp_fu_597_p2;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln104_fu_602_p2;
reg   [0:0] icmp_ln104_reg_823;
wire   [2:0] select_ln104_fu_624_p3;
reg   [2:0] select_ln104_reg_827;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_ready;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_din0;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_din1;
wire   [4:0] grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_opcode;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_ce;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_ready;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num_1_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num16_0_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num16_0_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num2_0_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num2_0_out_ap_vld;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_ready;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num_4_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num16_3_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num16_3_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num2_3_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num2_3_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_181;
reg   [31:0] agg_result_num16_6_reg_191;
reg   [31:0] agg_result_num_3_reg_201;
reg   [31:0] agg_result_num16_2_reg_212;
reg   [31:0] agg_result_num2_2_reg_223;
reg   [1:0] ap_phi_mux_base_0_lcssa_i912_phi_fu_237_p4;
reg   [1:0] base_0_lcssa_i912_reg_233;
wire   [1:0] base_fu_580_p2;
reg   [31:0] agg_result_p_0_reg_245;
reg   [31:0] ap_phi_mux_agg_result_num_6_phi_fu_259_p6;
reg   [31:0] agg_result_num_6_reg_256;
wire    ap_CS_fsm_state23;
reg   [31:0] ap_phi_mux_agg_result_num16_5_phi_fu_271_p6;
reg   [31:0] agg_result_num16_5_reg_268;
reg   [31:0] ap_phi_mux_agg_result_num2_5_phi_fu_283_p6;
reg   [31:0] agg_result_num2_5_reg_280;
reg   [31:0] ap_phi_mux_agg_result_p_3_phi_fu_294_p6;
reg   [31:0] agg_result_p_3_reg_291;
reg    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start_reg;
wire    ap_CS_fsm_state20;
reg    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start_reg;
wire    ap_CS_fsm_state22;
wire   [63:0] zext_ln111_4_fu_390_p1;
wire   [63:0] zext_ln111_5_fu_401_p1;
wire   [63:0] zext_ln111_6_fu_412_p1;
wire   [63:0] zext_ln117_9_fu_435_p1;
wire   [63:0] zext_ln117_11_fu_471_p1;
wire   [63:0] zext_ln117_13_fu_490_p1;
reg   [31:0] grp_fu_343_p0;
reg   [31:0] grp_fu_343_p1;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state14;
reg   [31:0] grp_fu_349_p0;
reg   [31:0] grp_fu_349_p1;
wire   [5:0] tmp_235_fu_376_p3;
wire   [5:0] zext_ln111_fu_372_p1;
wire   [5:0] sub_ln111_fu_384_p2;
wire   [5:0] add_ln111_fu_395_p2;
wire   [5:0] add_ln111_2_fu_406_p2;
wire   [5:0] tmp_234_fu_421_p3;
wire   [5:0] zext_ln117_fu_417_p1;
wire   [0:0] xor_ln117_fu_457_p2;
wire   [5:0] zext_ln117_10_fu_462_p1;
wire   [5:0] add_ln117_fu_466_p2;
wire   [1:0] sub_ln117_fu_476_p2;
wire   [5:0] zext_ln117_12_fu_481_p1;
wire   [5:0] add_ln117_4_fu_485_p2;
wire   [31:0] bitcast_ln77_fu_495_p1;
wire   [7:0] tmp_s_fu_499_p4;
wire   [22:0] trunc_ln77_fu_509_p1;
wire   [0:0] icmp_ln77_31_fu_519_p2;
wire   [0:0] icmp_ln77_30_fu_513_p2;
wire   [0:0] or_ln77_fu_525_p2;
wire   [0:0] grp_fu_349_p2;
wire   [0:0] and_ln77_fu_531_p2;
wire   [1:0] sub_ln92_fu_575_p2;
wire   [1:0] xor_ln100_fu_587_p2;
wire  signed [31:0] sext_ln100_fu_593_p1;
wire   [2:0] zext_ln104_fu_608_p1;
wire   [0:0] icmp_ln104_31_fu_612_p2;
wire   [2:0] add_ln104_fu_618_p2;
reg    grp_fu_349_ce;
reg   [4:0] grp_fu_349_opcode;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg = 1'b0;
#0 grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start_reg = 1'b0;
#0 grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_p_sum_Pipeline_VITIS_LOOP_84_1 grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_181),
    .agg_result_num16_6(agg_result_num16_6_reg_191),
    .tmp_329(reg_363),
    .idx_tmp_out(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out_ap_vld),
    .grp_fu_349_p_din0(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_din0),
    .grp_fu_349_p_din1(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_din1),
    .grp_fu_349_p_opcode(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_opcode),
    .grp_fu_349_p_dout0(grp_fu_349_p2),
    .grp_fu_349_p_ce(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_ce)
);

main_p_sum_Pipeline_VITIS_LOOP_92_2 grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_181),
    .agg_result_num16_6(agg_result_num16_6_reg_191),
    .tmp_329(reg_363),
    .zext_ln92(empty_99_reg_793),
    .xor_ln92(xor_ln92_reg_803),
    .agg_result_num_1_out(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num_1_out_ap_vld),
    .agg_result_num16_0_out(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num16_0_out),
    .agg_result_num16_0_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num16_0_out_ap_vld),
    .agg_result_num2_0_out(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num2_0_out_ap_vld)
);

main_p_sum_Pipeline_VITIS_LOOP_104_3 grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_201),
    .agg_result_num16_2(agg_result_num16_2_reg_212),
    .agg_result_num2_2(agg_result_num2_2_reg_223),
    .zext_ln104(base_0_lcssa_i912_reg_233),
    .zext_ln104_25(select_ln104_reg_827),
    .agg_result_num_4_out(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num_4_out_ap_vld),
    .agg_result_num16_3_out(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num16_3_out),
    .agg_result_num16_3_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num16_3_out_ap_vld),
    .agg_result_num2_3_out(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num2_3_out),
    .agg_result_num2_3_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num2_3_out_ap_vld)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_343_p0),
    .din1(grp_fu_343_p1),
    .ce(1'b1),
    .dout(grp_fu_343_p2)
);

main_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_349_p0),
    .din1(grp_fu_349_p1),
    .ce(grp_fu_349_ce),
    .opcode(grp_fu_349_opcode),
    .dout(grp_fu_349_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_p_3_phi_fu_294_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_num_6_phi_fu_259_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_num16_5_phi_fu_271_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_num2_5_phi_fu_283_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state21) & ((icmp_ln104_fu_602_p2 == 1'd0) | (icmp_ln92_reg_799 == 1'd0)))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state17) & (1'd1 == and_ln77_14_reg_789))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_fu_550_p2 == 1'd1))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd0) & (icmp_ln92_reg_799 == 1'd1))) begin
        agg_result_num16_2_reg_212 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_fu_550_p2 == 1'd0))) begin
        agg_result_num16_2_reg_212 <= agg_result_num16_6_reg_191;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == and_ln77_14_reg_789))) begin
        agg_result_num16_5_reg_268 <= agg_result_num16_6_reg_191;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd1) & (icmp_ln92_reg_799 == 1'd1))) begin
        agg_result_num16_5_reg_268 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln104_reg_823 == 1'd0) & (1'd1 == and_ln77_14_reg_789)) | ((1'd1 == and_ln77_14_reg_789) & (icmp_ln92_reg_799 == 1'd0))))) begin
        agg_result_num16_5_reg_268 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num16_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_239_fu_450_p3 == 1'd1))) begin
        agg_result_num16_6_reg_191 <= b_1_load_21_reg_754;
    end else if (((1'b1 == ap_CS_fsm_state12) & (tmp_239_reg_775 == 1'd0))) begin
        agg_result_num16_6_reg_191 <= grp_fu_343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd0) & (icmp_ln92_reg_799 == 1'd1))) begin
        agg_result_num2_2_reg_223 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_fu_550_p2 == 1'd0))) begin
        agg_result_num2_2_reg_223 <= reg_363;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == and_ln77_14_reg_789))) begin
        agg_result_num2_5_reg_280 <= grp_fu_343_p2;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd1) & (icmp_ln92_reg_799 == 1'd1))) begin
        agg_result_num2_5_reg_280 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln104_reg_823 == 1'd0) & (1'd1 == and_ln77_14_reg_789)) | ((1'd1 == and_ln77_14_reg_789) & (icmp_ln92_reg_799 == 1'd0))))) begin
        agg_result_num2_5_reg_280 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num2_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln77_fu_444_p2 == 1'd0))) begin
        agg_result_num_0_reg_181 <= b_1_q2;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln77_reg_765 == 1'd1))) begin
        agg_result_num_0_reg_181 <= grp_fu_343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd0) & (icmp_ln92_reg_799 == 1'd1))) begin
        agg_result_num_3_reg_201 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_fu_550_p2 == 1'd0))) begin
        agg_result_num_3_reg_201 <= agg_result_num_0_reg_181;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == and_ln77_14_reg_789))) begin
        agg_result_num_6_reg_256 <= agg_result_num_0_reg_181;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd1) & (icmp_ln92_reg_799 == 1'd1))) begin
        agg_result_num_6_reg_256 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln104_reg_823 == 1'd0) & (1'd1 == and_ln77_14_reg_789)) | ((1'd1 == and_ln77_14_reg_789) & (icmp_ln92_reg_799 == 1'd0))))) begin
        agg_result_num_6_reg_256 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd0) & (icmp_ln92_reg_799 == 1'd1))) begin
        agg_result_p_0_reg_245 <= tmp_fu_597_p2;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_fu_550_p2 == 1'd0))) begin
        agg_result_p_0_reg_245 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == and_ln77_14_reg_789))) begin
        agg_result_p_3_reg_291 <= p_read13;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd1) & (icmp_ln92_reg_799 == 1'd1))) begin
        agg_result_p_3_reg_291 <= tmp_fu_597_p2;
    end else if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln104_reg_823 == 1'd0) & (1'd1 == and_ln77_14_reg_789)) | ((1'd1 == and_ln77_14_reg_789) & (icmp_ln92_reg_799 == 1'd0))))) begin
        agg_result_p_3_reg_291 <= agg_result_p_0_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd0) & (icmp_ln92_reg_799 == 1'd1))) begin
        base_0_lcssa_i912_reg_233 <= base_fu_580_p2;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_fu_550_p2 == 1'd0))) begin
        base_0_lcssa_i912_reg_233 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_355 <= b_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_355 <= b_1_q2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        and_ln77_14_reg_789 <= and_ln77_14_fu_537_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        b_1_load_21_reg_754 <= b_1_q1;
        b_1_load_22_reg_760 <= b_1_q0;
        empty_reg_749 <= empty_fu_440_p1;
        icmp_ln77_reg_765 <= icmp_ln77_fu_444_p2;
        sub_ln117_2_reg_738 <= sub_ln117_2_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_load_reg_770 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        empty_99_reg_793 <= empty_99_fu_545_p1;
        icmp_ln92_reg_799 <= icmp_ln92_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln92_reg_799 == 1'd1))) begin
        icmp_ln104_reg_823 <= icmp_ln104_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state12) & (tmp_239_reg_775 == 1'd0)))) begin
        reg_363 <= grp_fu_343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & ((icmp_ln104_fu_602_p2 == 1'd0) | (icmp_ln92_reg_799 == 1'd0)))) begin
        select_ln104_reg_827 <= select_ln104_fu_624_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_239_reg_775 <= diff_p[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_fu_550_p2 == 1'd1))) begin
        xor_ln92_reg_803 <= xor_ln92_fu_556_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln104_reg_823 == 1'd0) & (1'd1 == and_ln77_14_reg_789)) | ((1'd1 == and_ln77_14_reg_789) & (icmp_ln92_reg_799 == 1'd0))))) begin
        ap_phi_mux_agg_result_num16_5_phi_fu_271_p6 = grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num16_3_out;
    end else begin
        ap_phi_mux_agg_result_num16_5_phi_fu_271_p6 = agg_result_num16_5_reg_268;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln104_reg_823 == 1'd0) & (1'd1 == and_ln77_14_reg_789)) | ((1'd1 == and_ln77_14_reg_789) & (icmp_ln92_reg_799 == 1'd0))))) begin
        ap_phi_mux_agg_result_num2_5_phi_fu_283_p6 = grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num2_3_out;
    end else begin
        ap_phi_mux_agg_result_num2_5_phi_fu_283_p6 = agg_result_num2_5_reg_280;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln104_reg_823 == 1'd0) & (1'd1 == and_ln77_14_reg_789)) | ((1'd1 == and_ln77_14_reg_789) & (icmp_ln92_reg_799 == 1'd0))))) begin
        ap_phi_mux_agg_result_num_6_phi_fu_259_p6 = grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_agg_result_num_4_out;
    end else begin
        ap_phi_mux_agg_result_num_6_phi_fu_259_p6 = agg_result_num_6_reg_256;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln104_reg_823 == 1'd0) & (1'd1 == and_ln77_14_reg_789)) | ((1'd1 == and_ln77_14_reg_789) & (icmp_ln92_reg_799 == 1'd0))))) begin
        ap_phi_mux_agg_result_p_3_phi_fu_294_p6 = agg_result_p_0_reg_245;
    end else begin
        ap_phi_mux_agg_result_p_3_phi_fu_294_p6 = agg_result_p_3_reg_291;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd0) & (icmp_ln92_reg_799 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i912_phi_fu_237_p4 = base_fu_580_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i912_phi_fu_237_p4 = base_0_lcssa_i912_reg_233;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return_0 = ap_phi_mux_agg_result_p_3_phi_fu_294_p6;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return_1 = ap_phi_mux_agg_result_num_6_phi_fu_259_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return_2 = ap_phi_mux_agg_result_num16_5_phi_fu_271_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_return_3 = ap_phi_mux_agg_result_num2_5_phi_fu_283_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        b_1_address0 = zext_ln117_13_fu_490_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_1_address0 = zext_ln117_11_fu_471_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        b_1_address0 = zext_ln117_9_fu_435_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_address0 = zext_ln111_6_fu_412_p1;
    end else begin
        b_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        b_1_ce0 = 1'b1;
    end else begin
        b_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b_1_ce1 = 1'b1;
    end else begin
        b_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b_1_ce2 = 1'b1;
    end else begin
        b_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_343_p0 = b_1_load_22_reg_760;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_343_p0 = b_1_load_21_reg_754;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_343_p0 = reg_355;
    end else begin
        grp_fu_343_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_343_p1 = reg_355;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_343_p1 = b_1_load_reg_770;
    end else begin
        grp_fu_343_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_349_ce = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_ce;
    end else begin
        grp_fu_349_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_349_opcode = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_349_opcode = 5'd1;
    end else begin
        grp_fu_349_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_349_p0 = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_349_p0 = agg_result_num_0_reg_181;
    end else begin
        grp_fu_349_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_349_p1 = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_grp_fu_349_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_349_p1 = 32'd0;
    end else begin
        grp_fu_349_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln77_fu_444_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (tmp_239_fu_450_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == and_ln77_14_reg_789))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln92_fu_550_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln104_fu_602_p2 == 1'd1) & (icmp_ln92_reg_799 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_618_p2 = (zext_ln104_fu_608_p1 + 3'd1);

assign add_ln111_2_fu_406_p2 = (sub_ln111_fu_384_p2 + 6'd2);

assign add_ln111_fu_395_p2 = (sub_ln111_fu_384_p2 + 6'd1);

assign add_ln117_4_fu_485_p2 = (sub_ln117_2_reg_738 + zext_ln117_12_fu_481_p1);

assign add_ln117_fu_466_p2 = (sub_ln117_2_reg_738 + zext_ln117_10_fu_462_p1);

assign and_ln77_14_fu_537_p2 = (icmp_ln77_reg_765 & and_ln77_fu_531_p2);

assign and_ln77_fu_531_p2 = (or_ln77_fu_525_p2 & grp_fu_349_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_1_address1 = zext_ln111_5_fu_401_p1;

assign b_1_address2 = zext_ln111_4_fu_390_p1;

assign base_fu_580_p2 = (sub_ln92_fu_575_p2 + 2'd1);

assign bitcast_ln77_fu_495_p1 = agg_result_num_0_reg_181;

assign empty_99_fu_545_p1 = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out[1:0];

assign empty_fu_440_p1 = diff_p[0:0];

assign grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start_reg;

assign grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg;

assign grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start_reg;

assign icmp_ln104_31_fu_612_p2 = ((ap_phi_mux_base_0_lcssa_i912_phi_fu_237_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_602_p2 = ((base_fu_580_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_30_fu_513_p2 = ((tmp_s_fu_499_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_31_fu_519_p2 = ((trunc_ln77_fu_509_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_444_p2 = ((diff_p == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_550_p2 = ((grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_525_p2 = (icmp_ln77_31_fu_519_p2 | icmp_ln77_30_fu_513_p2);

assign select_ln104_fu_624_p3 = ((icmp_ln104_31_fu_612_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_618_p2);

assign sext_ln100_fu_593_p1 = $signed(xor_ln100_fu_587_p2);

assign sub_ln111_fu_384_p2 = (tmp_235_fu_376_p3 - zext_ln111_fu_372_p1);

assign sub_ln117_2_fu_429_p2 = (tmp_234_fu_421_p3 - zext_ln117_fu_417_p1);

assign sub_ln117_fu_476_p2 = ($signed(2'd2) - $signed(diff_p));

assign sub_ln92_fu_575_p2 = ($signed(2'd2) - $signed(empty_99_reg_793));

assign tmp_234_fu_421_p3 = {{b_1_offset}, {2'd0}};

assign tmp_235_fu_376_p3 = {{a_1_offset}, {2'd0}};

assign tmp_239_fu_450_p3 = diff_p[32'd1];

assign tmp_fu_597_p2 = ($signed(sext_ln100_fu_593_p1) + $signed(p_read13));

assign tmp_s_fu_499_p4 = {{bitcast_ln77_fu_495_p1[30:23]}};

assign trunc_ln77_fu_509_p1 = bitcast_ln77_fu_495_p1[22:0];

assign xor_ln100_fu_587_p2 = (sub_ln92_fu_575_p2 ^ 2'd2);

assign xor_ln117_fu_457_p2 = (empty_reg_749 ^ 1'd1);

assign xor_ln92_fu_556_p2 = (empty_99_fu_545_p1 ^ 2'd3);

assign zext_ln104_fu_608_p1 = ap_phi_mux_base_0_lcssa_i912_phi_fu_237_p4;

assign zext_ln111_4_fu_390_p1 = sub_ln111_fu_384_p2;

assign zext_ln111_5_fu_401_p1 = add_ln111_fu_395_p2;

assign zext_ln111_6_fu_412_p1 = add_ln111_2_fu_406_p2;

assign zext_ln111_fu_372_p1 = a_1_offset;

assign zext_ln117_10_fu_462_p1 = xor_ln117_fu_457_p2;

assign zext_ln117_11_fu_471_p1 = add_ln117_fu_466_p2;

assign zext_ln117_12_fu_481_p1 = sub_ln117_fu_476_p2;

assign zext_ln117_13_fu_490_p1 = add_ln117_4_fu_485_p2;

assign zext_ln117_9_fu_435_p1 = sub_ln117_2_fu_429_p2;

assign zext_ln117_fu_417_p1 = b_1_offset;

endmodule //main_p_sum
