//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the SPU target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*62 cases */, 54|128,101/*12982*/,  TARGET_VAL(ISD::OR),// ->12987
/*5*/       OPC_Scope, 39|128,30/*3879*/, /*->3887*/ // 14 children in Scope
/*8*/         OPC_MoveChild, 0,
/*10*/        OPC_SwitchOpcode /*2 cases */, 31|128,27/*3487*/,  TARGET_VAL(ISD::AND),// ->3502
/*15*/          OPC_Scope, 116|128,1/*244*/, /*->262*/ // 21 children in Scope
/*18*/            OPC_RecordChild0, // #0 = $rA
/*19*/            OPC_RecordChild1, // #1 = $rB
/*20*/            OPC_MoveParent,
/*21*/            OPC_MoveChild, 1,
/*23*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*26*/            OPC_MoveChild, 0,
/*28*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31*/            OPC_MoveChild, 0,
/*33*/            OPC_Scope, 101, /*->136*/ // 3 children in Scope
/*35*/              OPC_CheckSame, 0,
/*37*/              OPC_MoveParent,
/*38*/              OPC_MoveChild, 1,
/*40*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51*/              OPC_MoveParent,
/*52*/              OPC_MoveParent,
/*53*/              OPC_MoveChild, 1,
/*55*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*58*/              OPC_MoveChild, 0,
/*60*/              OPC_CheckSame, 1,
/*62*/              OPC_MoveParent,
/*63*/              OPC_MoveChild, 1,
/*65*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76*/              OPC_MoveParent,
/*77*/              OPC_MoveParent,
/*78*/              OPC_MoveParent,
/*79*/              OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->91
/*82*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), (and:i128 (xor:i128 GPRC:i128:$rA, -1:i128), (xor:i128 GPRC:i128:$rB, -1:i128))) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                    /*SwitchType*/ 9,  MVT::i64,// ->102
/*93*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), (and:i64 (xor:i64 R64C:i64:$rA, -1:i64), (xor:i64 R64C:i64:$rB, -1:i64))) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                    /*SwitchType*/ 9,  MVT::i32,// ->113
/*104*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), (and:i32 (xor:i32 R32C:i32:$rA, -1:i32), (xor:i32 R32C:i32:$rB, -1:i32))) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                    /*SwitchType*/ 9,  MVT::i16,// ->124
/*115*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), (and:i16 (xor:i16 R16C:i16:$rA, -1:i16), (xor:i16 R16C:i16:$rB, -1:i16))) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                    /*SwitchType*/ 9,  MVT::i8,// ->135
/*126*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), (and:i8 (xor:i8 R8C:i8:$rA, -1:i8), (xor:i8 R8C:i8:$rB, -1:i8))) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                    0, // EndSwitchType
/*136*/           /*Scope*/ 68, /*->205*/
/*137*/             OPC_CheckSame, 1,
/*139*/             OPC_MoveParent,
/*140*/             OPC_MoveChild, 1,
/*142*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*153*/             OPC_MoveParent,
/*154*/             OPC_MoveParent,
/*155*/             OPC_MoveChild, 1,
/*157*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*160*/             OPC_MoveChild, 0,
/*162*/             OPC_CheckSame, 0,
/*164*/             OPC_MoveParent,
/*165*/             OPC_MoveChild, 1,
/*167*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*178*/             OPC_MoveParent,
/*179*/             OPC_MoveParent,
/*180*/             OPC_MoveParent,
/*181*/             OPC_CheckType, MVT::i128,
/*183*/             OPC_Scope, 9, /*->194*/ // 2 children in Scope
/*185*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), (xor:i128 GPRC:i128:$rA, -1:i128))) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*194*/             /*Scope*/ 9, /*->204*/
/*195*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rA), (and:i128 (xor:i128 GPRC:i128:$rA, -1:i128), (xor:i128 GPRC:i128:$rB, -1:i128))) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*204*/             0, /*End of Scope*/
/*205*/           /*Scope*/ 55, /*->261*/
/*206*/             OPC_CheckSame, 0,
/*208*/             OPC_MoveParent,
/*209*/             OPC_MoveChild, 1,
/*211*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*222*/             OPC_MoveParent,
/*223*/             OPC_MoveParent,
/*224*/             OPC_MoveChild, 1,
/*226*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*229*/             OPC_MoveChild, 0,
/*231*/             OPC_CheckSame, 1,
/*233*/             OPC_MoveParent,
/*234*/             OPC_MoveChild, 1,
/*236*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*247*/             OPC_MoveParent,
/*248*/             OPC_MoveParent,
/*249*/             OPC_MoveParent,
/*250*/             OPC_CheckType, MVT::i128,
/*252*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rA), (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), (xor:i128 GPRC:i128:$rA, -1:i128))) - Complexity = 25
                    // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*261*/           0, /*End of Scope*/
/*262*/         /*Scope*/ 0|128,1/*128*/, /*->392*/
/*264*/           OPC_MoveChild, 0,
/*266*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*269*/           OPC_RecordChild0, // #0 = $rA
/*270*/           OPC_MoveChild, 1,
/*272*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*283*/           OPC_MoveParent,
/*284*/           OPC_MoveParent,
/*285*/           OPC_MoveChild, 1,
/*287*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*290*/           OPC_RecordChild0, // #1 = $rB
/*291*/           OPC_MoveChild, 1,
/*293*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*304*/           OPC_MoveParent,
/*305*/           OPC_MoveParent,
/*306*/           OPC_MoveParent,
/*307*/           OPC_MoveChild, 1,
/*309*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_Scope, 20, /*->336*/ // 3 children in Scope
/*316*/             OPC_CheckSame, 0,
/*318*/             OPC_MoveParent,
/*319*/             OPC_MoveChild, 1,
/*321*/             OPC_CheckSame, 1,
/*323*/             OPC_MoveParent,
/*324*/             OPC_MoveParent,
/*325*/             OPC_CheckType, MVT::i128,
/*327*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rA, -1:i128), (xor:i128 GPRC:i128:$rB, -1:i128)), (and:i128 GPRC:i128:$rA, GPRC:i128:$rB)) - Complexity = 25
                    // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*336*/           /*Scope*/ 33, /*->370*/
/*337*/             OPC_CheckSame, 1,
/*339*/             OPC_MoveParent,
/*340*/             OPC_MoveChild, 1,
/*342*/             OPC_CheckSame, 0,
/*344*/             OPC_MoveParent,
/*345*/             OPC_MoveParent,
/*346*/             OPC_CheckType, MVT::i128,
/*348*/             OPC_Scope, 9, /*->359*/ // 2 children in Scope
/*350*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rA, -1:i128), (xor:i128 GPRC:i128:$rB, -1:i128)), (and:i128 GPRC:i128:$rB, GPRC:i128:$rA)) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*359*/             /*Scope*/ 9, /*->369*/
/*360*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), (xor:i128 GPRC:i128:$rA, -1:i128)), (and:i128 GPRC:i128:$rA, GPRC:i128:$rB)) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*369*/             0, /*End of Scope*/
/*370*/           /*Scope*/ 20, /*->391*/
/*371*/             OPC_CheckSame, 0,
/*373*/             OPC_MoveParent,
/*374*/             OPC_MoveChild, 1,
/*376*/             OPC_CheckSame, 1,
/*378*/             OPC_MoveParent,
/*379*/             OPC_MoveParent,
/*380*/             OPC_CheckType, MVT::i128,
/*382*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), (xor:i128 GPRC:i128:$rA, -1:i128)), (and:i128 GPRC:i128:$rB, GPRC:i128:$rA)) - Complexity = 25
                    // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*391*/           0, /*End of Scope*/
/*392*/         /*Scope*/ 14|128,1/*142*/, /*->536*/
/*394*/           OPC_RecordChild0, // #0 = $rA
/*395*/           OPC_RecordChild1, // #1 = $rB
/*396*/           OPC_MoveParent,
/*397*/           OPC_MoveChild, 1,
/*399*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*402*/           OPC_MoveChild, 0,
/*404*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*407*/           OPC_MoveChild, 0,
/*409*/           OPC_Scope, 68, /*->479*/ // 2 children in Scope
/*411*/             OPC_CheckSame, 1,
/*413*/             OPC_MoveParent,
/*414*/             OPC_MoveChild, 1,
/*416*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*427*/             OPC_MoveParent,
/*428*/             OPC_MoveParent,
/*429*/             OPC_MoveChild, 1,
/*431*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*434*/             OPC_MoveChild, 0,
/*436*/             OPC_CheckSame, 0,
/*438*/             OPC_MoveParent,
/*439*/             OPC_MoveChild, 1,
/*441*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*452*/             OPC_MoveParent,
/*453*/             OPC_MoveParent,
/*454*/             OPC_MoveParent,
/*455*/             OPC_CheckType, MVT::i64,
/*457*/             OPC_Scope, 9, /*->468*/ // 2 children in Scope
/*459*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), (xor:i64 R64C:i64:$rA, -1:i64))) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*468*/             /*Scope*/ 9, /*->478*/
/*469*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rA), (and:i64 (xor:i64 R64C:i64:$rA, -1:i64), (xor:i64 R64C:i64:$rB, -1:i64))) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*478*/             0, /*End of Scope*/
/*479*/           /*Scope*/ 55, /*->535*/
/*480*/             OPC_CheckSame, 0,
/*482*/             OPC_MoveParent,
/*483*/             OPC_MoveChild, 1,
/*485*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*496*/             OPC_MoveParent,
/*497*/             OPC_MoveParent,
/*498*/             OPC_MoveChild, 1,
/*500*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*503*/             OPC_MoveChild, 0,
/*505*/             OPC_CheckSame, 1,
/*507*/             OPC_MoveParent,
/*508*/             OPC_MoveChild, 1,
/*510*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*521*/             OPC_MoveParent,
/*522*/             OPC_MoveParent,
/*523*/             OPC_MoveParent,
/*524*/             OPC_CheckType, MVT::i64,
/*526*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rA), (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), (xor:i64 R64C:i64:$rA, -1:i64))) - Complexity = 25
                    // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*535*/           0, /*End of Scope*/
/*536*/         /*Scope*/ 0|128,1/*128*/, /*->666*/
/*538*/           OPC_MoveChild, 0,
/*540*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*543*/           OPC_RecordChild0, // #0 = $rA
/*544*/           OPC_MoveChild, 1,
/*546*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*557*/           OPC_MoveParent,
/*558*/           OPC_MoveParent,
/*559*/           OPC_MoveChild, 1,
/*561*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*564*/           OPC_RecordChild0, // #1 = $rB
/*565*/           OPC_MoveChild, 1,
/*567*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*578*/           OPC_MoveParent,
/*579*/           OPC_MoveParent,
/*580*/           OPC_MoveParent,
/*581*/           OPC_MoveChild, 1,
/*583*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*586*/           OPC_MoveChild, 0,
/*588*/           OPC_Scope, 20, /*->610*/ // 3 children in Scope
/*590*/             OPC_CheckSame, 0,
/*592*/             OPC_MoveParent,
/*593*/             OPC_MoveChild, 1,
/*595*/             OPC_CheckSame, 1,
/*597*/             OPC_MoveParent,
/*598*/             OPC_MoveParent,
/*599*/             OPC_CheckType, MVT::i64,
/*601*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rA, -1:i64), (xor:i64 R64C:i64:$rB, -1:i64)), (and:i64 R64C:i64:$rA, R64C:i64:$rB)) - Complexity = 25
                    // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*610*/           /*Scope*/ 33, /*->644*/
/*611*/             OPC_CheckSame, 1,
/*613*/             OPC_MoveParent,
/*614*/             OPC_MoveChild, 1,
/*616*/             OPC_CheckSame, 0,
/*618*/             OPC_MoveParent,
/*619*/             OPC_MoveParent,
/*620*/             OPC_CheckType, MVT::i64,
/*622*/             OPC_Scope, 9, /*->633*/ // 2 children in Scope
/*624*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rA, -1:i64), (xor:i64 R64C:i64:$rB, -1:i64)), (and:i64 R64C:i64:$rB, R64C:i64:$rA)) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*633*/             /*Scope*/ 9, /*->643*/
/*634*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), (xor:i64 R64C:i64:$rA, -1:i64)), (and:i64 R64C:i64:$rA, R64C:i64:$rB)) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*643*/             0, /*End of Scope*/
/*644*/           /*Scope*/ 20, /*->665*/
/*645*/             OPC_CheckSame, 0,
/*647*/             OPC_MoveParent,
/*648*/             OPC_MoveChild, 1,
/*650*/             OPC_CheckSame, 1,
/*652*/             OPC_MoveParent,
/*653*/             OPC_MoveParent,
/*654*/             OPC_CheckType, MVT::i64,
/*656*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), (xor:i64 R64C:i64:$rA, -1:i64)), (and:i64 R64C:i64:$rB, R64C:i64:$rA)) - Complexity = 25
                    // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*665*/           0, /*End of Scope*/
/*666*/         /*Scope*/ 14|128,1/*142*/, /*->810*/
/*668*/           OPC_RecordChild0, // #0 = $rA
/*669*/           OPC_RecordChild1, // #1 = $rB
/*670*/           OPC_MoveParent,
/*671*/           OPC_MoveChild, 1,
/*673*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*676*/           OPC_MoveChild, 0,
/*678*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*681*/           OPC_MoveChild, 0,
/*683*/           OPC_Scope, 68, /*->753*/ // 2 children in Scope
/*685*/             OPC_CheckSame, 1,
/*687*/             OPC_MoveParent,
/*688*/             OPC_MoveChild, 1,
/*690*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*701*/             OPC_MoveParent,
/*702*/             OPC_MoveParent,
/*703*/             OPC_MoveChild, 1,
/*705*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*708*/             OPC_MoveChild, 0,
/*710*/             OPC_CheckSame, 0,
/*712*/             OPC_MoveParent,
/*713*/             OPC_MoveChild, 1,
/*715*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*726*/             OPC_MoveParent,
/*727*/             OPC_MoveParent,
/*728*/             OPC_MoveParent,
/*729*/             OPC_CheckType, MVT::i32,
/*731*/             OPC_Scope, 9, /*->742*/ // 2 children in Scope
/*733*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), (xor:i32 R32C:i32:$rA, -1:i32))) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*742*/             /*Scope*/ 9, /*->752*/
/*743*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rA), (and:i32 (xor:i32 R32C:i32:$rA, -1:i32), (xor:i32 R32C:i32:$rB, -1:i32))) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*752*/             0, /*End of Scope*/
/*753*/           /*Scope*/ 55, /*->809*/
/*754*/             OPC_CheckSame, 0,
/*756*/             OPC_MoveParent,
/*757*/             OPC_MoveChild, 1,
/*759*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*770*/             OPC_MoveParent,
/*771*/             OPC_MoveParent,
/*772*/             OPC_MoveChild, 1,
/*774*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*777*/             OPC_MoveChild, 0,
/*779*/             OPC_CheckSame, 1,
/*781*/             OPC_MoveParent,
/*782*/             OPC_MoveChild, 1,
/*784*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*795*/             OPC_MoveParent,
/*796*/             OPC_MoveParent,
/*797*/             OPC_MoveParent,
/*798*/             OPC_CheckType, MVT::i32,
/*800*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rA), (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), (xor:i32 R32C:i32:$rA, -1:i32))) - Complexity = 25
                    // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*809*/           0, /*End of Scope*/
/*810*/         /*Scope*/ 0|128,1/*128*/, /*->940*/
/*812*/           OPC_MoveChild, 0,
/*814*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*817*/           OPC_RecordChild0, // #0 = $rA
/*818*/           OPC_MoveChild, 1,
/*820*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*831*/           OPC_MoveParent,
/*832*/           OPC_MoveParent,
/*833*/           OPC_MoveChild, 1,
/*835*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*838*/           OPC_RecordChild0, // #1 = $rB
/*839*/           OPC_MoveChild, 1,
/*841*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*852*/           OPC_MoveParent,
/*853*/           OPC_MoveParent,
/*854*/           OPC_MoveParent,
/*855*/           OPC_MoveChild, 1,
/*857*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*860*/           OPC_MoveChild, 0,
/*862*/           OPC_Scope, 20, /*->884*/ // 3 children in Scope
/*864*/             OPC_CheckSame, 0,
/*866*/             OPC_MoveParent,
/*867*/             OPC_MoveChild, 1,
/*869*/             OPC_CheckSame, 1,
/*871*/             OPC_MoveParent,
/*872*/             OPC_MoveParent,
/*873*/             OPC_CheckType, MVT::i32,
/*875*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rA, -1:i32), (xor:i32 R32C:i32:$rB, -1:i32)), (and:i32 R32C:i32:$rA, R32C:i32:$rB)) - Complexity = 25
                    // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*884*/           /*Scope*/ 33, /*->918*/
/*885*/             OPC_CheckSame, 1,
/*887*/             OPC_MoveParent,
/*888*/             OPC_MoveChild, 1,
/*890*/             OPC_CheckSame, 0,
/*892*/             OPC_MoveParent,
/*893*/             OPC_MoveParent,
/*894*/             OPC_CheckType, MVT::i32,
/*896*/             OPC_Scope, 9, /*->907*/ // 2 children in Scope
/*898*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rA, -1:i32), (xor:i32 R32C:i32:$rB, -1:i32)), (and:i32 R32C:i32:$rB, R32C:i32:$rA)) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*907*/             /*Scope*/ 9, /*->917*/
/*908*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), (xor:i32 R32C:i32:$rA, -1:i32)), (and:i32 R32C:i32:$rA, R32C:i32:$rB)) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*917*/             0, /*End of Scope*/
/*918*/           /*Scope*/ 20, /*->939*/
/*919*/             OPC_CheckSame, 0,
/*921*/             OPC_MoveParent,
/*922*/             OPC_MoveChild, 1,
/*924*/             OPC_CheckSame, 1,
/*926*/             OPC_MoveParent,
/*927*/             OPC_MoveParent,
/*928*/             OPC_CheckType, MVT::i32,
/*930*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), (xor:i32 R32C:i32:$rA, -1:i32)), (and:i32 R32C:i32:$rB, R32C:i32:$rA)) - Complexity = 25
                    // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*939*/           0, /*End of Scope*/
/*940*/         /*Scope*/ 14|128,1/*142*/, /*->1084*/
/*942*/           OPC_RecordChild0, // #0 = $rA
/*943*/           OPC_RecordChild1, // #1 = $rB
/*944*/           OPC_MoveParent,
/*945*/           OPC_MoveChild, 1,
/*947*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*950*/           OPC_MoveChild, 0,
/*952*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*955*/           OPC_MoveChild, 0,
/*957*/           OPC_Scope, 68, /*->1027*/ // 2 children in Scope
/*959*/             OPC_CheckSame, 1,
/*961*/             OPC_MoveParent,
/*962*/             OPC_MoveChild, 1,
/*964*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*975*/             OPC_MoveParent,
/*976*/             OPC_MoveParent,
/*977*/             OPC_MoveChild, 1,
/*979*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*982*/             OPC_MoveChild, 0,
/*984*/             OPC_CheckSame, 0,
/*986*/             OPC_MoveParent,
/*987*/             OPC_MoveChild, 1,
/*989*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1000*/            OPC_MoveParent,
/*1001*/            OPC_MoveParent,
/*1002*/            OPC_MoveParent,
/*1003*/            OPC_CheckType, MVT::i16,
/*1005*/            OPC_Scope, 9, /*->1016*/ // 2 children in Scope
/*1007*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), (xor:i16 R16C:i16:$rA, -1:i16))) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1016*/            /*Scope*/ 9, /*->1026*/
/*1017*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rA), (and:i16 (xor:i16 R16C:i16:$rA, -1:i16), (xor:i16 R16C:i16:$rB, -1:i16))) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1026*/            0, /*End of Scope*/
/*1027*/          /*Scope*/ 55, /*->1083*/
/*1028*/            OPC_CheckSame, 0,
/*1030*/            OPC_MoveParent,
/*1031*/            OPC_MoveChild, 1,
/*1033*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1044*/            OPC_MoveParent,
/*1045*/            OPC_MoveParent,
/*1046*/            OPC_MoveChild, 1,
/*1048*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1051*/            OPC_MoveChild, 0,
/*1053*/            OPC_CheckSame, 1,
/*1055*/            OPC_MoveParent,
/*1056*/            OPC_MoveChild, 1,
/*1058*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1069*/            OPC_MoveParent,
/*1070*/            OPC_MoveParent,
/*1071*/            OPC_MoveParent,
/*1072*/            OPC_CheckType, MVT::i16,
/*1074*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rA), (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), (xor:i16 R16C:i16:$rA, -1:i16))) - Complexity = 25
                    // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1083*/          0, /*End of Scope*/
/*1084*/        /*Scope*/ 0|128,1/*128*/, /*->1214*/
/*1086*/          OPC_MoveChild, 0,
/*1088*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1091*/          OPC_RecordChild0, // #0 = $rA
/*1092*/          OPC_MoveChild, 1,
/*1094*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1105*/          OPC_MoveParent,
/*1106*/          OPC_MoveParent,
/*1107*/          OPC_MoveChild, 1,
/*1109*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1112*/          OPC_RecordChild0, // #1 = $rB
/*1113*/          OPC_MoveChild, 1,
/*1115*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1126*/          OPC_MoveParent,
/*1127*/          OPC_MoveParent,
/*1128*/          OPC_MoveParent,
/*1129*/          OPC_MoveChild, 1,
/*1131*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*1134*/          OPC_MoveChild, 0,
/*1136*/          OPC_Scope, 20, /*->1158*/ // 3 children in Scope
/*1138*/            OPC_CheckSame, 0,
/*1140*/            OPC_MoveParent,
/*1141*/            OPC_MoveChild, 1,
/*1143*/            OPC_CheckSame, 1,
/*1145*/            OPC_MoveParent,
/*1146*/            OPC_MoveParent,
/*1147*/            OPC_CheckType, MVT::i16,
/*1149*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rA, -1:i16), (xor:i16 R16C:i16:$rB, -1:i16)), (and:i16 R16C:i16:$rA, R16C:i16:$rB)) - Complexity = 25
                    // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1158*/          /*Scope*/ 33, /*->1192*/
/*1159*/            OPC_CheckSame, 1,
/*1161*/            OPC_MoveParent,
/*1162*/            OPC_MoveChild, 1,
/*1164*/            OPC_CheckSame, 0,
/*1166*/            OPC_MoveParent,
/*1167*/            OPC_MoveParent,
/*1168*/            OPC_CheckType, MVT::i16,
/*1170*/            OPC_Scope, 9, /*->1181*/ // 2 children in Scope
/*1172*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rA, -1:i16), (xor:i16 R16C:i16:$rB, -1:i16)), (and:i16 R16C:i16:$rB, R16C:i16:$rA)) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1181*/            /*Scope*/ 9, /*->1191*/
/*1182*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), (xor:i16 R16C:i16:$rA, -1:i16)), (and:i16 R16C:i16:$rA, R16C:i16:$rB)) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1191*/            0, /*End of Scope*/
/*1192*/          /*Scope*/ 20, /*->1213*/
/*1193*/            OPC_CheckSame, 0,
/*1195*/            OPC_MoveParent,
/*1196*/            OPC_MoveChild, 1,
/*1198*/            OPC_CheckSame, 1,
/*1200*/            OPC_MoveParent,
/*1201*/            OPC_MoveParent,
/*1202*/            OPC_CheckType, MVT::i16,
/*1204*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), (xor:i16 R16C:i16:$rA, -1:i16)), (and:i16 R16C:i16:$rB, R16C:i16:$rA)) - Complexity = 25
                    // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1213*/          0, /*End of Scope*/
/*1214*/        /*Scope*/ 14|128,1/*142*/, /*->1358*/
/*1216*/          OPC_RecordChild0, // #0 = $rA
/*1217*/          OPC_RecordChild1, // #1 = $rB
/*1218*/          OPC_MoveParent,
/*1219*/          OPC_MoveChild, 1,
/*1221*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*1224*/          OPC_MoveChild, 0,
/*1226*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1229*/          OPC_MoveChild, 0,
/*1231*/          OPC_Scope, 68, /*->1301*/ // 2 children in Scope
/*1233*/            OPC_CheckSame, 1,
/*1235*/            OPC_MoveParent,
/*1236*/            OPC_MoveChild, 1,
/*1238*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1249*/            OPC_MoveParent,
/*1250*/            OPC_MoveParent,
/*1251*/            OPC_MoveChild, 1,
/*1253*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1256*/            OPC_MoveChild, 0,
/*1258*/            OPC_CheckSame, 0,
/*1260*/            OPC_MoveParent,
/*1261*/            OPC_MoveChild, 1,
/*1263*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1274*/            OPC_MoveParent,
/*1275*/            OPC_MoveParent,
/*1276*/            OPC_MoveParent,
/*1277*/            OPC_CheckType, MVT::i8,
/*1279*/            OPC_Scope, 9, /*->1290*/ // 2 children in Scope
/*1281*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), (xor:i8 R8C:i8:$rA, -1:i8))) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1290*/            /*Scope*/ 9, /*->1300*/
/*1291*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rA), (and:i8 (xor:i8 R8C:i8:$rA, -1:i8), (xor:i8 R8C:i8:$rB, -1:i8))) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1300*/            0, /*End of Scope*/
/*1301*/          /*Scope*/ 55, /*->1357*/
/*1302*/            OPC_CheckSame, 0,
/*1304*/            OPC_MoveParent,
/*1305*/            OPC_MoveChild, 1,
/*1307*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1318*/            OPC_MoveParent,
/*1319*/            OPC_MoveParent,
/*1320*/            OPC_MoveChild, 1,
/*1322*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1325*/            OPC_MoveChild, 0,
/*1327*/            OPC_CheckSame, 1,
/*1329*/            OPC_MoveParent,
/*1330*/            OPC_MoveChild, 1,
/*1332*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1343*/            OPC_MoveParent,
/*1344*/            OPC_MoveParent,
/*1345*/            OPC_MoveParent,
/*1346*/            OPC_CheckType, MVT::i8,
/*1348*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rA), (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), (xor:i8 R8C:i8:$rA, -1:i8))) - Complexity = 25
                    // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1357*/          0, /*End of Scope*/
/*1358*/        /*Scope*/ 0|128,1/*128*/, /*->1488*/
/*1360*/          OPC_MoveChild, 0,
/*1362*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1365*/          OPC_RecordChild0, // #0 = $rA
/*1366*/          OPC_MoveChild, 1,
/*1368*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1379*/          OPC_MoveParent,
/*1380*/          OPC_MoveParent,
/*1381*/          OPC_MoveChild, 1,
/*1383*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1386*/          OPC_RecordChild0, // #1 = $rB
/*1387*/          OPC_MoveChild, 1,
/*1389*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1400*/          OPC_MoveParent,
/*1401*/          OPC_MoveParent,
/*1402*/          OPC_MoveParent,
/*1403*/          OPC_MoveChild, 1,
/*1405*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*1408*/          OPC_MoveChild, 0,
/*1410*/          OPC_Scope, 20, /*->1432*/ // 3 children in Scope
/*1412*/            OPC_CheckSame, 0,
/*1414*/            OPC_MoveParent,
/*1415*/            OPC_MoveChild, 1,
/*1417*/            OPC_CheckSame, 1,
/*1419*/            OPC_MoveParent,
/*1420*/            OPC_MoveParent,
/*1421*/            OPC_CheckType, MVT::i8,
/*1423*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rA, -1:i8), (xor:i8 R8C:i8:$rB, -1:i8)), (and:i8 R8C:i8:$rA, R8C:i8:$rB)) - Complexity = 25
                    // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1432*/          /*Scope*/ 33, /*->1466*/
/*1433*/            OPC_CheckSame, 1,
/*1435*/            OPC_MoveParent,
/*1436*/            OPC_MoveChild, 1,
/*1438*/            OPC_CheckSame, 0,
/*1440*/            OPC_MoveParent,
/*1441*/            OPC_MoveParent,
/*1442*/            OPC_CheckType, MVT::i8,
/*1444*/            OPC_Scope, 9, /*->1455*/ // 2 children in Scope
/*1446*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rA, -1:i8), (xor:i8 R8C:i8:$rB, -1:i8)), (and:i8 R8C:i8:$rB, R8C:i8:$rA)) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1455*/            /*Scope*/ 9, /*->1465*/
/*1456*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), (xor:i8 R8C:i8:$rA, -1:i8)), (and:i8 R8C:i8:$rA, R8C:i8:$rB)) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1465*/            0, /*End of Scope*/
/*1466*/          /*Scope*/ 20, /*->1487*/
/*1467*/            OPC_CheckSame, 0,
/*1469*/            OPC_MoveParent,
/*1470*/            OPC_MoveChild, 1,
/*1472*/            OPC_CheckSame, 1,
/*1474*/            OPC_MoveParent,
/*1475*/            OPC_MoveParent,
/*1476*/            OPC_CheckType, MVT::i8,
/*1478*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), (xor:i8 R8C:i8:$rA, -1:i8)), (and:i8 R8C:i8:$rB, R8C:i8:$rA)) - Complexity = 25
                    // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1487*/          0, /*End of Scope*/
/*1488*/        /*Scope*/ 4|128,3/*388*/, /*->1878*/
/*1490*/          OPC_RecordChild0, // #0 = $rB
/*1491*/          OPC_Scope, 57|128,2/*313*/, /*->1807*/ // 2 children in Scope
/*1494*/            OPC_RecordChild1, // #1 = $rC
/*1495*/            OPC_MoveParent,
/*1496*/            OPC_MoveChild, 1,
/*1498*/            OPC_SwitchOpcode /*2 cases */, 84|128,1/*212*/,  TARGET_VAL(ISD::AND),// ->1715
/*1503*/              OPC_Scope, 89, /*->1594*/ // 4 children in Scope
/*1505*/                OPC_RecordChild0, // #2 = $rA
/*1506*/                OPC_MoveChild, 1,
/*1508*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1511*/                OPC_MoveChild, 0,
/*1513*/                OPC_CheckSame, 1,
/*1515*/                OPC_MoveParent,
/*1516*/                OPC_MoveChild, 1,
/*1518*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1529*/                OPC_MoveParent,
/*1530*/                OPC_MoveParent,
/*1531*/                OPC_MoveParent,
/*1532*/                OPC_SwitchType /*5 cases */, 10,  MVT::i128,// ->1545
/*1535*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr128), 0,
                              1/*#VTs*/, MVT::i128, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rC), (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rC, -1:i128))) - Complexity = 17
                          // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
                        /*SwitchType*/ 10,  MVT::i64,// ->1557
/*1547*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                              1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rC), (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rC, -1:i64))) - Complexity = 17
                          // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
                        /*SwitchType*/ 10,  MVT::i32,// ->1569
/*1559*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rC), (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rC, -1:i32))) - Complexity = 17
                          // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
                        /*SwitchType*/ 10,  MVT::i16,// ->1581
/*1571*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                              1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rC), (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rC, -1:i16))) - Complexity = 17
                          // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
                        /*SwitchType*/ 10,  MVT::i8,// ->1593
/*1583*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                              1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rC), (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rC, -1:i8))) - Complexity = 17
                          // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
                        0, // EndSwitchType
/*1594*/              /*Scope*/ 39, /*->1634*/
/*1595*/                OPC_MoveChild, 0,
/*1597*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1600*/                OPC_MoveChild, 0,
/*1602*/                OPC_CheckSame, 1,
/*1604*/                OPC_MoveParent,
/*1605*/                OPC_MoveChild, 1,
/*1607*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1618*/                OPC_MoveParent,
/*1619*/                OPC_MoveParent,
/*1620*/                OPC_RecordChild1, // #2 = $rA
/*1621*/                OPC_MoveParent,
/*1622*/                OPC_CheckType, MVT::i128,
/*1624*/                OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr128), 0,
                            1/*#VTs*/, MVT::i128, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rC), (and:i128 (xor:i128 GPRC:i128:$rC, -1:i128), GPRC:i128:$rA)) - Complexity = 17
                        // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1634*/              /*Scope*/ 39, /*->1674*/
/*1635*/                OPC_RecordChild0, // #2 = $rA
/*1636*/                OPC_MoveChild, 1,
/*1638*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1641*/                OPC_MoveChild, 0,
/*1643*/                OPC_CheckSame, 0,
/*1645*/                OPC_MoveParent,
/*1646*/                OPC_MoveChild, 1,
/*1648*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1659*/                OPC_MoveParent,
/*1660*/                OPC_MoveParent,
/*1661*/                OPC_MoveParent,
/*1662*/                OPC_CheckType, MVT::i128,
/*1664*/                OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr128), 0,
                            1/*#VTs*/, MVT::i128, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:i128 (and:i128 GPRC:i128:$rC, GPRC:i128:$rB), (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rC, -1:i128))) - Complexity = 17
                        // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1674*/              /*Scope*/ 39, /*->1714*/
/*1675*/                OPC_MoveChild, 0,
/*1677*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1680*/                OPC_MoveChild, 0,
/*1682*/                OPC_CheckSame, 0,
/*1684*/                OPC_MoveParent,
/*1685*/                OPC_MoveChild, 1,
/*1687*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1698*/                OPC_MoveParent,
/*1699*/                OPC_MoveParent,
/*1700*/                OPC_RecordChild1, // #2 = $rA
/*1701*/                OPC_MoveParent,
/*1702*/                OPC_CheckType, MVT::i128,
/*1704*/                OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr128), 0,
                            1/*#VTs*/, MVT::i128, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:i128 (and:i128 GPRC:i128:$rC, GPRC:i128:$rB), (and:i128 (xor:i128 GPRC:i128:$rC, -1:i128), GPRC:i128:$rA)) - Complexity = 17
                        // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1714*/              0, /*End of Scope*/
                    /*SwitchOpcode*/ 88,  TARGET_VAL(ISD::XOR),// ->1806
/*1718*/              OPC_MoveChild, 0,
/*1720*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1723*/              OPC_MoveChild, 0,
/*1725*/              OPC_CheckSame, 0,
/*1727*/              OPC_MoveParent,
/*1728*/              OPC_MoveChild, 1,
/*1730*/              OPC_CheckSame, 1,
/*1732*/              OPC_MoveParent,
/*1733*/              OPC_MoveParent,
/*1734*/              OPC_MoveChild, 1,
/*1736*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1747*/              OPC_MoveParent,
/*1748*/              OPC_MoveParent,
/*1749*/              OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->1761
/*1752*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_2), 0,
                            1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128)) - Complexity = 17
                        // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                      /*SwitchType*/ 9,  MVT::i64,// ->1772
/*1763*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_2), 0,
                            1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64)) - Complexity = 17
                        // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
                      /*SwitchType*/ 9,  MVT::i32,// ->1783
/*1774*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_2), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32)) - Complexity = 17
                        // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
                      /*SwitchType*/ 9,  MVT::i16,// ->1794
/*1785*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_2), 0,
                            1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16)) - Complexity = 17
                        // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
                      /*SwitchType*/ 9,  MVT::i8,// ->1805
/*1796*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_2), 0,
                            1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8)) - Complexity = 17
                        // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
                      0, // EndSwitchType
                    0, // EndSwitchOpcode
/*1807*/          /*Scope*/ 69, /*->1877*/
/*1808*/            OPC_MoveChild, 1,
/*1810*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1813*/            OPC_RecordChild0, // #1 = $rC
/*1814*/            OPC_MoveChild, 1,
/*1816*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1827*/            OPC_MoveParent,
/*1828*/            OPC_MoveParent,
/*1829*/            OPC_MoveParent,
/*1830*/            OPC_MoveChild, 1,
/*1832*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*1835*/            OPC_Scope, 19, /*->1856*/ // 2 children in Scope
/*1837*/              OPC_RecordChild0, // #2 = $rB
/*1838*/              OPC_MoveChild, 1,
/*1840*/              OPC_CheckSame, 1,
/*1842*/              OPC_MoveParent,
/*1843*/              OPC_MoveParent,
/*1844*/              OPC_CheckType, MVT::i128,
/*1846*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr128), 0,
                          1/*#VTs*/, MVT::i128, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rC, -1:i128)), (and:i128 GPRC:i128:$rB, GPRC:i128:$rC)) - Complexity = 17
                      // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1856*/            /*Scope*/ 19, /*->1876*/
/*1857*/              OPC_MoveChild, 0,
/*1859*/              OPC_CheckSame, 1,
/*1861*/              OPC_MoveParent,
/*1862*/              OPC_RecordChild1, // #2 = $rB
/*1863*/              OPC_MoveParent,
/*1864*/              OPC_CheckType, MVT::i128,
/*1866*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr128), 0,
                          1/*#VTs*/, MVT::i128, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rC, -1:i128)), (and:i128 GPRC:i128:$rC, GPRC:i128:$rB)) - Complexity = 17
                      // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1876*/            0, /*End of Scope*/
/*1877*/          0, /*End of Scope*/
/*1878*/        /*Scope*/ 70, /*->1949*/
/*1879*/          OPC_MoveChild, 0,
/*1881*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1884*/          OPC_RecordChild0, // #0 = $rC
/*1885*/          OPC_MoveChild, 1,
/*1887*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1898*/          OPC_MoveParent,
/*1899*/          OPC_MoveParent,
/*1900*/          OPC_RecordChild1, // #1 = $rA
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveChild, 1,
/*1904*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*1907*/          OPC_Scope, 19, /*->1928*/ // 2 children in Scope
/*1909*/            OPC_RecordChild0, // #2 = $rB
/*1910*/            OPC_MoveChild, 1,
/*1912*/            OPC_CheckSame, 0,
/*1914*/            OPC_MoveParent,
/*1915*/            OPC_MoveParent,
/*1916*/            OPC_CheckType, MVT::i128,
/*1918*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr128), 0,
                        1/*#VTs*/, MVT::i128, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rC, -1:i128), GPRC:i128:$rA), (and:i128 GPRC:i128:$rB, GPRC:i128:$rC)) - Complexity = 17
                    // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1928*/          /*Scope*/ 19, /*->1948*/
/*1929*/            OPC_MoveChild, 0,
/*1931*/            OPC_CheckSame, 0,
/*1933*/            OPC_MoveParent,
/*1934*/            OPC_RecordChild1, // #2 = $rB
/*1935*/            OPC_MoveParent,
/*1936*/            OPC_CheckType, MVT::i128,
/*1938*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr128), 0,
                        1/*#VTs*/, MVT::i128, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rC, -1:i128), GPRC:i128:$rA), (and:i128 GPRC:i128:$rC, GPRC:i128:$rB)) - Complexity = 17
                    // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1948*/          0, /*End of Scope*/
/*1949*/        /*Scope*/ 76|128,1/*204*/, /*->2155*/
/*1951*/          OPC_RecordChild0, // #0 = $rB
/*1952*/          OPC_Scope, 1|128,1/*129*/, /*->2084*/ // 2 children in Scope
/*1955*/            OPC_RecordChild1, // #1 = $rC
/*1956*/            OPC_MoveParent,
/*1957*/            OPC_MoveChild, 1,
/*1959*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*1962*/            OPC_Scope, 39, /*->2003*/ // 3 children in Scope
/*1964*/              OPC_MoveChild, 0,
/*1966*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1969*/              OPC_MoveChild, 0,
/*1971*/              OPC_CheckSame, 1,
/*1973*/              OPC_MoveParent,
/*1974*/              OPC_MoveChild, 1,
/*1976*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1987*/              OPC_MoveParent,
/*1988*/              OPC_MoveParent,
/*1989*/              OPC_RecordChild1, // #2 = $rA
/*1990*/              OPC_MoveParent,
/*1991*/              OPC_CheckType, MVT::i64,
/*1993*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rC), (and:i64 (xor:i64 R64C:i64:$rC, -1:i64), R64C:i64:$rA)) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2003*/            /*Scope*/ 39, /*->2043*/
/*2004*/              OPC_RecordChild0, // #2 = $rA
/*2005*/              OPC_MoveChild, 1,
/*2007*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2010*/              OPC_MoveChild, 0,
/*2012*/              OPC_CheckSame, 0,
/*2014*/              OPC_MoveParent,
/*2015*/              OPC_MoveChild, 1,
/*2017*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2028*/              OPC_MoveParent,
/*2029*/              OPC_MoveParent,
/*2030*/              OPC_MoveParent,
/*2031*/              OPC_CheckType, MVT::i64,
/*2033*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rC, R64C:i64:$rB), (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rC, -1:i64))) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2043*/            /*Scope*/ 39, /*->2083*/
/*2044*/              OPC_MoveChild, 0,
/*2046*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2049*/              OPC_MoveChild, 0,
/*2051*/              OPC_CheckSame, 0,
/*2053*/              OPC_MoveParent,
/*2054*/              OPC_MoveChild, 1,
/*2056*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2067*/              OPC_MoveParent,
/*2068*/              OPC_MoveParent,
/*2069*/              OPC_RecordChild1, // #2 = $rA
/*2070*/              OPC_MoveParent,
/*2071*/              OPC_CheckType, MVT::i64,
/*2073*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rC, R64C:i64:$rB), (and:i64 (xor:i64 R64C:i64:$rC, -1:i64), R64C:i64:$rA)) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2083*/            0, /*End of Scope*/
/*2084*/          /*Scope*/ 69, /*->2154*/
/*2085*/            OPC_MoveChild, 1,
/*2087*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2090*/            OPC_RecordChild0, // #1 = $rC
/*2091*/            OPC_MoveChild, 1,
/*2093*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2104*/            OPC_MoveParent,
/*2105*/            OPC_MoveParent,
/*2106*/            OPC_MoveParent,
/*2107*/            OPC_MoveChild, 1,
/*2109*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2112*/            OPC_Scope, 19, /*->2133*/ // 2 children in Scope
/*2114*/              OPC_RecordChild0, // #2 = $rB
/*2115*/              OPC_MoveChild, 1,
/*2117*/              OPC_CheckSame, 1,
/*2119*/              OPC_MoveParent,
/*2120*/              OPC_MoveParent,
/*2121*/              OPC_CheckType, MVT::i64,
/*2123*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rC, -1:i64)), (and:i64 R64C:i64:$rB, R64C:i64:$rC)) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2133*/            /*Scope*/ 19, /*->2153*/
/*2134*/              OPC_MoveChild, 0,
/*2136*/              OPC_CheckSame, 1,
/*2138*/              OPC_MoveParent,
/*2139*/              OPC_RecordChild1, // #2 = $rB
/*2140*/              OPC_MoveParent,
/*2141*/              OPC_CheckType, MVT::i64,
/*2143*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rC, -1:i64)), (and:i64 R64C:i64:$rC, R64C:i64:$rB)) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2153*/            0, /*End of Scope*/
/*2154*/          0, /*End of Scope*/
/*2155*/        /*Scope*/ 70, /*->2226*/
/*2156*/          OPC_MoveChild, 0,
/*2158*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2161*/          OPC_RecordChild0, // #0 = $rC
/*2162*/          OPC_MoveChild, 1,
/*2164*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2175*/          OPC_MoveParent,
/*2176*/          OPC_MoveParent,
/*2177*/          OPC_RecordChild1, // #1 = $rA
/*2178*/          OPC_MoveParent,
/*2179*/          OPC_MoveChild, 1,
/*2181*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2184*/          OPC_Scope, 19, /*->2205*/ // 2 children in Scope
/*2186*/            OPC_RecordChild0, // #2 = $rB
/*2187*/            OPC_MoveChild, 1,
/*2189*/            OPC_CheckSame, 0,
/*2191*/            OPC_MoveParent,
/*2192*/            OPC_MoveParent,
/*2193*/            OPC_CheckType, MVT::i64,
/*2195*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                        1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rC, -1:i64), R64C:i64:$rA), (and:i64 R64C:i64:$rB, R64C:i64:$rC)) - Complexity = 17
                    // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2205*/          /*Scope*/ 19, /*->2225*/
/*2206*/            OPC_MoveChild, 0,
/*2208*/            OPC_CheckSame, 0,
/*2210*/            OPC_MoveParent,
/*2211*/            OPC_RecordChild1, // #2 = $rB
/*2212*/            OPC_MoveParent,
/*2213*/            OPC_CheckType, MVT::i64,
/*2215*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                        1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rC, -1:i64), R64C:i64:$rA), (and:i64 R64C:i64:$rC, R64C:i64:$rB)) - Complexity = 17
                    // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2225*/          0, /*End of Scope*/
/*2226*/        /*Scope*/ 76|128,1/*204*/, /*->2432*/
/*2228*/          OPC_RecordChild0, // #0 = $rB
/*2229*/          OPC_Scope, 1|128,1/*129*/, /*->2361*/ // 2 children in Scope
/*2232*/            OPC_RecordChild1, // #1 = $rC
/*2233*/            OPC_MoveParent,
/*2234*/            OPC_MoveChild, 1,
/*2236*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2239*/            OPC_Scope, 39, /*->2280*/ // 3 children in Scope
/*2241*/              OPC_MoveChild, 0,
/*2243*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2246*/              OPC_MoveChild, 0,
/*2248*/              OPC_CheckSame, 1,
/*2250*/              OPC_MoveParent,
/*2251*/              OPC_MoveChild, 1,
/*2253*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2264*/              OPC_MoveParent,
/*2265*/              OPC_MoveParent,
/*2266*/              OPC_RecordChild1, // #2 = $rA
/*2267*/              OPC_MoveParent,
/*2268*/              OPC_CheckType, MVT::i32,
/*2270*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rC), (and:i32 (xor:i32 R32C:i32:$rC, -1:i32), R32C:i32:$rA)) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2280*/            /*Scope*/ 39, /*->2320*/
/*2281*/              OPC_RecordChild0, // #2 = $rA
/*2282*/              OPC_MoveChild, 1,
/*2284*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2287*/              OPC_MoveChild, 0,
/*2289*/              OPC_CheckSame, 0,
/*2291*/              OPC_MoveParent,
/*2292*/              OPC_MoveChild, 1,
/*2294*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2305*/              OPC_MoveParent,
/*2306*/              OPC_MoveParent,
/*2307*/              OPC_MoveParent,
/*2308*/              OPC_CheckType, MVT::i32,
/*2310*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rC, R32C:i32:$rB), (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rC, -1:i32))) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2320*/            /*Scope*/ 39, /*->2360*/
/*2321*/              OPC_MoveChild, 0,
/*2323*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2326*/              OPC_MoveChild, 0,
/*2328*/              OPC_CheckSame, 0,
/*2330*/              OPC_MoveParent,
/*2331*/              OPC_MoveChild, 1,
/*2333*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2344*/              OPC_MoveParent,
/*2345*/              OPC_MoveParent,
/*2346*/              OPC_RecordChild1, // #2 = $rA
/*2347*/              OPC_MoveParent,
/*2348*/              OPC_CheckType, MVT::i32,
/*2350*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rC, R32C:i32:$rB), (and:i32 (xor:i32 R32C:i32:$rC, -1:i32), R32C:i32:$rA)) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2360*/            0, /*End of Scope*/
/*2361*/          /*Scope*/ 69, /*->2431*/
/*2362*/            OPC_MoveChild, 1,
/*2364*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2367*/            OPC_RecordChild0, // #1 = $rC
/*2368*/            OPC_MoveChild, 1,
/*2370*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2381*/            OPC_MoveParent,
/*2382*/            OPC_MoveParent,
/*2383*/            OPC_MoveParent,
/*2384*/            OPC_MoveChild, 1,
/*2386*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2389*/            OPC_Scope, 19, /*->2410*/ // 2 children in Scope
/*2391*/              OPC_RecordChild0, // #2 = $rB
/*2392*/              OPC_MoveChild, 1,
/*2394*/              OPC_CheckSame, 1,
/*2396*/              OPC_MoveParent,
/*2397*/              OPC_MoveParent,
/*2398*/              OPC_CheckType, MVT::i32,
/*2400*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rC, -1:i32)), (and:i32 R32C:i32:$rB, R32C:i32:$rC)) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2410*/            /*Scope*/ 19, /*->2430*/
/*2411*/              OPC_MoveChild, 0,
/*2413*/              OPC_CheckSame, 1,
/*2415*/              OPC_MoveParent,
/*2416*/              OPC_RecordChild1, // #2 = $rB
/*2417*/              OPC_MoveParent,
/*2418*/              OPC_CheckType, MVT::i32,
/*2420*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rC, -1:i32)), (and:i32 R32C:i32:$rC, R32C:i32:$rB)) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2430*/            0, /*End of Scope*/
/*2431*/          0, /*End of Scope*/
/*2432*/        /*Scope*/ 70, /*->2503*/
/*2433*/          OPC_MoveChild, 0,
/*2435*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2438*/          OPC_RecordChild0, // #0 = $rC
/*2439*/          OPC_MoveChild, 1,
/*2441*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2452*/          OPC_MoveParent,
/*2453*/          OPC_MoveParent,
/*2454*/          OPC_RecordChild1, // #1 = $rA
/*2455*/          OPC_MoveParent,
/*2456*/          OPC_MoveChild, 1,
/*2458*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2461*/          OPC_Scope, 19, /*->2482*/ // 2 children in Scope
/*2463*/            OPC_RecordChild0, // #2 = $rB
/*2464*/            OPC_MoveChild, 1,
/*2466*/            OPC_CheckSame, 0,
/*2468*/            OPC_MoveParent,
/*2469*/            OPC_MoveParent,
/*2470*/            OPC_CheckType, MVT::i32,
/*2472*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rC, -1:i32), R32C:i32:$rA), (and:i32 R32C:i32:$rB, R32C:i32:$rC)) - Complexity = 17
                    // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2482*/          /*Scope*/ 19, /*->2502*/
/*2483*/            OPC_MoveChild, 0,
/*2485*/            OPC_CheckSame, 0,
/*2487*/            OPC_MoveParent,
/*2488*/            OPC_RecordChild1, // #2 = $rB
/*2489*/            OPC_MoveParent,
/*2490*/            OPC_CheckType, MVT::i32,
/*2492*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rC, -1:i32), R32C:i32:$rA), (and:i32 R32C:i32:$rC, R32C:i32:$rB)) - Complexity = 17
                    // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2502*/          0, /*End of Scope*/
/*2503*/        /*Scope*/ 76|128,1/*204*/, /*->2709*/
/*2505*/          OPC_RecordChild0, // #0 = $rB
/*2506*/          OPC_Scope, 1|128,1/*129*/, /*->2638*/ // 2 children in Scope
/*2509*/            OPC_RecordChild1, // #1 = $rC
/*2510*/            OPC_MoveParent,
/*2511*/            OPC_MoveChild, 1,
/*2513*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2516*/            OPC_Scope, 39, /*->2557*/ // 3 children in Scope
/*2518*/              OPC_MoveChild, 0,
/*2520*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2523*/              OPC_MoveChild, 0,
/*2525*/              OPC_CheckSame, 1,
/*2527*/              OPC_MoveParent,
/*2528*/              OPC_MoveChild, 1,
/*2530*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2541*/              OPC_MoveParent,
/*2542*/              OPC_MoveParent,
/*2543*/              OPC_RecordChild1, // #2 = $rA
/*2544*/              OPC_MoveParent,
/*2545*/              OPC_CheckType, MVT::i16,
/*2547*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rC), (and:i16 (xor:i16 R16C:i16:$rC, -1:i16), R16C:i16:$rA)) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2557*/            /*Scope*/ 39, /*->2597*/
/*2558*/              OPC_RecordChild0, // #2 = $rA
/*2559*/              OPC_MoveChild, 1,
/*2561*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2564*/              OPC_MoveChild, 0,
/*2566*/              OPC_CheckSame, 0,
/*2568*/              OPC_MoveParent,
/*2569*/              OPC_MoveChild, 1,
/*2571*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2582*/              OPC_MoveParent,
/*2583*/              OPC_MoveParent,
/*2584*/              OPC_MoveParent,
/*2585*/              OPC_CheckType, MVT::i16,
/*2587*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rC, R16C:i16:$rB), (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rC, -1:i16))) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2597*/            /*Scope*/ 39, /*->2637*/
/*2598*/              OPC_MoveChild, 0,
/*2600*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2603*/              OPC_MoveChild, 0,
/*2605*/              OPC_CheckSame, 0,
/*2607*/              OPC_MoveParent,
/*2608*/              OPC_MoveChild, 1,
/*2610*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2621*/              OPC_MoveParent,
/*2622*/              OPC_MoveParent,
/*2623*/              OPC_RecordChild1, // #2 = $rA
/*2624*/              OPC_MoveParent,
/*2625*/              OPC_CheckType, MVT::i16,
/*2627*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rC, R16C:i16:$rB), (and:i16 (xor:i16 R16C:i16:$rC, -1:i16), R16C:i16:$rA)) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2637*/            0, /*End of Scope*/
/*2638*/          /*Scope*/ 69, /*->2708*/
/*2639*/            OPC_MoveChild, 1,
/*2641*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2644*/            OPC_RecordChild0, // #1 = $rC
/*2645*/            OPC_MoveChild, 1,
/*2647*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2658*/            OPC_MoveParent,
/*2659*/            OPC_MoveParent,
/*2660*/            OPC_MoveParent,
/*2661*/            OPC_MoveChild, 1,
/*2663*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2666*/            OPC_Scope, 19, /*->2687*/ // 2 children in Scope
/*2668*/              OPC_RecordChild0, // #2 = $rB
/*2669*/              OPC_MoveChild, 1,
/*2671*/              OPC_CheckSame, 1,
/*2673*/              OPC_MoveParent,
/*2674*/              OPC_MoveParent,
/*2675*/              OPC_CheckType, MVT::i16,
/*2677*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rC, -1:i16)), (and:i16 R16C:i16:$rB, R16C:i16:$rC)) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2687*/            /*Scope*/ 19, /*->2707*/
/*2688*/              OPC_MoveChild, 0,
/*2690*/              OPC_CheckSame, 1,
/*2692*/              OPC_MoveParent,
/*2693*/              OPC_RecordChild1, // #2 = $rB
/*2694*/              OPC_MoveParent,
/*2695*/              OPC_CheckType, MVT::i16,
/*2697*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rC, -1:i16)), (and:i16 R16C:i16:$rC, R16C:i16:$rB)) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2707*/            0, /*End of Scope*/
/*2708*/          0, /*End of Scope*/
/*2709*/        /*Scope*/ 70, /*->2780*/
/*2710*/          OPC_MoveChild, 0,
/*2712*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2715*/          OPC_RecordChild0, // #0 = $rC
/*2716*/          OPC_MoveChild, 1,
/*2718*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2729*/          OPC_MoveParent,
/*2730*/          OPC_MoveParent,
/*2731*/          OPC_RecordChild1, // #1 = $rA
/*2732*/          OPC_MoveParent,
/*2733*/          OPC_MoveChild, 1,
/*2735*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2738*/          OPC_Scope, 19, /*->2759*/ // 2 children in Scope
/*2740*/            OPC_RecordChild0, // #2 = $rB
/*2741*/            OPC_MoveChild, 1,
/*2743*/            OPC_CheckSame, 0,
/*2745*/            OPC_MoveParent,
/*2746*/            OPC_MoveParent,
/*2747*/            OPC_CheckType, MVT::i16,
/*2749*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rC, -1:i16), R16C:i16:$rA), (and:i16 R16C:i16:$rB, R16C:i16:$rC)) - Complexity = 17
                    // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2759*/          /*Scope*/ 19, /*->2779*/
/*2760*/            OPC_MoveChild, 0,
/*2762*/            OPC_CheckSame, 0,
/*2764*/            OPC_MoveParent,
/*2765*/            OPC_RecordChild1, // #2 = $rB
/*2766*/            OPC_MoveParent,
/*2767*/            OPC_CheckType, MVT::i16,
/*2769*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rC, -1:i16), R16C:i16:$rA), (and:i16 R16C:i16:$rC, R16C:i16:$rB)) - Complexity = 17
                    // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2779*/          0, /*End of Scope*/
/*2780*/        /*Scope*/ 76|128,1/*204*/, /*->2986*/
/*2782*/          OPC_RecordChild0, // #0 = $rB
/*2783*/          OPC_Scope, 1|128,1/*129*/, /*->2915*/ // 2 children in Scope
/*2786*/            OPC_RecordChild1, // #1 = $rC
/*2787*/            OPC_MoveParent,
/*2788*/            OPC_MoveChild, 1,
/*2790*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2793*/            OPC_Scope, 39, /*->2834*/ // 3 children in Scope
/*2795*/              OPC_MoveChild, 0,
/*2797*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2800*/              OPC_MoveChild, 0,
/*2802*/              OPC_CheckSame, 1,
/*2804*/              OPC_MoveParent,
/*2805*/              OPC_MoveChild, 1,
/*2807*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2818*/              OPC_MoveParent,
/*2819*/              OPC_MoveParent,
/*2820*/              OPC_RecordChild1, // #2 = $rA
/*2821*/              OPC_MoveParent,
/*2822*/              OPC_CheckType, MVT::i8,
/*2824*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rC), (and:i8 (xor:i8 R8C:i8:$rC, -1:i8), R8C:i8:$rA)) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2834*/            /*Scope*/ 39, /*->2874*/
/*2835*/              OPC_RecordChild0, // #2 = $rA
/*2836*/              OPC_MoveChild, 1,
/*2838*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2841*/              OPC_MoveChild, 0,
/*2843*/              OPC_CheckSame, 0,
/*2845*/              OPC_MoveParent,
/*2846*/              OPC_MoveChild, 1,
/*2848*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2859*/              OPC_MoveParent,
/*2860*/              OPC_MoveParent,
/*2861*/              OPC_MoveParent,
/*2862*/              OPC_CheckType, MVT::i8,
/*2864*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rC, R8C:i8:$rB), (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rC, -1:i8))) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2874*/            /*Scope*/ 39, /*->2914*/
/*2875*/              OPC_MoveChild, 0,
/*2877*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2880*/              OPC_MoveChild, 0,
/*2882*/              OPC_CheckSame, 0,
/*2884*/              OPC_MoveParent,
/*2885*/              OPC_MoveChild, 1,
/*2887*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2898*/              OPC_MoveParent,
/*2899*/              OPC_MoveParent,
/*2900*/              OPC_RecordChild1, // #2 = $rA
/*2901*/              OPC_MoveParent,
/*2902*/              OPC_CheckType, MVT::i8,
/*2904*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rC, R8C:i8:$rB), (and:i8 (xor:i8 R8C:i8:$rC, -1:i8), R8C:i8:$rA)) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2914*/            0, /*End of Scope*/
/*2915*/          /*Scope*/ 69, /*->2985*/
/*2916*/            OPC_MoveChild, 1,
/*2918*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2921*/            OPC_RecordChild0, // #1 = $rC
/*2922*/            OPC_MoveChild, 1,
/*2924*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2935*/            OPC_MoveParent,
/*2936*/            OPC_MoveParent,
/*2937*/            OPC_MoveParent,
/*2938*/            OPC_MoveChild, 1,
/*2940*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2943*/            OPC_Scope, 19, /*->2964*/ // 2 children in Scope
/*2945*/              OPC_RecordChild0, // #2 = $rB
/*2946*/              OPC_MoveChild, 1,
/*2948*/              OPC_CheckSame, 1,
/*2950*/              OPC_MoveParent,
/*2951*/              OPC_MoveParent,
/*2952*/              OPC_CheckType, MVT::i8,
/*2954*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rC, -1:i8)), (and:i8 R8C:i8:$rB, R8C:i8:$rC)) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2964*/            /*Scope*/ 19, /*->2984*/
/*2965*/              OPC_MoveChild, 0,
/*2967*/              OPC_CheckSame, 1,
/*2969*/              OPC_MoveParent,
/*2970*/              OPC_RecordChild1, // #2 = $rB
/*2971*/              OPC_MoveParent,
/*2972*/              OPC_CheckType, MVT::i8,
/*2974*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rC, -1:i8)), (and:i8 R8C:i8:$rC, R8C:i8:$rB)) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2984*/            0, /*End of Scope*/
/*2985*/          0, /*End of Scope*/
/*2986*/        /*Scope*/ 70, /*->3057*/
/*2987*/          OPC_MoveChild, 0,
/*2989*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2992*/          OPC_RecordChild0, // #0 = $rC
/*2993*/          OPC_MoveChild, 1,
/*2995*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3006*/          OPC_MoveParent,
/*3007*/          OPC_MoveParent,
/*3008*/          OPC_RecordChild1, // #1 = $rA
/*3009*/          OPC_MoveParent,
/*3010*/          OPC_MoveChild, 1,
/*3012*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3015*/          OPC_Scope, 19, /*->3036*/ // 2 children in Scope
/*3017*/            OPC_RecordChild0, // #2 = $rB
/*3018*/            OPC_MoveChild, 1,
/*3020*/            OPC_CheckSame, 0,
/*3022*/            OPC_MoveParent,
/*3023*/            OPC_MoveParent,
/*3024*/            OPC_CheckType, MVT::i8,
/*3026*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rC, -1:i8), R8C:i8:$rA), (and:i8 R8C:i8:$rB, R8C:i8:$rC)) - Complexity = 17
                    // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*3036*/          /*Scope*/ 19, /*->3056*/
/*3037*/            OPC_MoveChild, 0,
/*3039*/            OPC_CheckSame, 0,
/*3041*/            OPC_MoveParent,
/*3042*/            OPC_RecordChild1, // #2 = $rB
/*3043*/            OPC_MoveParent,
/*3044*/            OPC_CheckType, MVT::i8,
/*3046*/            OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rC, -1:i8), R8C:i8:$rA), (and:i8 R8C:i8:$rC, R8C:i8:$rB)) - Complexity = 17
                    // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*3056*/          0, /*End of Scope*/
/*3057*/        /*Scope*/ 58|128,3/*442*/, /*->3501*/
/*3059*/          OPC_RecordChild0, // #0 = $rA
/*3060*/          OPC_RecordChild1, // #1 = $rB
/*3061*/          OPC_MoveParent,
/*3062*/          OPC_MoveChild, 1,
/*3064*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3067*/          OPC_MoveChild, 0,
/*3069*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3072*/          OPC_MoveChild, 0,
/*3074*/          OPC_Scope, 48, /*->3124*/ // 10 children in Scope
/*3076*/            OPC_CheckSame, 1,
/*3078*/            OPC_MoveParent,
/*3079*/            OPC_MoveChild, 1,
/*3081*/            OPC_CheckSame, 0,
/*3083*/            OPC_MoveParent,
/*3084*/            OPC_MoveParent,
/*3085*/            OPC_MoveChild, 1,
/*3087*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3098*/            OPC_MoveParent,
/*3099*/            OPC_MoveParent,
/*3100*/            OPC_CheckType, MVT::i128,
/*3102*/            OPC_Scope, 9, /*->3113*/ // 2 children in Scope
/*3104*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_2), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), (xor:i128 (or:i128 GPRC:i128:$rB, GPRC:i128:$rA), -1:i128)) - Complexity = 17
                      // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3113*/            /*Scope*/ 9, /*->3123*/
/*3114*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_2), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rA), (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128)) - Complexity = 17
                      // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3123*/            0, /*End of Scope*/
/*3124*/          /*Scope*/ 35, /*->3160*/
/*3125*/            OPC_CheckSame, 0,
/*3127*/            OPC_MoveParent,
/*3128*/            OPC_MoveChild, 1,
/*3130*/            OPC_CheckSame, 1,
/*3132*/            OPC_MoveParent,
/*3133*/            OPC_MoveParent,
/*3134*/            OPC_MoveChild, 1,
/*3136*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3147*/            OPC_MoveParent,
/*3148*/            OPC_MoveParent,
/*3149*/            OPC_CheckType, MVT::i128,
/*3151*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_2), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rA), (xor:i128 (or:i128 GPRC:i128:$rB, GPRC:i128:$rA), -1:i128)) - Complexity = 17
                    // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3160*/          /*Scope*/ 48, /*->3209*/
/*3161*/            OPC_CheckSame, 1,
/*3163*/            OPC_MoveParent,
/*3164*/            OPC_MoveChild, 1,
/*3166*/            OPC_CheckSame, 0,
/*3168*/            OPC_MoveParent,
/*3169*/            OPC_MoveParent,
/*3170*/            OPC_MoveChild, 1,
/*3172*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3183*/            OPC_MoveParent,
/*3184*/            OPC_MoveParent,
/*3185*/            OPC_CheckType, MVT::i64,
/*3187*/            OPC_Scope, 9, /*->3198*/ // 2 children in Scope
/*3189*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_2), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), (xor:i64 (or:i64 R64C:i64:$rB, R64C:i64:$rA), -1:i64)) - Complexity = 17
                      // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3198*/            /*Scope*/ 9, /*->3208*/
/*3199*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_2), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rA), (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64)) - Complexity = 17
                      // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3208*/            0, /*End of Scope*/
/*3209*/          /*Scope*/ 35, /*->3245*/
/*3210*/            OPC_CheckSame, 0,
/*3212*/            OPC_MoveParent,
/*3213*/            OPC_MoveChild, 1,
/*3215*/            OPC_CheckSame, 1,
/*3217*/            OPC_MoveParent,
/*3218*/            OPC_MoveParent,
/*3219*/            OPC_MoveChild, 1,
/*3221*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3232*/            OPC_MoveParent,
/*3233*/            OPC_MoveParent,
/*3234*/            OPC_CheckType, MVT::i64,
/*3236*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rA), (xor:i64 (or:i64 R64C:i64:$rB, R64C:i64:$rA), -1:i64)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3245*/          /*Scope*/ 48, /*->3294*/
/*3246*/            OPC_CheckSame, 1,
/*3248*/            OPC_MoveParent,
/*3249*/            OPC_MoveChild, 1,
/*3251*/            OPC_CheckSame, 0,
/*3253*/            OPC_MoveParent,
/*3254*/            OPC_MoveParent,
/*3255*/            OPC_MoveChild, 1,
/*3257*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3268*/            OPC_MoveParent,
/*3269*/            OPC_MoveParent,
/*3270*/            OPC_CheckType, MVT::i32,
/*3272*/            OPC_Scope, 9, /*->3283*/ // 2 children in Scope
/*3274*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_2), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), (xor:i32 (or:i32 R32C:i32:$rB, R32C:i32:$rA), -1:i32)) - Complexity = 17
                      // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3283*/            /*Scope*/ 9, /*->3293*/
/*3284*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_2), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rA), (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32)) - Complexity = 17
                      // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3293*/            0, /*End of Scope*/
/*3294*/          /*Scope*/ 35, /*->3330*/
/*3295*/            OPC_CheckSame, 0,
/*3297*/            OPC_MoveParent,
/*3298*/            OPC_MoveChild, 1,
/*3300*/            OPC_CheckSame, 1,
/*3302*/            OPC_MoveParent,
/*3303*/            OPC_MoveParent,
/*3304*/            OPC_MoveChild, 1,
/*3306*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3317*/            OPC_MoveParent,
/*3318*/            OPC_MoveParent,
/*3319*/            OPC_CheckType, MVT::i32,
/*3321*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rA), (xor:i32 (or:i32 R32C:i32:$rB, R32C:i32:$rA), -1:i32)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3330*/          /*Scope*/ 48, /*->3379*/
/*3331*/            OPC_CheckSame, 1,
/*3333*/            OPC_MoveParent,
/*3334*/            OPC_MoveChild, 1,
/*3336*/            OPC_CheckSame, 0,
/*3338*/            OPC_MoveParent,
/*3339*/            OPC_MoveParent,
/*3340*/            OPC_MoveChild, 1,
/*3342*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3353*/            OPC_MoveParent,
/*3354*/            OPC_MoveParent,
/*3355*/            OPC_CheckType, MVT::i16,
/*3357*/            OPC_Scope, 9, /*->3368*/ // 2 children in Scope
/*3359*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_2), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), (xor:i16 (or:i16 R16C:i16:$rB, R16C:i16:$rA), -1:i16)) - Complexity = 17
                      // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3368*/            /*Scope*/ 9, /*->3378*/
/*3369*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_2), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rA), (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16)) - Complexity = 17
                      // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3378*/            0, /*End of Scope*/
/*3379*/          /*Scope*/ 35, /*->3415*/
/*3380*/            OPC_CheckSame, 0,
/*3382*/            OPC_MoveParent,
/*3383*/            OPC_MoveChild, 1,
/*3385*/            OPC_CheckSame, 1,
/*3387*/            OPC_MoveParent,
/*3388*/            OPC_MoveParent,
/*3389*/            OPC_MoveChild, 1,
/*3391*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3402*/            OPC_MoveParent,
/*3403*/            OPC_MoveParent,
/*3404*/            OPC_CheckType, MVT::i16,
/*3406*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rA), (xor:i16 (or:i16 R16C:i16:$rB, R16C:i16:$rA), -1:i16)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3415*/          /*Scope*/ 48, /*->3464*/
/*3416*/            OPC_CheckSame, 1,
/*3418*/            OPC_MoveParent,
/*3419*/            OPC_MoveChild, 1,
/*3421*/            OPC_CheckSame, 0,
/*3423*/            OPC_MoveParent,
/*3424*/            OPC_MoveParent,
/*3425*/            OPC_MoveChild, 1,
/*3427*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3438*/            OPC_MoveParent,
/*3439*/            OPC_MoveParent,
/*3440*/            OPC_CheckType, MVT::i8,
/*3442*/            OPC_Scope, 9, /*->3453*/ // 2 children in Scope
/*3444*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_2), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), (xor:i8 (or:i8 R8C:i8:$rB, R8C:i8:$rA), -1:i8)) - Complexity = 17
                      // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3453*/            /*Scope*/ 9, /*->3463*/
/*3454*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_2), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rA), (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8)) - Complexity = 17
                      // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3463*/            0, /*End of Scope*/
/*3464*/          /*Scope*/ 35, /*->3500*/
/*3465*/            OPC_CheckSame, 0,
/*3467*/            OPC_MoveParent,
/*3468*/            OPC_MoveChild, 1,
/*3470*/            OPC_CheckSame, 1,
/*3472*/            OPC_MoveParent,
/*3473*/            OPC_MoveParent,
/*3474*/            OPC_MoveChild, 1,
/*3476*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3487*/            OPC_MoveParent,
/*3488*/            OPC_MoveParent,
/*3489*/            OPC_CheckType, MVT::i8,
/*3491*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_2), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rA), (xor:i8 (or:i8 R8C:i8:$rB, R8C:i8:$rA), -1:i8)) - Complexity = 17
                    // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3500*/          0, /*End of Scope*/
/*3501*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 124|128,2/*380*/,  TARGET_VAL(ISD::XOR),// ->3886
/*3506*/        OPC_MoveChild, 0,
/*3508*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3511*/        OPC_RecordChild0, // #0 = $rA
/*3512*/        OPC_RecordChild1, // #1 = $rB
/*3513*/        OPC_MoveParent,
/*3514*/        OPC_MoveChild, 1,
/*3516*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3527*/        OPC_MoveParent,
/*3528*/        OPC_MoveParent,
/*3529*/        OPC_MoveChild, 1,
/*3531*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3534*/        OPC_MoveChild, 0,
/*3536*/        OPC_Scope, 20, /*->3558*/ // 11 children in Scope
/*3538*/          OPC_CheckSame, 0,
/*3540*/          OPC_MoveParent,
/*3541*/          OPC_MoveChild, 1,
/*3543*/          OPC_CheckSame, 1,
/*3545*/          OPC_MoveParent,
/*3546*/          OPC_MoveParent,
/*3547*/          OPC_CheckType, MVT::i128,
/*3549*/          OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_2), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i128 (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128), (and:i128 GPRC:i128:$rA, GPRC:i128:$rB)) - Complexity = 17
                  // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3558*/        /*Scope*/ 33, /*->3592*/
/*3559*/          OPC_CheckSame, 1,
/*3561*/          OPC_MoveParent,
/*3562*/          OPC_MoveChild, 1,
/*3564*/          OPC_CheckSame, 0,
/*3566*/          OPC_MoveParent,
/*3567*/          OPC_MoveParent,
/*3568*/          OPC_CheckType, MVT::i128,
/*3570*/          OPC_Scope, 9, /*->3581*/ // 2 children in Scope
/*3572*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_2), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i128 (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128), (and:i128 GPRC:i128:$rB, GPRC:i128:$rA)) - Complexity = 17
                    // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3581*/          /*Scope*/ 9, /*->3591*/
/*3582*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_2), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (xor:i128 (or:i128 GPRC:i128:$rB, GPRC:i128:$rA), -1:i128), (and:i128 GPRC:i128:$rA, GPRC:i128:$rB)) - Complexity = 17
                    // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3591*/          0, /*End of Scope*/
/*3592*/        /*Scope*/ 33, /*->3626*/
/*3593*/          OPC_CheckSame, 0,
/*3595*/          OPC_MoveParent,
/*3596*/          OPC_MoveChild, 1,
/*3598*/          OPC_CheckSame, 1,
/*3600*/          OPC_MoveParent,
/*3601*/          OPC_MoveParent,
/*3602*/          OPC_SwitchType /*2 cases */, 9,  MVT::i128,// ->3614
/*3605*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_2), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (xor:i128 (or:i128 GPRC:i128:$rB, GPRC:i128:$rA), -1:i128), (and:i128 GPRC:i128:$rB, GPRC:i128:$rA)) - Complexity = 17
                    // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                  /*SwitchType*/ 9,  MVT::i64,// ->3625
/*3616*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64), (and:i64 R64C:i64:$rA, R64C:i64:$rB)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
                  0, // EndSwitchType
/*3626*/        /*Scope*/ 33, /*->3660*/
/*3627*/          OPC_CheckSame, 1,
/*3629*/          OPC_MoveParent,
/*3630*/          OPC_MoveChild, 1,
/*3632*/          OPC_CheckSame, 0,
/*3634*/          OPC_MoveParent,
/*3635*/          OPC_MoveParent,
/*3636*/          OPC_CheckType, MVT::i64,
/*3638*/          OPC_Scope, 9, /*->3649*/ // 2 children in Scope
/*3640*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64), (and:i64 R64C:i64:$rB, R64C:i64:$rA)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3649*/          /*Scope*/ 9, /*->3659*/
/*3650*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (xor:i64 (or:i64 R64C:i64:$rB, R64C:i64:$rA), -1:i64), (and:i64 R64C:i64:$rA, R64C:i64:$rB)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3659*/          0, /*End of Scope*/
/*3660*/        /*Scope*/ 33, /*->3694*/
/*3661*/          OPC_CheckSame, 0,
/*3663*/          OPC_MoveParent,
/*3664*/          OPC_MoveChild, 1,
/*3666*/          OPC_CheckSame, 1,
/*3668*/          OPC_MoveParent,
/*3669*/          OPC_MoveParent,
/*3670*/          OPC_SwitchType /*2 cases */, 9,  MVT::i64,// ->3682
/*3673*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (xor:i64 (or:i64 R64C:i64:$rB, R64C:i64:$rA), -1:i64), (and:i64 R64C:i64:$rB, R64C:i64:$rA)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
                  /*SwitchType*/ 9,  MVT::i32,// ->3693
/*3684*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32), (and:i32 R32C:i32:$rA, R32C:i32:$rB)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
                  0, // EndSwitchType
/*3694*/        /*Scope*/ 33, /*->3728*/
/*3695*/          OPC_CheckSame, 1,
/*3697*/          OPC_MoveParent,
/*3698*/          OPC_MoveChild, 1,
/*3700*/          OPC_CheckSame, 0,
/*3702*/          OPC_MoveParent,
/*3703*/          OPC_MoveParent,
/*3704*/          OPC_CheckType, MVT::i32,
/*3706*/          OPC_Scope, 9, /*->3717*/ // 2 children in Scope
/*3708*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32), (and:i32 R32C:i32:$rB, R32C:i32:$rA)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3717*/          /*Scope*/ 9, /*->3727*/
/*3718*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (xor:i32 (or:i32 R32C:i32:$rB, R32C:i32:$rA), -1:i32), (and:i32 R32C:i32:$rA, R32C:i32:$rB)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3727*/          0, /*End of Scope*/
/*3728*/        /*Scope*/ 33, /*->3762*/
/*3729*/          OPC_CheckSame, 0,
/*3731*/          OPC_MoveParent,
/*3732*/          OPC_MoveChild, 1,
/*3734*/          OPC_CheckSame, 1,
/*3736*/          OPC_MoveParent,
/*3737*/          OPC_MoveParent,
/*3738*/          OPC_SwitchType /*2 cases */, 9,  MVT::i32,// ->3750
/*3741*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (xor:i32 (or:i32 R32C:i32:$rB, R32C:i32:$rA), -1:i32), (and:i32 R32C:i32:$rB, R32C:i32:$rA)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
                  /*SwitchType*/ 9,  MVT::i16,// ->3761
/*3752*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i16 (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16), (and:i16 R16C:i16:$rA, R16C:i16:$rB)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
                  0, // EndSwitchType
/*3762*/        /*Scope*/ 33, /*->3796*/
/*3763*/          OPC_CheckSame, 1,
/*3765*/          OPC_MoveParent,
/*3766*/          OPC_MoveChild, 1,
/*3768*/          OPC_CheckSame, 0,
/*3770*/          OPC_MoveParent,
/*3771*/          OPC_MoveParent,
/*3772*/          OPC_CheckType, MVT::i16,
/*3774*/          OPC_Scope, 9, /*->3785*/ // 2 children in Scope
/*3776*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i16 (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16), (and:i16 R16C:i16:$rB, R16C:i16:$rA)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3785*/          /*Scope*/ 9, /*->3795*/
/*3786*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (xor:i16 (or:i16 R16C:i16:$rB, R16C:i16:$rA), -1:i16), (and:i16 R16C:i16:$rA, R16C:i16:$rB)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3795*/          0, /*End of Scope*/
/*3796*/        /*Scope*/ 33, /*->3830*/
/*3797*/          OPC_CheckSame, 0,
/*3799*/          OPC_MoveParent,
/*3800*/          OPC_MoveChild, 1,
/*3802*/          OPC_CheckSame, 1,
/*3804*/          OPC_MoveParent,
/*3805*/          OPC_MoveParent,
/*3806*/          OPC_SwitchType /*2 cases */, 9,  MVT::i16,// ->3818
/*3809*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (xor:i16 (or:i16 R16C:i16:$rB, R16C:i16:$rA), -1:i16), (and:i16 R16C:i16:$rB, R16C:i16:$rA)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
                  /*SwitchType*/ 9,  MVT::i8,// ->3829
/*3820*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_2), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i8 (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8), (and:i8 R8C:i8:$rA, R8C:i8:$rB)) - Complexity = 17
                    // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
                  0, // EndSwitchType
/*3830*/        /*Scope*/ 33, /*->3864*/
/*3831*/          OPC_CheckSame, 1,
/*3833*/          OPC_MoveParent,
/*3834*/          OPC_MoveChild, 1,
/*3836*/          OPC_CheckSame, 0,
/*3838*/          OPC_MoveParent,
/*3839*/          OPC_MoveParent,
/*3840*/          OPC_CheckType, MVT::i8,
/*3842*/          OPC_Scope, 9, /*->3853*/ // 2 children in Scope
/*3844*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_2), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i8 (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8), (and:i8 R8C:i8:$rB, R8C:i8:$rA)) - Complexity = 17
                    // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3853*/          /*Scope*/ 9, /*->3863*/
/*3854*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_2), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i8 (xor:i8 (or:i8 R8C:i8:$rB, R8C:i8:$rA), -1:i8), (and:i8 R8C:i8:$rA, R8C:i8:$rB)) - Complexity = 17
                    // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3863*/          0, /*End of Scope*/
/*3864*/        /*Scope*/ 20, /*->3885*/
/*3865*/          OPC_CheckSame, 0,
/*3867*/          OPC_MoveParent,
/*3868*/          OPC_MoveChild, 1,
/*3870*/          OPC_CheckSame, 1,
/*3872*/          OPC_MoveParent,
/*3873*/          OPC_MoveParent,
/*3874*/          OPC_CheckType, MVT::i8,
/*3876*/          OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_2), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i8 (xor:i8 (or:i8 R8C:i8:$rB, R8C:i8:$rA), -1:i8), (and:i8 R8C:i8:$rB, R8C:i8:$rA)) - Complexity = 17
                  // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3885*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*3887*/    /*Scope*/ 79, /*->3967*/
/*3888*/      OPC_RecordChild0, // #0 = $rA
/*3889*/      OPC_MoveChild, 1,
/*3891*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3894*/      OPC_RecordChild0, // #1 = $rB
/*3895*/      OPC_MoveChild, 1,
/*3897*/      OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3908*/      OPC_MoveParent,
/*3909*/      OPC_MoveParent,
/*3910*/      OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->3922
/*3913*/        OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (or:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rB, -1:i128)) - Complexity = 11
                // Dst: (ORCr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
              /*SwitchType*/ 9,  MVT::i64,// ->3933
/*3924*/        OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (or:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rB, -1:i64)) - Complexity = 11
                // Dst: (ORCr64:i64 R64C:i64:$rA, R64C:i64:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->3944
/*3935*/        OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (or:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rB, -1:i32)) - Complexity = 11
                // Dst: (ORCr32:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::i16,// ->3955
/*3946*/        OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (or:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rB, -1:i16)) - Complexity = 11
                // Dst: (ORCr16:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::i8,// ->3966
/*3957*/        OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr8), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                // Src: (or:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rB, -1:i8)) - Complexity = 11
                // Dst: (ORCr8:i8 R8C:i8:$rA, R8C:i8:$rB)
              0, // EndSwitchType
/*3967*/    /*Scope*/ 31|128,1/*159*/, /*->4128*/
/*3969*/      OPC_MoveChild, 0,
/*3971*/      OPC_SwitchOpcode /*2 cases */, 74,  TARGET_VAL(ISD::XOR),// ->4049
/*3975*/        OPC_RecordChild0, // #0 = $rB
/*3976*/        OPC_MoveChild, 1,
/*3978*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3989*/        OPC_MoveParent,
/*3990*/        OPC_MoveParent,
/*3991*/        OPC_RecordChild1, // #1 = $rA
/*3992*/        OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->4004
/*3995*/          OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i128 (xor:i128 GPRC:i128:$rB, -1:i128), GPRC:i128:$rA) - Complexity = 11
                  // Dst: (ORCr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->4015
/*4006*/          OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i64 (xor:i64 R64C:i64:$rB, -1:i64), R64C:i64:$rA) - Complexity = 11
                  // Dst: (ORCr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->4026
/*4017*/          OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i32 (xor:i32 R32C:i32:$rB, -1:i32), R32C:i32:$rA) - Complexity = 11
                  // Dst: (ORCr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->4037
/*4028*/          OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i16 (xor:i16 R16C:i16:$rB, -1:i16), R16C:i16:$rA) - Complexity = 11
                  // Dst: (ORCr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->4048
/*4039*/          OPC_MorphNodeTo, TARGET_VAL(SPU::ORCr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i8 (xor:i8 R8C:i8:$rB, -1:i8), R8C:i8:$rA) - Complexity = 11
                  // Dst: (ORCr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::ANY_EXTEND),// ->4127
/*4052*/        OPC_RecordChild0, // #0 = $rA
/*4053*/        OPC_Scope, 45, /*->4100*/ // 2 children in Scope
/*4055*/          OPC_CheckChild0Type, MVT::i8,
/*4057*/          OPC_MoveParent,
/*4058*/          OPC_RecordChild1, // #1 = $val
/*4059*/          OPC_MoveChild, 1,
/*4061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4064*/          OPC_Scope, 16, /*->4082*/ // 2 children in Scope
/*4066*/            OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*4068*/            OPC_MoveParent,
/*4069*/            OPC_CheckType, MVT::i16,
/*4071*/            OPC_EmitConvertToTarget, 1,
/*4073*/            OPC_MorphNodeTo, TARGET_VAL(SPU::ORHIi8i16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                    // Src: (or:i16 (anyext:i16 R8C:i8:$rA), (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 10
                    // Dst: (ORHIi8i16:i16 R8C:i8:$rA, (imm:i16):$val)
/*4082*/          /*Scope*/ 16, /*->4099*/
/*4083*/            OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*4085*/            OPC_MoveParent,
/*4086*/            OPC_CheckType, MVT::i32,
/*4088*/            OPC_EmitConvertToTarget, 1,
/*4090*/            OPC_MorphNodeTo, TARGET_VAL(SPU::ORIi8i32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                    // Src: (or:i32 (anyext:i32 R8C:i8:$rA), (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 10
                    // Dst: (ORIi8i32:i32 R8C:i8:$rA, (imm:i32):$val)
/*4099*/          0, /*End of Scope*/
/*4100*/        /*Scope*/ 25, /*->4126*/
/*4101*/          OPC_CheckChild0Type, MVT::i16,
/*4103*/          OPC_MoveParent,
/*4104*/          OPC_RecordChild1, // #1 = $val
/*4105*/          OPC_MoveChild, 1,
/*4107*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4110*/          OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*4112*/          OPC_MoveParent,
/*4113*/          OPC_CheckType, MVT::i32,
/*4115*/          OPC_EmitConvertToTarget, 1,
/*4117*/          OPC_MorphNodeTo, TARGET_VAL(SPU::ORIi16i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (or:i32 (anyext:i32 R16C:i16:$rA), (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 10
                  // Dst: (ORIi16i32:i32 R16C:i16:$rA, (imm:i32):$val)
/*4126*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4128*/    /*Scope*/ 60, /*->4189*/
/*4129*/      OPC_RecordChild0, // #0 = $rA
/*4130*/      OPC_RecordChild1, // #1 = $val
/*4131*/      OPC_MoveChild, 1,
/*4133*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4136*/      OPC_Scope, 16, /*->4154*/ // 3 children in Scope
/*4138*/        OPC_CheckPredicate, 2, // Predicate_immU8
/*4140*/        OPC_MoveParent,
/*4141*/        OPC_CheckType, MVT::i8,
/*4143*/        OPC_EmitConvertToTarget, 1,
/*4145*/        OPC_MorphNodeTo, TARGET_VAL(SPU::ORBIr8), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                // Src: (or:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 7
                // Dst: (ORBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*4154*/      /*Scope*/ 16, /*->4171*/
/*4155*/        OPC_CheckPredicate, 3, // Predicate_i16ImmUns10
/*4157*/        OPC_MoveParent,
/*4158*/        OPC_CheckType, MVT::i16,
/*4160*/        OPC_EmitConvertToTarget, 1,
/*4162*/        OPC_MorphNodeTo, TARGET_VAL(SPU::ORHIr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                // Src: (or:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$val) - Complexity = 7
                // Dst: (ORHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*4171*/      /*Scope*/ 16, /*->4188*/
/*4172*/        OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*4174*/        OPC_MoveParent,
/*4175*/        OPC_CheckType, MVT::i32,
/*4177*/        OPC_EmitConvertToTarget, 1,
/*4179*/        OPC_MorphNodeTo, TARGET_VAL(SPU::ORIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (or:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 7
                // Dst: (ORIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*4188*/      0, /*End of Scope*/
/*4189*/    /*Scope*/ 107|128,63/*8171*/, /*->12362*/
/*4191*/      OPC_MoveChild, 0,
/*4193*/      OPC_SwitchOpcode /*2 cases */, 121|128,58/*7545*/,  TARGET_VAL(ISD::AND),// ->11743
/*4198*/        OPC_Scope, 116|128,4/*628*/, /*->4829*/ // 17 children in Scope
/*4201*/          OPC_RecordChild0, // #0 = $rA
/*4202*/          OPC_RecordChild1, // #1 = $rB
/*4203*/          OPC_MoveParent,
/*4204*/          OPC_MoveChild, 1,
/*4206*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4209*/          OPC_MoveChild, 0,
/*4211*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4214*/          OPC_MoveChild, 0,
/*4216*/          OPC_Scope, 106, /*->4324*/ // 8 children in Scope
/*4218*/            OPC_CheckSame, 0,
/*4220*/            OPC_MoveParent,
/*4221*/            OPC_MoveChild, 1,
/*4223*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4226*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4228*/            OPC_MoveParent,
/*4229*/            OPC_MoveParent,
/*4230*/            OPC_MoveChild, 1,
/*4232*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4235*/            OPC_MoveChild, 0,
/*4237*/            OPC_Scope, 59, /*->4298*/ // 2 children in Scope
/*4239*/              OPC_CheckSame, 1,
/*4241*/              OPC_MoveParent,
/*4242*/              OPC_MoveChild, 1,
/*4244*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4247*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4249*/              OPC_MoveParent,
/*4250*/              OPC_MoveParent,
/*4251*/              OPC_MoveParent,
/*4252*/              OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->4264
/*4255*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                      /*SwitchType*/ 9,  MVT::v8i16,// ->4275
/*4266*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                      /*SwitchType*/ 9,  MVT::v4i32,// ->4286
/*4277*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                      /*SwitchType*/ 9,  MVT::v2i64,// ->4297
/*4288*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                      0, // EndSwitchType
/*4298*/            /*Scope*/ 24, /*->4323*/
/*4299*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4302*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4304*/              OPC_MoveParent,
/*4305*/              OPC_MoveChild, 1,
/*4307*/              OPC_CheckSame, 1,
/*4309*/              OPC_MoveParent,
/*4310*/              OPC_MoveParent,
/*4311*/              OPC_MoveParent,
/*4312*/              OPC_CheckType, MVT::v16i8,
/*4314*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4323*/            0, /*End of Scope*/
/*4324*/          /*Scope*/ 71, /*->4396*/
/*4325*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4328*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4330*/            OPC_MoveParent,
/*4331*/            OPC_MoveChild, 1,
/*4333*/            OPC_CheckSame, 0,
/*4335*/            OPC_MoveParent,
/*4336*/            OPC_MoveParent,
/*4337*/            OPC_MoveChild, 1,
/*4339*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4342*/            OPC_MoveChild, 0,
/*4344*/            OPC_Scope, 24, /*->4370*/ // 2 children in Scope
/*4346*/              OPC_CheckSame, 1,
/*4348*/              OPC_MoveParent,
/*4349*/              OPC_MoveChild, 1,
/*4351*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4354*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4356*/              OPC_MoveParent,
/*4357*/              OPC_MoveParent,
/*4358*/              OPC_MoveParent,
/*4359*/              OPC_CheckType, MVT::v16i8,
/*4361*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4370*/            /*Scope*/ 24, /*->4395*/
/*4371*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4374*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4376*/              OPC_MoveParent,
/*4377*/              OPC_MoveChild, 1,
/*4379*/              OPC_CheckSame, 1,
/*4381*/              OPC_MoveParent,
/*4382*/              OPC_MoveParent,
/*4383*/              OPC_MoveParent,
/*4384*/              OPC_CheckType, MVT::v16i8,
/*4386*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4395*/            0, /*End of Scope*/
/*4396*/          /*Scope*/ 71, /*->4468*/
/*4397*/            OPC_CheckSame, 1,
/*4399*/            OPC_MoveParent,
/*4400*/            OPC_MoveChild, 1,
/*4402*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4405*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4407*/            OPC_MoveParent,
/*4408*/            OPC_MoveParent,
/*4409*/            OPC_MoveChild, 1,
/*4411*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4414*/            OPC_MoveChild, 0,
/*4416*/            OPC_Scope, 24, /*->4442*/ // 2 children in Scope
/*4418*/              OPC_CheckSame, 0,
/*4420*/              OPC_MoveParent,
/*4421*/              OPC_MoveChild, 1,
/*4423*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4426*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4428*/              OPC_MoveParent,
/*4429*/              OPC_MoveParent,
/*4430*/              OPC_MoveParent,
/*4431*/              OPC_CheckType, MVT::v16i8,
/*4433*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4442*/            /*Scope*/ 24, /*->4467*/
/*4443*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4446*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4448*/              OPC_MoveParent,
/*4449*/              OPC_MoveChild, 1,
/*4451*/              OPC_CheckSame, 0,
/*4453*/              OPC_MoveParent,
/*4454*/              OPC_MoveParent,
/*4455*/              OPC_MoveParent,
/*4456*/              OPC_CheckType, MVT::v16i8,
/*4458*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4467*/            0, /*End of Scope*/
/*4468*/          /*Scope*/ 71, /*->4540*/
/*4469*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4472*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4474*/            OPC_MoveParent,
/*4475*/            OPC_MoveChild, 1,
/*4477*/            OPC_CheckSame, 1,
/*4479*/            OPC_MoveParent,
/*4480*/            OPC_MoveParent,
/*4481*/            OPC_MoveChild, 1,
/*4483*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4486*/            OPC_MoveChild, 0,
/*4488*/            OPC_Scope, 24, /*->4514*/ // 2 children in Scope
/*4490*/              OPC_CheckSame, 0,
/*4492*/              OPC_MoveParent,
/*4493*/              OPC_MoveChild, 1,
/*4495*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4498*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4500*/              OPC_MoveParent,
/*4501*/              OPC_MoveParent,
/*4502*/              OPC_MoveParent,
/*4503*/              OPC_CheckType, MVT::v16i8,
/*4505*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4514*/            /*Scope*/ 24, /*->4539*/
/*4515*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4518*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4520*/              OPC_MoveParent,
/*4521*/              OPC_MoveChild, 1,
/*4523*/              OPC_CheckSame, 0,
/*4525*/              OPC_MoveParent,
/*4526*/              OPC_MoveParent,
/*4527*/              OPC_MoveParent,
/*4528*/              OPC_CheckType, MVT::v16i8,
/*4530*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4539*/            0, /*End of Scope*/
/*4540*/          /*Scope*/ 71, /*->4612*/
/*4541*/            OPC_CheckSame, 1,
/*4543*/            OPC_MoveParent,
/*4544*/            OPC_MoveChild, 1,
/*4546*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4549*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4551*/            OPC_MoveParent,
/*4552*/            OPC_MoveParent,
/*4553*/            OPC_MoveChild, 1,
/*4555*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4558*/            OPC_MoveChild, 0,
/*4560*/            OPC_Scope, 24, /*->4586*/ // 2 children in Scope
/*4562*/              OPC_CheckSame, 0,
/*4564*/              OPC_MoveParent,
/*4565*/              OPC_MoveChild, 1,
/*4567*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4570*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4572*/              OPC_MoveParent,
/*4573*/              OPC_MoveParent,
/*4574*/              OPC_MoveParent,
/*4575*/              OPC_CheckType, MVT::v16i8,
/*4577*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4586*/            /*Scope*/ 24, /*->4611*/
/*4587*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4590*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4592*/              OPC_MoveParent,
/*4593*/              OPC_MoveChild, 1,
/*4595*/              OPC_CheckSame, 0,
/*4597*/              OPC_MoveParent,
/*4598*/              OPC_MoveParent,
/*4599*/              OPC_MoveParent,
/*4600*/              OPC_CheckType, MVT::v16i8,
/*4602*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4611*/            0, /*End of Scope*/
/*4612*/          /*Scope*/ 71, /*->4684*/
/*4613*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4616*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4618*/            OPC_MoveParent,
/*4619*/            OPC_MoveChild, 1,
/*4621*/            OPC_CheckSame, 1,
/*4623*/            OPC_MoveParent,
/*4624*/            OPC_MoveParent,
/*4625*/            OPC_MoveChild, 1,
/*4627*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4630*/            OPC_MoveChild, 0,
/*4632*/            OPC_Scope, 24, /*->4658*/ // 2 children in Scope
/*4634*/              OPC_CheckSame, 0,
/*4636*/              OPC_MoveParent,
/*4637*/              OPC_MoveChild, 1,
/*4639*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4642*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4644*/              OPC_MoveParent,
/*4645*/              OPC_MoveParent,
/*4646*/              OPC_MoveParent,
/*4647*/              OPC_CheckType, MVT::v16i8,
/*4649*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4658*/            /*Scope*/ 24, /*->4683*/
/*4659*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4662*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4664*/              OPC_MoveParent,
/*4665*/              OPC_MoveChild, 1,
/*4667*/              OPC_CheckSame, 0,
/*4669*/              OPC_MoveParent,
/*4670*/              OPC_MoveParent,
/*4671*/              OPC_MoveParent,
/*4672*/              OPC_CheckType, MVT::v16i8,
/*4674*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4683*/            0, /*End of Scope*/
/*4684*/          /*Scope*/ 71, /*->4756*/
/*4685*/            OPC_CheckSame, 0,
/*4687*/            OPC_MoveParent,
/*4688*/            OPC_MoveChild, 1,
/*4690*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4693*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4695*/            OPC_MoveParent,
/*4696*/            OPC_MoveParent,
/*4697*/            OPC_MoveChild, 1,
/*4699*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4702*/            OPC_MoveChild, 0,
/*4704*/            OPC_Scope, 24, /*->4730*/ // 2 children in Scope
/*4706*/              OPC_CheckSame, 1,
/*4708*/              OPC_MoveParent,
/*4709*/              OPC_MoveChild, 1,
/*4711*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4714*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4716*/              OPC_MoveParent,
/*4717*/              OPC_MoveParent,
/*4718*/              OPC_MoveParent,
/*4719*/              OPC_CheckType, MVT::v16i8,
/*4721*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4730*/            /*Scope*/ 24, /*->4755*/
/*4731*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4734*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4736*/              OPC_MoveParent,
/*4737*/              OPC_MoveChild, 1,
/*4739*/              OPC_CheckSame, 1,
/*4741*/              OPC_MoveParent,
/*4742*/              OPC_MoveParent,
/*4743*/              OPC_MoveParent,
/*4744*/              OPC_CheckType, MVT::v16i8,
/*4746*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4755*/            0, /*End of Scope*/
/*4756*/          /*Scope*/ 71, /*->4828*/
/*4757*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4760*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4762*/            OPC_MoveParent,
/*4763*/            OPC_MoveChild, 1,
/*4765*/            OPC_CheckSame, 0,
/*4767*/            OPC_MoveParent,
/*4768*/            OPC_MoveParent,
/*4769*/            OPC_MoveChild, 1,
/*4771*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4774*/            OPC_MoveChild, 0,
/*4776*/            OPC_Scope, 24, /*->4802*/ // 2 children in Scope
/*4778*/              OPC_CheckSame, 1,
/*4780*/              OPC_MoveParent,
/*4781*/              OPC_MoveChild, 1,
/*4783*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4786*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4788*/              OPC_MoveParent,
/*4789*/              OPC_MoveParent,
/*4790*/              OPC_MoveParent,
/*4791*/              OPC_CheckType, MVT::v16i8,
/*4793*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4802*/            /*Scope*/ 24, /*->4827*/
/*4803*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4806*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4808*/              OPC_MoveParent,
/*4809*/              OPC_MoveChild, 1,
/*4811*/              OPC_CheckSame, 1,
/*4813*/              OPC_MoveParent,
/*4814*/              OPC_MoveParent,
/*4815*/              OPC_MoveParent,
/*4816*/              OPC_CheckType, MVT::v16i8,
/*4818*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4827*/            0, /*End of Scope*/
/*4828*/          0, /*End of Scope*/
/*4829*/        /*Scope*/ 75|128,4/*587*/, /*->5418*/
/*4831*/          OPC_MoveChild, 0,
/*4833*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4836*/          OPC_Scope, 15|128,1/*143*/, /*->4982*/ // 4 children in Scope
/*4839*/            OPC_RecordChild0, // #0 = $rA
/*4840*/            OPC_MoveChild, 1,
/*4842*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4845*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4847*/            OPC_MoveParent,
/*4848*/            OPC_MoveParent,
/*4849*/            OPC_MoveChild, 1,
/*4851*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4854*/            OPC_Scope, 62, /*->4918*/ // 2 children in Scope
/*4856*/              OPC_RecordChild0, // #1 = $rB
/*4857*/              OPC_MoveChild, 1,
/*4859*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4862*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4864*/              OPC_MoveParent,
/*4865*/              OPC_MoveParent,
/*4866*/              OPC_MoveParent,
/*4867*/              OPC_MoveChild, 1,
/*4869*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4872*/              OPC_MoveChild, 0,
/*4874*/              OPC_Scope, 20, /*->4896*/ // 2 children in Scope
/*4876*/                OPC_CheckSame, 0,
/*4878*/                OPC_MoveParent,
/*4879*/                OPC_MoveChild, 1,
/*4881*/                OPC_CheckSame, 1,
/*4883*/                OPC_MoveParent,
/*4884*/                OPC_MoveParent,
/*4885*/                OPC_CheckType, MVT::v16i8,
/*4887*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4896*/              /*Scope*/ 20, /*->4917*/
/*4897*/                OPC_CheckSame, 1,
/*4899*/                OPC_MoveParent,
/*4900*/                OPC_MoveChild, 1,
/*4902*/                OPC_CheckSame, 0,
/*4904*/                OPC_MoveParent,
/*4905*/                OPC_MoveParent,
/*4906*/                OPC_CheckType, MVT::v16i8,
/*4908*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4917*/              0, /*End of Scope*/
/*4918*/            /*Scope*/ 62, /*->4981*/
/*4919*/              OPC_MoveChild, 0,
/*4921*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4924*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4926*/              OPC_MoveParent,
/*4927*/              OPC_RecordChild1, // #1 = $rB
/*4928*/              OPC_MoveParent,
/*4929*/              OPC_MoveParent,
/*4930*/              OPC_MoveChild, 1,
/*4932*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4935*/              OPC_MoveChild, 0,
/*4937*/              OPC_Scope, 20, /*->4959*/ // 2 children in Scope
/*4939*/                OPC_CheckSame, 0,
/*4941*/                OPC_MoveParent,
/*4942*/                OPC_MoveChild, 1,
/*4944*/                OPC_CheckSame, 1,
/*4946*/                OPC_MoveParent,
/*4947*/                OPC_MoveParent,
/*4948*/                OPC_CheckType, MVT::v16i8,
/*4950*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4959*/              /*Scope*/ 20, /*->4980*/
/*4960*/                OPC_CheckSame, 1,
/*4962*/                OPC_MoveParent,
/*4963*/                OPC_MoveChild, 1,
/*4965*/                OPC_CheckSame, 0,
/*4967*/                OPC_MoveParent,
/*4968*/                OPC_MoveParent,
/*4969*/                OPC_CheckType, MVT::v16i8,
/*4971*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4980*/              0, /*End of Scope*/
/*4981*/            0, /*End of Scope*/
/*4982*/          /*Scope*/ 15|128,1/*143*/, /*->5127*/
/*4984*/            OPC_MoveChild, 0,
/*4986*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*4989*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*4991*/            OPC_MoveParent,
/*4992*/            OPC_RecordChild1, // #0 = $rA
/*4993*/            OPC_MoveParent,
/*4994*/            OPC_MoveChild, 1,
/*4996*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4999*/            OPC_Scope, 62, /*->5063*/ // 2 children in Scope
/*5001*/              OPC_RecordChild0, // #1 = $rB
/*5002*/              OPC_MoveChild, 1,
/*5004*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5007*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5009*/              OPC_MoveParent,
/*5010*/              OPC_MoveParent,
/*5011*/              OPC_MoveParent,
/*5012*/              OPC_MoveChild, 1,
/*5014*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5017*/              OPC_MoveChild, 0,
/*5019*/              OPC_Scope, 20, /*->5041*/ // 2 children in Scope
/*5021*/                OPC_CheckSame, 0,
/*5023*/                OPC_MoveParent,
/*5024*/                OPC_MoveChild, 1,
/*5026*/                OPC_CheckSame, 1,
/*5028*/                OPC_MoveParent,
/*5029*/                OPC_MoveParent,
/*5030*/                OPC_CheckType, MVT::v16i8,
/*5032*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5041*/              /*Scope*/ 20, /*->5062*/
/*5042*/                OPC_CheckSame, 1,
/*5044*/                OPC_MoveParent,
/*5045*/                OPC_MoveChild, 1,
/*5047*/                OPC_CheckSame, 0,
/*5049*/                OPC_MoveParent,
/*5050*/                OPC_MoveParent,
/*5051*/                OPC_CheckType, MVT::v16i8,
/*5053*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5062*/              0, /*End of Scope*/
/*5063*/            /*Scope*/ 62, /*->5126*/
/*5064*/              OPC_MoveChild, 0,
/*5066*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5069*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5071*/              OPC_MoveParent,
/*5072*/              OPC_RecordChild1, // #1 = $rB
/*5073*/              OPC_MoveParent,
/*5074*/              OPC_MoveParent,
/*5075*/              OPC_MoveChild, 1,
/*5077*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5080*/              OPC_MoveChild, 0,
/*5082*/              OPC_Scope, 20, /*->5104*/ // 2 children in Scope
/*5084*/                OPC_CheckSame, 0,
/*5086*/                OPC_MoveParent,
/*5087*/                OPC_MoveChild, 1,
/*5089*/                OPC_CheckSame, 1,
/*5091*/                OPC_MoveParent,
/*5092*/                OPC_MoveParent,
/*5093*/                OPC_CheckType, MVT::v16i8,
/*5095*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5104*/              /*Scope*/ 20, /*->5125*/
/*5105*/                OPC_CheckSame, 1,
/*5107*/                OPC_MoveParent,
/*5108*/                OPC_MoveChild, 1,
/*5110*/                OPC_CheckSame, 0,
/*5112*/                OPC_MoveParent,
/*5113*/                OPC_MoveParent,
/*5114*/                OPC_CheckType, MVT::v16i8,
/*5116*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5125*/              0, /*End of Scope*/
/*5126*/            0, /*End of Scope*/
/*5127*/          /*Scope*/ 15|128,1/*143*/, /*->5272*/
/*5129*/            OPC_RecordChild0, // #0 = $rB
/*5130*/            OPC_MoveChild, 1,
/*5132*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5135*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5137*/            OPC_MoveParent,
/*5138*/            OPC_MoveParent,
/*5139*/            OPC_MoveChild, 1,
/*5141*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5144*/            OPC_Scope, 62, /*->5208*/ // 2 children in Scope
/*5146*/              OPC_RecordChild0, // #1 = $rA
/*5147*/              OPC_MoveChild, 1,
/*5149*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5152*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5154*/              OPC_MoveParent,
/*5155*/              OPC_MoveParent,
/*5156*/              OPC_MoveParent,
/*5157*/              OPC_MoveChild, 1,
/*5159*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5162*/              OPC_MoveChild, 0,
/*5164*/              OPC_Scope, 20, /*->5186*/ // 2 children in Scope
/*5166*/                OPC_CheckSame, 1,
/*5168*/                OPC_MoveParent,
/*5169*/                OPC_MoveChild, 1,
/*5171*/                OPC_CheckSame, 0,
/*5173*/                OPC_MoveParent,
/*5174*/                OPC_MoveParent,
/*5175*/                OPC_CheckType, MVT::v16i8,
/*5177*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5186*/              /*Scope*/ 20, /*->5207*/
/*5187*/                OPC_CheckSame, 0,
/*5189*/                OPC_MoveParent,
/*5190*/                OPC_MoveChild, 1,
/*5192*/                OPC_CheckSame, 1,
/*5194*/                OPC_MoveParent,
/*5195*/                OPC_MoveParent,
/*5196*/                OPC_CheckType, MVT::v16i8,
/*5198*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5207*/              0, /*End of Scope*/
/*5208*/            /*Scope*/ 62, /*->5271*/
/*5209*/              OPC_MoveChild, 0,
/*5211*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5214*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5216*/              OPC_MoveParent,
/*5217*/              OPC_RecordChild1, // #1 = $rA
/*5218*/              OPC_MoveParent,
/*5219*/              OPC_MoveParent,
/*5220*/              OPC_MoveChild, 1,
/*5222*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5225*/              OPC_MoveChild, 0,
/*5227*/              OPC_Scope, 20, /*->5249*/ // 2 children in Scope
/*5229*/                OPC_CheckSame, 1,
/*5231*/                OPC_MoveParent,
/*5232*/                OPC_MoveChild, 1,
/*5234*/                OPC_CheckSame, 0,
/*5236*/                OPC_MoveParent,
/*5237*/                OPC_MoveParent,
/*5238*/                OPC_CheckType, MVT::v16i8,
/*5240*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5249*/              /*Scope*/ 20, /*->5270*/
/*5250*/                OPC_CheckSame, 0,
/*5252*/                OPC_MoveParent,
/*5253*/                OPC_MoveChild, 1,
/*5255*/                OPC_CheckSame, 1,
/*5257*/                OPC_MoveParent,
/*5258*/                OPC_MoveParent,
/*5259*/                OPC_CheckType, MVT::v16i8,
/*5261*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5270*/              0, /*End of Scope*/
/*5271*/            0, /*End of Scope*/
/*5272*/          /*Scope*/ 15|128,1/*143*/, /*->5417*/
/*5274*/            OPC_MoveChild, 0,
/*5276*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5279*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5281*/            OPC_MoveParent,
/*5282*/            OPC_RecordChild1, // #0 = $rB
/*5283*/            OPC_MoveParent,
/*5284*/            OPC_MoveChild, 1,
/*5286*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5289*/            OPC_Scope, 62, /*->5353*/ // 2 children in Scope
/*5291*/              OPC_RecordChild0, // #1 = $rA
/*5292*/              OPC_MoveChild, 1,
/*5294*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5297*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5299*/              OPC_MoveParent,
/*5300*/              OPC_MoveParent,
/*5301*/              OPC_MoveParent,
/*5302*/              OPC_MoveChild, 1,
/*5304*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5307*/              OPC_MoveChild, 0,
/*5309*/              OPC_Scope, 20, /*->5331*/ // 2 children in Scope
/*5311*/                OPC_CheckSame, 1,
/*5313*/                OPC_MoveParent,
/*5314*/                OPC_MoveChild, 1,
/*5316*/                OPC_CheckSame, 0,
/*5318*/                OPC_MoveParent,
/*5319*/                OPC_MoveParent,
/*5320*/                OPC_CheckType, MVT::v16i8,
/*5322*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5331*/              /*Scope*/ 20, /*->5352*/
/*5332*/                OPC_CheckSame, 0,
/*5334*/                OPC_MoveParent,
/*5335*/                OPC_MoveChild, 1,
/*5337*/                OPC_CheckSame, 1,
/*5339*/                OPC_MoveParent,
/*5340*/                OPC_MoveParent,
/*5341*/                OPC_CheckType, MVT::v16i8,
/*5343*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5352*/              0, /*End of Scope*/
/*5353*/            /*Scope*/ 62, /*->5416*/
/*5354*/              OPC_MoveChild, 0,
/*5356*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5359*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5361*/              OPC_MoveParent,
/*5362*/              OPC_RecordChild1, // #1 = $rA
/*5363*/              OPC_MoveParent,
/*5364*/              OPC_MoveParent,
/*5365*/              OPC_MoveChild, 1,
/*5367*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5370*/              OPC_MoveChild, 0,
/*5372*/              OPC_Scope, 20, /*->5394*/ // 2 children in Scope
/*5374*/                OPC_CheckSame, 1,
/*5376*/                OPC_MoveParent,
/*5377*/                OPC_MoveChild, 1,
/*5379*/                OPC_CheckSame, 0,
/*5381*/                OPC_MoveParent,
/*5382*/                OPC_MoveParent,
/*5383*/                OPC_CheckType, MVT::v16i8,
/*5385*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5394*/              /*Scope*/ 20, /*->5415*/
/*5395*/                OPC_CheckSame, 0,
/*5397*/                OPC_MoveParent,
/*5398*/                OPC_MoveChild, 1,
/*5400*/                OPC_CheckSame, 1,
/*5402*/                OPC_MoveParent,
/*5403*/                OPC_MoveParent,
/*5404*/                OPC_CheckType, MVT::v16i8,
/*5406*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5415*/              0, /*End of Scope*/
/*5416*/            0, /*End of Scope*/
/*5417*/          0, /*End of Scope*/
/*5418*/        /*Scope*/ 53|128,4/*565*/, /*->5985*/
/*5420*/          OPC_RecordChild0, // #0 = $rA
/*5421*/          OPC_RecordChild1, // #1 = $rB
/*5422*/          OPC_MoveParent,
/*5423*/          OPC_MoveChild, 1,
/*5425*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5428*/          OPC_MoveChild, 0,
/*5430*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5433*/          OPC_MoveChild, 0,
/*5435*/          OPC_Scope, 43, /*->5480*/ // 8 children in Scope
/*5437*/            OPC_CheckSame, 0,
/*5439*/            OPC_MoveParent,
/*5440*/            OPC_MoveChild, 1,
/*5442*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5445*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5447*/            OPC_MoveParent,
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_MoveChild, 1,
/*5451*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5454*/            OPC_MoveChild, 0,
/*5456*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5459*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5461*/            OPC_MoveParent,
/*5462*/            OPC_MoveChild, 1,
/*5464*/            OPC_CheckSame, 1,
/*5466*/            OPC_MoveParent,
/*5467*/            OPC_MoveParent,
/*5468*/            OPC_MoveParent,
/*5469*/            OPC_CheckType, MVT::v8i16,
/*5471*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB))) - Complexity = 23
                    // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5480*/          /*Scope*/ 71, /*->5552*/
/*5481*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5484*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5486*/            OPC_MoveParent,
/*5487*/            OPC_MoveChild, 1,
/*5489*/            OPC_CheckSame, 0,
/*5491*/            OPC_MoveParent,
/*5492*/            OPC_MoveParent,
/*5493*/            OPC_MoveChild, 1,
/*5495*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5498*/            OPC_MoveChild, 0,
/*5500*/            OPC_Scope, 24, /*->5526*/ // 2 children in Scope
/*5502*/              OPC_CheckSame, 1,
/*5504*/              OPC_MoveParent,
/*5505*/              OPC_MoveChild, 1,
/*5507*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5510*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5512*/              OPC_MoveParent,
/*5513*/              OPC_MoveParent,
/*5514*/              OPC_MoveParent,
/*5515*/              OPC_CheckType, MVT::v8i16,
/*5517*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5526*/            /*Scope*/ 24, /*->5551*/
/*5527*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5530*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5532*/              OPC_MoveParent,
/*5533*/              OPC_MoveChild, 1,
/*5535*/              OPC_CheckSame, 1,
/*5537*/              OPC_MoveParent,
/*5538*/              OPC_MoveParent,
/*5539*/              OPC_MoveParent,
/*5540*/              OPC_CheckType, MVT::v8i16,
/*5542*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5551*/            0, /*End of Scope*/
/*5552*/          /*Scope*/ 71, /*->5624*/
/*5553*/            OPC_CheckSame, 1,
/*5555*/            OPC_MoveParent,
/*5556*/            OPC_MoveChild, 1,
/*5558*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5561*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5563*/            OPC_MoveParent,
/*5564*/            OPC_MoveParent,
/*5565*/            OPC_MoveChild, 1,
/*5567*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5570*/            OPC_MoveChild, 0,
/*5572*/            OPC_Scope, 24, /*->5598*/ // 2 children in Scope
/*5574*/              OPC_CheckSame, 0,
/*5576*/              OPC_MoveParent,
/*5577*/              OPC_MoveChild, 1,
/*5579*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5582*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5584*/              OPC_MoveParent,
/*5585*/              OPC_MoveParent,
/*5586*/              OPC_MoveParent,
/*5587*/              OPC_CheckType, MVT::v8i16,
/*5589*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5598*/            /*Scope*/ 24, /*->5623*/
/*5599*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5602*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5604*/              OPC_MoveParent,
/*5605*/              OPC_MoveChild, 1,
/*5607*/              OPC_CheckSame, 0,
/*5609*/              OPC_MoveParent,
/*5610*/              OPC_MoveParent,
/*5611*/              OPC_MoveParent,
/*5612*/              OPC_CheckType, MVT::v8i16,
/*5614*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5623*/            0, /*End of Scope*/
/*5624*/          /*Scope*/ 71, /*->5696*/
/*5625*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5628*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveChild, 1,
/*5633*/            OPC_CheckSame, 1,
/*5635*/            OPC_MoveParent,
/*5636*/            OPC_MoveParent,
/*5637*/            OPC_MoveChild, 1,
/*5639*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5642*/            OPC_MoveChild, 0,
/*5644*/            OPC_Scope, 24, /*->5670*/ // 2 children in Scope
/*5646*/              OPC_CheckSame, 0,
/*5648*/              OPC_MoveParent,
/*5649*/              OPC_MoveChild, 1,
/*5651*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5654*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5656*/              OPC_MoveParent,
/*5657*/              OPC_MoveParent,
/*5658*/              OPC_MoveParent,
/*5659*/              OPC_CheckType, MVT::v8i16,
/*5661*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5670*/            /*Scope*/ 24, /*->5695*/
/*5671*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5674*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5676*/              OPC_MoveParent,
/*5677*/              OPC_MoveChild, 1,
/*5679*/              OPC_CheckSame, 0,
/*5681*/              OPC_MoveParent,
/*5682*/              OPC_MoveParent,
/*5683*/              OPC_MoveParent,
/*5684*/              OPC_CheckType, MVT::v8i16,
/*5686*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5695*/            0, /*End of Scope*/
/*5696*/          /*Scope*/ 71, /*->5768*/
/*5697*/            OPC_CheckSame, 1,
/*5699*/            OPC_MoveParent,
/*5700*/            OPC_MoveChild, 1,
/*5702*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5705*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5707*/            OPC_MoveParent,
/*5708*/            OPC_MoveParent,
/*5709*/            OPC_MoveChild, 1,
/*5711*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5714*/            OPC_MoveChild, 0,
/*5716*/            OPC_Scope, 24, /*->5742*/ // 2 children in Scope
/*5718*/              OPC_CheckSame, 0,
/*5720*/              OPC_MoveParent,
/*5721*/              OPC_MoveChild, 1,
/*5723*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5726*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5728*/              OPC_MoveParent,
/*5729*/              OPC_MoveParent,
/*5730*/              OPC_MoveParent,
/*5731*/              OPC_CheckType, MVT::v8i16,
/*5733*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5742*/            /*Scope*/ 24, /*->5767*/
/*5743*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5746*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5748*/              OPC_MoveParent,
/*5749*/              OPC_MoveChild, 1,
/*5751*/              OPC_CheckSame, 0,
/*5753*/              OPC_MoveParent,
/*5754*/              OPC_MoveParent,
/*5755*/              OPC_MoveParent,
/*5756*/              OPC_CheckType, MVT::v8i16,
/*5758*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5767*/            0, /*End of Scope*/
/*5768*/          /*Scope*/ 71, /*->5840*/
/*5769*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5772*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5774*/            OPC_MoveParent,
/*5775*/            OPC_MoveChild, 1,
/*5777*/            OPC_CheckSame, 1,
/*5779*/            OPC_MoveParent,
/*5780*/            OPC_MoveParent,
/*5781*/            OPC_MoveChild, 1,
/*5783*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5786*/            OPC_MoveChild, 0,
/*5788*/            OPC_Scope, 24, /*->5814*/ // 2 children in Scope
/*5790*/              OPC_CheckSame, 0,
/*5792*/              OPC_MoveParent,
/*5793*/              OPC_MoveChild, 1,
/*5795*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5798*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5800*/              OPC_MoveParent,
/*5801*/              OPC_MoveParent,
/*5802*/              OPC_MoveParent,
/*5803*/              OPC_CheckType, MVT::v8i16,
/*5805*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5814*/            /*Scope*/ 24, /*->5839*/
/*5815*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5818*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5820*/              OPC_MoveParent,
/*5821*/              OPC_MoveChild, 1,
/*5823*/              OPC_CheckSame, 0,
/*5825*/              OPC_MoveParent,
/*5826*/              OPC_MoveParent,
/*5827*/              OPC_MoveParent,
/*5828*/              OPC_CheckType, MVT::v8i16,
/*5830*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5839*/            0, /*End of Scope*/
/*5840*/          /*Scope*/ 71, /*->5912*/
/*5841*/            OPC_CheckSame, 0,
/*5843*/            OPC_MoveParent,
/*5844*/            OPC_MoveChild, 1,
/*5846*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5849*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5851*/            OPC_MoveParent,
/*5852*/            OPC_MoveParent,
/*5853*/            OPC_MoveChild, 1,
/*5855*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5858*/            OPC_MoveChild, 0,
/*5860*/            OPC_Scope, 24, /*->5886*/ // 2 children in Scope
/*5862*/              OPC_CheckSame, 1,
/*5864*/              OPC_MoveParent,
/*5865*/              OPC_MoveChild, 1,
/*5867*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5870*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5872*/              OPC_MoveParent,
/*5873*/              OPC_MoveParent,
/*5874*/              OPC_MoveParent,
/*5875*/              OPC_CheckType, MVT::v8i16,
/*5877*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5886*/            /*Scope*/ 24, /*->5911*/
/*5887*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5890*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5892*/              OPC_MoveParent,
/*5893*/              OPC_MoveChild, 1,
/*5895*/              OPC_CheckSame, 1,
/*5897*/              OPC_MoveParent,
/*5898*/              OPC_MoveParent,
/*5899*/              OPC_MoveParent,
/*5900*/              OPC_CheckType, MVT::v8i16,
/*5902*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5911*/            0, /*End of Scope*/
/*5912*/          /*Scope*/ 71, /*->5984*/
/*5913*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5916*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5918*/            OPC_MoveParent,
/*5919*/            OPC_MoveChild, 1,
/*5921*/            OPC_CheckSame, 0,
/*5923*/            OPC_MoveParent,
/*5924*/            OPC_MoveParent,
/*5925*/            OPC_MoveChild, 1,
/*5927*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5930*/            OPC_MoveChild, 0,
/*5932*/            OPC_Scope, 24, /*->5958*/ // 2 children in Scope
/*5934*/              OPC_CheckSame, 1,
/*5936*/              OPC_MoveParent,
/*5937*/              OPC_MoveChild, 1,
/*5939*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5942*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5944*/              OPC_MoveParent,
/*5945*/              OPC_MoveParent,
/*5946*/              OPC_MoveParent,
/*5947*/              OPC_CheckType, MVT::v8i16,
/*5949*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5958*/            /*Scope*/ 24, /*->5983*/
/*5959*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*5962*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*5964*/              OPC_MoveParent,
/*5965*/              OPC_MoveChild, 1,
/*5967*/              OPC_CheckSame, 1,
/*5969*/              OPC_MoveParent,
/*5970*/              OPC_MoveParent,
/*5971*/              OPC_MoveParent,
/*5972*/              OPC_CheckType, MVT::v8i16,
/*5974*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5983*/            0, /*End of Scope*/
/*5984*/          0, /*End of Scope*/
/*5985*/        /*Scope*/ 75|128,4/*587*/, /*->6574*/
/*5987*/          OPC_MoveChild, 0,
/*5989*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5992*/          OPC_Scope, 15|128,1/*143*/, /*->6138*/ // 4 children in Scope
/*5995*/            OPC_RecordChild0, // #0 = $rA
/*5996*/            OPC_MoveChild, 1,
/*5998*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6001*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6003*/            OPC_MoveParent,
/*6004*/            OPC_MoveParent,
/*6005*/            OPC_MoveChild, 1,
/*6007*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6010*/            OPC_Scope, 62, /*->6074*/ // 2 children in Scope
/*6012*/              OPC_RecordChild0, // #1 = $rB
/*6013*/              OPC_MoveChild, 1,
/*6015*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6018*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6020*/              OPC_MoveParent,
/*6021*/              OPC_MoveParent,
/*6022*/              OPC_MoveParent,
/*6023*/              OPC_MoveChild, 1,
/*6025*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6028*/              OPC_MoveChild, 0,
/*6030*/              OPC_Scope, 20, /*->6052*/ // 2 children in Scope
/*6032*/                OPC_CheckSame, 0,
/*6034*/                OPC_MoveParent,
/*6035*/                OPC_MoveChild, 1,
/*6037*/                OPC_CheckSame, 1,
/*6039*/                OPC_MoveParent,
/*6040*/                OPC_MoveParent,
/*6041*/                OPC_CheckType, MVT::v8i16,
/*6043*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6052*/              /*Scope*/ 20, /*->6073*/
/*6053*/                OPC_CheckSame, 1,
/*6055*/                OPC_MoveParent,
/*6056*/                OPC_MoveChild, 1,
/*6058*/                OPC_CheckSame, 0,
/*6060*/                OPC_MoveParent,
/*6061*/                OPC_MoveParent,
/*6062*/                OPC_CheckType, MVT::v8i16,
/*6064*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6073*/              0, /*End of Scope*/
/*6074*/            /*Scope*/ 62, /*->6137*/
/*6075*/              OPC_MoveChild, 0,
/*6077*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6080*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6082*/              OPC_MoveParent,
/*6083*/              OPC_RecordChild1, // #1 = $rB
/*6084*/              OPC_MoveParent,
/*6085*/              OPC_MoveParent,
/*6086*/              OPC_MoveChild, 1,
/*6088*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6091*/              OPC_MoveChild, 0,
/*6093*/              OPC_Scope, 20, /*->6115*/ // 2 children in Scope
/*6095*/                OPC_CheckSame, 0,
/*6097*/                OPC_MoveParent,
/*6098*/                OPC_MoveChild, 1,
/*6100*/                OPC_CheckSame, 1,
/*6102*/                OPC_MoveParent,
/*6103*/                OPC_MoveParent,
/*6104*/                OPC_CheckType, MVT::v8i16,
/*6106*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6115*/              /*Scope*/ 20, /*->6136*/
/*6116*/                OPC_CheckSame, 1,
/*6118*/                OPC_MoveParent,
/*6119*/                OPC_MoveChild, 1,
/*6121*/                OPC_CheckSame, 0,
/*6123*/                OPC_MoveParent,
/*6124*/                OPC_MoveParent,
/*6125*/                OPC_CheckType, MVT::v8i16,
/*6127*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6136*/              0, /*End of Scope*/
/*6137*/            0, /*End of Scope*/
/*6138*/          /*Scope*/ 15|128,1/*143*/, /*->6283*/
/*6140*/            OPC_MoveChild, 0,
/*6142*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6145*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6147*/            OPC_MoveParent,
/*6148*/            OPC_RecordChild1, // #0 = $rA
/*6149*/            OPC_MoveParent,
/*6150*/            OPC_MoveChild, 1,
/*6152*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6155*/            OPC_Scope, 62, /*->6219*/ // 2 children in Scope
/*6157*/              OPC_RecordChild0, // #1 = $rB
/*6158*/              OPC_MoveChild, 1,
/*6160*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6163*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6165*/              OPC_MoveParent,
/*6166*/              OPC_MoveParent,
/*6167*/              OPC_MoveParent,
/*6168*/              OPC_MoveChild, 1,
/*6170*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6173*/              OPC_MoveChild, 0,
/*6175*/              OPC_Scope, 20, /*->6197*/ // 2 children in Scope
/*6177*/                OPC_CheckSame, 0,
/*6179*/                OPC_MoveParent,
/*6180*/                OPC_MoveChild, 1,
/*6182*/                OPC_CheckSame, 1,
/*6184*/                OPC_MoveParent,
/*6185*/                OPC_MoveParent,
/*6186*/                OPC_CheckType, MVT::v8i16,
/*6188*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6197*/              /*Scope*/ 20, /*->6218*/
/*6198*/                OPC_CheckSame, 1,
/*6200*/                OPC_MoveParent,
/*6201*/                OPC_MoveChild, 1,
/*6203*/                OPC_CheckSame, 0,
/*6205*/                OPC_MoveParent,
/*6206*/                OPC_MoveParent,
/*6207*/                OPC_CheckType, MVT::v8i16,
/*6209*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6218*/              0, /*End of Scope*/
/*6219*/            /*Scope*/ 62, /*->6282*/
/*6220*/              OPC_MoveChild, 0,
/*6222*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6225*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6227*/              OPC_MoveParent,
/*6228*/              OPC_RecordChild1, // #1 = $rB
/*6229*/              OPC_MoveParent,
/*6230*/              OPC_MoveParent,
/*6231*/              OPC_MoveChild, 1,
/*6233*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6236*/              OPC_MoveChild, 0,
/*6238*/              OPC_Scope, 20, /*->6260*/ // 2 children in Scope
/*6240*/                OPC_CheckSame, 0,
/*6242*/                OPC_MoveParent,
/*6243*/                OPC_MoveChild, 1,
/*6245*/                OPC_CheckSame, 1,
/*6247*/                OPC_MoveParent,
/*6248*/                OPC_MoveParent,
/*6249*/                OPC_CheckType, MVT::v8i16,
/*6251*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6260*/              /*Scope*/ 20, /*->6281*/
/*6261*/                OPC_CheckSame, 1,
/*6263*/                OPC_MoveParent,
/*6264*/                OPC_MoveChild, 1,
/*6266*/                OPC_CheckSame, 0,
/*6268*/                OPC_MoveParent,
/*6269*/                OPC_MoveParent,
/*6270*/                OPC_CheckType, MVT::v8i16,
/*6272*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6281*/              0, /*End of Scope*/
/*6282*/            0, /*End of Scope*/
/*6283*/          /*Scope*/ 15|128,1/*143*/, /*->6428*/
/*6285*/            OPC_RecordChild0, // #0 = $rB
/*6286*/            OPC_MoveChild, 1,
/*6288*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6291*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6293*/            OPC_MoveParent,
/*6294*/            OPC_MoveParent,
/*6295*/            OPC_MoveChild, 1,
/*6297*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6300*/            OPC_Scope, 62, /*->6364*/ // 2 children in Scope
/*6302*/              OPC_RecordChild0, // #1 = $rA
/*6303*/              OPC_MoveChild, 1,
/*6305*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6308*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6310*/              OPC_MoveParent,
/*6311*/              OPC_MoveParent,
/*6312*/              OPC_MoveParent,
/*6313*/              OPC_MoveChild, 1,
/*6315*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6318*/              OPC_MoveChild, 0,
/*6320*/              OPC_Scope, 20, /*->6342*/ // 2 children in Scope
/*6322*/                OPC_CheckSame, 1,
/*6324*/                OPC_MoveParent,
/*6325*/                OPC_MoveChild, 1,
/*6327*/                OPC_CheckSame, 0,
/*6329*/                OPC_MoveParent,
/*6330*/                OPC_MoveParent,
/*6331*/                OPC_CheckType, MVT::v8i16,
/*6333*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6342*/              /*Scope*/ 20, /*->6363*/
/*6343*/                OPC_CheckSame, 0,
/*6345*/                OPC_MoveParent,
/*6346*/                OPC_MoveChild, 1,
/*6348*/                OPC_CheckSame, 1,
/*6350*/                OPC_MoveParent,
/*6351*/                OPC_MoveParent,
/*6352*/                OPC_CheckType, MVT::v8i16,
/*6354*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6363*/              0, /*End of Scope*/
/*6364*/            /*Scope*/ 62, /*->6427*/
/*6365*/              OPC_MoveChild, 0,
/*6367*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6370*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6372*/              OPC_MoveParent,
/*6373*/              OPC_RecordChild1, // #1 = $rA
/*6374*/              OPC_MoveParent,
/*6375*/              OPC_MoveParent,
/*6376*/              OPC_MoveChild, 1,
/*6378*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6381*/              OPC_MoveChild, 0,
/*6383*/              OPC_Scope, 20, /*->6405*/ // 2 children in Scope
/*6385*/                OPC_CheckSame, 1,
/*6387*/                OPC_MoveParent,
/*6388*/                OPC_MoveChild, 1,
/*6390*/                OPC_CheckSame, 0,
/*6392*/                OPC_MoveParent,
/*6393*/                OPC_MoveParent,
/*6394*/                OPC_CheckType, MVT::v8i16,
/*6396*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6405*/              /*Scope*/ 20, /*->6426*/
/*6406*/                OPC_CheckSame, 0,
/*6408*/                OPC_MoveParent,
/*6409*/                OPC_MoveChild, 1,
/*6411*/                OPC_CheckSame, 1,
/*6413*/                OPC_MoveParent,
/*6414*/                OPC_MoveParent,
/*6415*/                OPC_CheckType, MVT::v8i16,
/*6417*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6426*/              0, /*End of Scope*/
/*6427*/            0, /*End of Scope*/
/*6428*/          /*Scope*/ 15|128,1/*143*/, /*->6573*/
/*6430*/            OPC_MoveChild, 0,
/*6432*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6435*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6437*/            OPC_MoveParent,
/*6438*/            OPC_RecordChild1, // #0 = $rB
/*6439*/            OPC_MoveParent,
/*6440*/            OPC_MoveChild, 1,
/*6442*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6445*/            OPC_Scope, 62, /*->6509*/ // 2 children in Scope
/*6447*/              OPC_RecordChild0, // #1 = $rA
/*6448*/              OPC_MoveChild, 1,
/*6450*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6453*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6455*/              OPC_MoveParent,
/*6456*/              OPC_MoveParent,
/*6457*/              OPC_MoveParent,
/*6458*/              OPC_MoveChild, 1,
/*6460*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6463*/              OPC_MoveChild, 0,
/*6465*/              OPC_Scope, 20, /*->6487*/ // 2 children in Scope
/*6467*/                OPC_CheckSame, 1,
/*6469*/                OPC_MoveParent,
/*6470*/                OPC_MoveChild, 1,
/*6472*/                OPC_CheckSame, 0,
/*6474*/                OPC_MoveParent,
/*6475*/                OPC_MoveParent,
/*6476*/                OPC_CheckType, MVT::v8i16,
/*6478*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6487*/              /*Scope*/ 20, /*->6508*/
/*6488*/                OPC_CheckSame, 0,
/*6490*/                OPC_MoveParent,
/*6491*/                OPC_MoveChild, 1,
/*6493*/                OPC_CheckSame, 1,
/*6495*/                OPC_MoveParent,
/*6496*/                OPC_MoveParent,
/*6497*/                OPC_CheckType, MVT::v8i16,
/*6499*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6508*/              0, /*End of Scope*/
/*6509*/            /*Scope*/ 62, /*->6572*/
/*6510*/              OPC_MoveChild, 0,
/*6512*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6515*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6517*/              OPC_MoveParent,
/*6518*/              OPC_RecordChild1, // #1 = $rA
/*6519*/              OPC_MoveParent,
/*6520*/              OPC_MoveParent,
/*6521*/              OPC_MoveChild, 1,
/*6523*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6526*/              OPC_MoveChild, 0,
/*6528*/              OPC_Scope, 20, /*->6550*/ // 2 children in Scope
/*6530*/                OPC_CheckSame, 1,
/*6532*/                OPC_MoveParent,
/*6533*/                OPC_MoveChild, 1,
/*6535*/                OPC_CheckSame, 0,
/*6537*/                OPC_MoveParent,
/*6538*/                OPC_MoveParent,
/*6539*/                OPC_CheckType, MVT::v8i16,
/*6541*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6550*/              /*Scope*/ 20, /*->6571*/
/*6551*/                OPC_CheckSame, 0,
/*6553*/                OPC_MoveParent,
/*6554*/                OPC_MoveChild, 1,
/*6556*/                OPC_CheckSame, 1,
/*6558*/                OPC_MoveParent,
/*6559*/                OPC_MoveParent,
/*6560*/                OPC_CheckType, MVT::v8i16,
/*6562*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6571*/              0, /*End of Scope*/
/*6572*/            0, /*End of Scope*/
/*6573*/          0, /*End of Scope*/
/*6574*/        /*Scope*/ 53|128,4/*565*/, /*->7141*/
/*6576*/          OPC_RecordChild0, // #0 = $rA
/*6577*/          OPC_RecordChild1, // #1 = $rB
/*6578*/          OPC_MoveParent,
/*6579*/          OPC_MoveChild, 1,
/*6581*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6584*/          OPC_MoveChild, 0,
/*6586*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6589*/          OPC_MoveChild, 0,
/*6591*/          OPC_Scope, 43, /*->6636*/ // 8 children in Scope
/*6593*/            OPC_CheckSame, 0,
/*6595*/            OPC_MoveParent,
/*6596*/            OPC_MoveChild, 1,
/*6598*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6601*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6603*/            OPC_MoveParent,
/*6604*/            OPC_MoveParent,
/*6605*/            OPC_MoveChild, 1,
/*6607*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6610*/            OPC_MoveChild, 0,
/*6612*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6615*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6617*/            OPC_MoveParent,
/*6618*/            OPC_MoveChild, 1,
/*6620*/            OPC_CheckSame, 1,
/*6622*/            OPC_MoveParent,
/*6623*/            OPC_MoveParent,
/*6624*/            OPC_MoveParent,
/*6625*/            OPC_CheckType, MVT::v4i32,
/*6627*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB))) - Complexity = 23
                    // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6636*/          /*Scope*/ 71, /*->6708*/
/*6637*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6640*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6642*/            OPC_MoveParent,
/*6643*/            OPC_MoveChild, 1,
/*6645*/            OPC_CheckSame, 0,
/*6647*/            OPC_MoveParent,
/*6648*/            OPC_MoveParent,
/*6649*/            OPC_MoveChild, 1,
/*6651*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6654*/            OPC_MoveChild, 0,
/*6656*/            OPC_Scope, 24, /*->6682*/ // 2 children in Scope
/*6658*/              OPC_CheckSame, 1,
/*6660*/              OPC_MoveParent,
/*6661*/              OPC_MoveChild, 1,
/*6663*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6666*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6668*/              OPC_MoveParent,
/*6669*/              OPC_MoveParent,
/*6670*/              OPC_MoveParent,
/*6671*/              OPC_CheckType, MVT::v4i32,
/*6673*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6682*/            /*Scope*/ 24, /*->6707*/
/*6683*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6686*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6688*/              OPC_MoveParent,
/*6689*/              OPC_MoveChild, 1,
/*6691*/              OPC_CheckSame, 1,
/*6693*/              OPC_MoveParent,
/*6694*/              OPC_MoveParent,
/*6695*/              OPC_MoveParent,
/*6696*/              OPC_CheckType, MVT::v4i32,
/*6698*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6707*/            0, /*End of Scope*/
/*6708*/          /*Scope*/ 71, /*->6780*/
/*6709*/            OPC_CheckSame, 1,
/*6711*/            OPC_MoveParent,
/*6712*/            OPC_MoveChild, 1,
/*6714*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6717*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6719*/            OPC_MoveParent,
/*6720*/            OPC_MoveParent,
/*6721*/            OPC_MoveChild, 1,
/*6723*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6726*/            OPC_MoveChild, 0,
/*6728*/            OPC_Scope, 24, /*->6754*/ // 2 children in Scope
/*6730*/              OPC_CheckSame, 0,
/*6732*/              OPC_MoveParent,
/*6733*/              OPC_MoveChild, 1,
/*6735*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6738*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6740*/              OPC_MoveParent,
/*6741*/              OPC_MoveParent,
/*6742*/              OPC_MoveParent,
/*6743*/              OPC_CheckType, MVT::v4i32,
/*6745*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6754*/            /*Scope*/ 24, /*->6779*/
/*6755*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6758*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6760*/              OPC_MoveParent,
/*6761*/              OPC_MoveChild, 1,
/*6763*/              OPC_CheckSame, 0,
/*6765*/              OPC_MoveParent,
/*6766*/              OPC_MoveParent,
/*6767*/              OPC_MoveParent,
/*6768*/              OPC_CheckType, MVT::v4i32,
/*6770*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6779*/            0, /*End of Scope*/
/*6780*/          /*Scope*/ 71, /*->6852*/
/*6781*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6784*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6786*/            OPC_MoveParent,
/*6787*/            OPC_MoveChild, 1,
/*6789*/            OPC_CheckSame, 1,
/*6791*/            OPC_MoveParent,
/*6792*/            OPC_MoveParent,
/*6793*/            OPC_MoveChild, 1,
/*6795*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6798*/            OPC_MoveChild, 0,
/*6800*/            OPC_Scope, 24, /*->6826*/ // 2 children in Scope
/*6802*/              OPC_CheckSame, 0,
/*6804*/              OPC_MoveParent,
/*6805*/              OPC_MoveChild, 1,
/*6807*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6810*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6812*/              OPC_MoveParent,
/*6813*/              OPC_MoveParent,
/*6814*/              OPC_MoveParent,
/*6815*/              OPC_CheckType, MVT::v4i32,
/*6817*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6826*/            /*Scope*/ 24, /*->6851*/
/*6827*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6830*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6832*/              OPC_MoveParent,
/*6833*/              OPC_MoveChild, 1,
/*6835*/              OPC_CheckSame, 0,
/*6837*/              OPC_MoveParent,
/*6838*/              OPC_MoveParent,
/*6839*/              OPC_MoveParent,
/*6840*/              OPC_CheckType, MVT::v4i32,
/*6842*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6851*/            0, /*End of Scope*/
/*6852*/          /*Scope*/ 71, /*->6924*/
/*6853*/            OPC_CheckSame, 1,
/*6855*/            OPC_MoveParent,
/*6856*/            OPC_MoveChild, 1,
/*6858*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6861*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6863*/            OPC_MoveParent,
/*6864*/            OPC_MoveParent,
/*6865*/            OPC_MoveChild, 1,
/*6867*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6870*/            OPC_MoveChild, 0,
/*6872*/            OPC_Scope, 24, /*->6898*/ // 2 children in Scope
/*6874*/              OPC_CheckSame, 0,
/*6876*/              OPC_MoveParent,
/*6877*/              OPC_MoveChild, 1,
/*6879*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6882*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6884*/              OPC_MoveParent,
/*6885*/              OPC_MoveParent,
/*6886*/              OPC_MoveParent,
/*6887*/              OPC_CheckType, MVT::v4i32,
/*6889*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6898*/            /*Scope*/ 24, /*->6923*/
/*6899*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6902*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6904*/              OPC_MoveParent,
/*6905*/              OPC_MoveChild, 1,
/*6907*/              OPC_CheckSame, 0,
/*6909*/              OPC_MoveParent,
/*6910*/              OPC_MoveParent,
/*6911*/              OPC_MoveParent,
/*6912*/              OPC_CheckType, MVT::v4i32,
/*6914*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6923*/            0, /*End of Scope*/
/*6924*/          /*Scope*/ 71, /*->6996*/
/*6925*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6928*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6930*/            OPC_MoveParent,
/*6931*/            OPC_MoveChild, 1,
/*6933*/            OPC_CheckSame, 1,
/*6935*/            OPC_MoveParent,
/*6936*/            OPC_MoveParent,
/*6937*/            OPC_MoveChild, 1,
/*6939*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6942*/            OPC_MoveChild, 0,
/*6944*/            OPC_Scope, 24, /*->6970*/ // 2 children in Scope
/*6946*/              OPC_CheckSame, 0,
/*6948*/              OPC_MoveParent,
/*6949*/              OPC_MoveChild, 1,
/*6951*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6954*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6956*/              OPC_MoveParent,
/*6957*/              OPC_MoveParent,
/*6958*/              OPC_MoveParent,
/*6959*/              OPC_CheckType, MVT::v4i32,
/*6961*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6970*/            /*Scope*/ 24, /*->6995*/
/*6971*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*6974*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*6976*/              OPC_MoveParent,
/*6977*/              OPC_MoveChild, 1,
/*6979*/              OPC_CheckSame, 0,
/*6981*/              OPC_MoveParent,
/*6982*/              OPC_MoveParent,
/*6983*/              OPC_MoveParent,
/*6984*/              OPC_CheckType, MVT::v4i32,
/*6986*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6995*/            0, /*End of Scope*/
/*6996*/          /*Scope*/ 71, /*->7068*/
/*6997*/            OPC_CheckSame, 0,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveChild, 1,
/*7002*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7005*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7007*/            OPC_MoveParent,
/*7008*/            OPC_MoveParent,
/*7009*/            OPC_MoveChild, 1,
/*7011*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7014*/            OPC_MoveChild, 0,
/*7016*/            OPC_Scope, 24, /*->7042*/ // 2 children in Scope
/*7018*/              OPC_CheckSame, 1,
/*7020*/              OPC_MoveParent,
/*7021*/              OPC_MoveChild, 1,
/*7023*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7026*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7028*/              OPC_MoveParent,
/*7029*/              OPC_MoveParent,
/*7030*/              OPC_MoveParent,
/*7031*/              OPC_CheckType, MVT::v4i32,
/*7033*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7042*/            /*Scope*/ 24, /*->7067*/
/*7043*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7046*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7048*/              OPC_MoveParent,
/*7049*/              OPC_MoveChild, 1,
/*7051*/              OPC_CheckSame, 1,
/*7053*/              OPC_MoveParent,
/*7054*/              OPC_MoveParent,
/*7055*/              OPC_MoveParent,
/*7056*/              OPC_CheckType, MVT::v4i32,
/*7058*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7067*/            0, /*End of Scope*/
/*7068*/          /*Scope*/ 71, /*->7140*/
/*7069*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7072*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7074*/            OPC_MoveParent,
/*7075*/            OPC_MoveChild, 1,
/*7077*/            OPC_CheckSame, 0,
/*7079*/            OPC_MoveParent,
/*7080*/            OPC_MoveParent,
/*7081*/            OPC_MoveChild, 1,
/*7083*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7086*/            OPC_MoveChild, 0,
/*7088*/            OPC_Scope, 24, /*->7114*/ // 2 children in Scope
/*7090*/              OPC_CheckSame, 1,
/*7092*/              OPC_MoveParent,
/*7093*/              OPC_MoveChild, 1,
/*7095*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7098*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7100*/              OPC_MoveParent,
/*7101*/              OPC_MoveParent,
/*7102*/              OPC_MoveParent,
/*7103*/              OPC_CheckType, MVT::v4i32,
/*7105*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7114*/            /*Scope*/ 24, /*->7139*/
/*7115*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7118*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7120*/              OPC_MoveParent,
/*7121*/              OPC_MoveChild, 1,
/*7123*/              OPC_CheckSame, 1,
/*7125*/              OPC_MoveParent,
/*7126*/              OPC_MoveParent,
/*7127*/              OPC_MoveParent,
/*7128*/              OPC_CheckType, MVT::v4i32,
/*7130*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7139*/            0, /*End of Scope*/
/*7140*/          0, /*End of Scope*/
/*7141*/        /*Scope*/ 75|128,4/*587*/, /*->7730*/
/*7143*/          OPC_MoveChild, 0,
/*7145*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7148*/          OPC_Scope, 15|128,1/*143*/, /*->7294*/ // 4 children in Scope
/*7151*/            OPC_RecordChild0, // #0 = $rA
/*7152*/            OPC_MoveChild, 1,
/*7154*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7157*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7159*/            OPC_MoveParent,
/*7160*/            OPC_MoveParent,
/*7161*/            OPC_MoveChild, 1,
/*7163*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7166*/            OPC_Scope, 62, /*->7230*/ // 2 children in Scope
/*7168*/              OPC_RecordChild0, // #1 = $rB
/*7169*/              OPC_MoveChild, 1,
/*7171*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7174*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7176*/              OPC_MoveParent,
/*7177*/              OPC_MoveParent,
/*7178*/              OPC_MoveParent,
/*7179*/              OPC_MoveChild, 1,
/*7181*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7184*/              OPC_MoveChild, 0,
/*7186*/              OPC_Scope, 20, /*->7208*/ // 2 children in Scope
/*7188*/                OPC_CheckSame, 0,
/*7190*/                OPC_MoveParent,
/*7191*/                OPC_MoveChild, 1,
/*7193*/                OPC_CheckSame, 1,
/*7195*/                OPC_MoveParent,
/*7196*/                OPC_MoveParent,
/*7197*/                OPC_CheckType, MVT::v4i32,
/*7199*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7208*/              /*Scope*/ 20, /*->7229*/
/*7209*/                OPC_CheckSame, 1,
/*7211*/                OPC_MoveParent,
/*7212*/                OPC_MoveChild, 1,
/*7214*/                OPC_CheckSame, 0,
/*7216*/                OPC_MoveParent,
/*7217*/                OPC_MoveParent,
/*7218*/                OPC_CheckType, MVT::v4i32,
/*7220*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7229*/              0, /*End of Scope*/
/*7230*/            /*Scope*/ 62, /*->7293*/
/*7231*/              OPC_MoveChild, 0,
/*7233*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7236*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7238*/              OPC_MoveParent,
/*7239*/              OPC_RecordChild1, // #1 = $rB
/*7240*/              OPC_MoveParent,
/*7241*/              OPC_MoveParent,
/*7242*/              OPC_MoveChild, 1,
/*7244*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7247*/              OPC_MoveChild, 0,
/*7249*/              OPC_Scope, 20, /*->7271*/ // 2 children in Scope
/*7251*/                OPC_CheckSame, 0,
/*7253*/                OPC_MoveParent,
/*7254*/                OPC_MoveChild, 1,
/*7256*/                OPC_CheckSame, 1,
/*7258*/                OPC_MoveParent,
/*7259*/                OPC_MoveParent,
/*7260*/                OPC_CheckType, MVT::v4i32,
/*7262*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7271*/              /*Scope*/ 20, /*->7292*/
/*7272*/                OPC_CheckSame, 1,
/*7274*/                OPC_MoveParent,
/*7275*/                OPC_MoveChild, 1,
/*7277*/                OPC_CheckSame, 0,
/*7279*/                OPC_MoveParent,
/*7280*/                OPC_MoveParent,
/*7281*/                OPC_CheckType, MVT::v4i32,
/*7283*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7292*/              0, /*End of Scope*/
/*7293*/            0, /*End of Scope*/
/*7294*/          /*Scope*/ 15|128,1/*143*/, /*->7439*/
/*7296*/            OPC_MoveChild, 0,
/*7298*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7301*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7303*/            OPC_MoveParent,
/*7304*/            OPC_RecordChild1, // #0 = $rA
/*7305*/            OPC_MoveParent,
/*7306*/            OPC_MoveChild, 1,
/*7308*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7311*/            OPC_Scope, 62, /*->7375*/ // 2 children in Scope
/*7313*/              OPC_RecordChild0, // #1 = $rB
/*7314*/              OPC_MoveChild, 1,
/*7316*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7319*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7321*/              OPC_MoveParent,
/*7322*/              OPC_MoveParent,
/*7323*/              OPC_MoveParent,
/*7324*/              OPC_MoveChild, 1,
/*7326*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7329*/              OPC_MoveChild, 0,
/*7331*/              OPC_Scope, 20, /*->7353*/ // 2 children in Scope
/*7333*/                OPC_CheckSame, 0,
/*7335*/                OPC_MoveParent,
/*7336*/                OPC_MoveChild, 1,
/*7338*/                OPC_CheckSame, 1,
/*7340*/                OPC_MoveParent,
/*7341*/                OPC_MoveParent,
/*7342*/                OPC_CheckType, MVT::v4i32,
/*7344*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7353*/              /*Scope*/ 20, /*->7374*/
/*7354*/                OPC_CheckSame, 1,
/*7356*/                OPC_MoveParent,
/*7357*/                OPC_MoveChild, 1,
/*7359*/                OPC_CheckSame, 0,
/*7361*/                OPC_MoveParent,
/*7362*/                OPC_MoveParent,
/*7363*/                OPC_CheckType, MVT::v4i32,
/*7365*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7374*/              0, /*End of Scope*/
/*7375*/            /*Scope*/ 62, /*->7438*/
/*7376*/              OPC_MoveChild, 0,
/*7378*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7381*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7383*/              OPC_MoveParent,
/*7384*/              OPC_RecordChild1, // #1 = $rB
/*7385*/              OPC_MoveParent,
/*7386*/              OPC_MoveParent,
/*7387*/              OPC_MoveChild, 1,
/*7389*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7392*/              OPC_MoveChild, 0,
/*7394*/              OPC_Scope, 20, /*->7416*/ // 2 children in Scope
/*7396*/                OPC_CheckSame, 0,
/*7398*/                OPC_MoveParent,
/*7399*/                OPC_MoveChild, 1,
/*7401*/                OPC_CheckSame, 1,
/*7403*/                OPC_MoveParent,
/*7404*/                OPC_MoveParent,
/*7405*/                OPC_CheckType, MVT::v4i32,
/*7407*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7416*/              /*Scope*/ 20, /*->7437*/
/*7417*/                OPC_CheckSame, 1,
/*7419*/                OPC_MoveParent,
/*7420*/                OPC_MoveChild, 1,
/*7422*/                OPC_CheckSame, 0,
/*7424*/                OPC_MoveParent,
/*7425*/                OPC_MoveParent,
/*7426*/                OPC_CheckType, MVT::v4i32,
/*7428*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7437*/              0, /*End of Scope*/
/*7438*/            0, /*End of Scope*/
/*7439*/          /*Scope*/ 15|128,1/*143*/, /*->7584*/
/*7441*/            OPC_RecordChild0, // #0 = $rB
/*7442*/            OPC_MoveChild, 1,
/*7444*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7447*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7449*/            OPC_MoveParent,
/*7450*/            OPC_MoveParent,
/*7451*/            OPC_MoveChild, 1,
/*7453*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7456*/            OPC_Scope, 62, /*->7520*/ // 2 children in Scope
/*7458*/              OPC_RecordChild0, // #1 = $rA
/*7459*/              OPC_MoveChild, 1,
/*7461*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7464*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7466*/              OPC_MoveParent,
/*7467*/              OPC_MoveParent,
/*7468*/              OPC_MoveParent,
/*7469*/              OPC_MoveChild, 1,
/*7471*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7474*/              OPC_MoveChild, 0,
/*7476*/              OPC_Scope, 20, /*->7498*/ // 2 children in Scope
/*7478*/                OPC_CheckSame, 1,
/*7480*/                OPC_MoveParent,
/*7481*/                OPC_MoveChild, 1,
/*7483*/                OPC_CheckSame, 0,
/*7485*/                OPC_MoveParent,
/*7486*/                OPC_MoveParent,
/*7487*/                OPC_CheckType, MVT::v4i32,
/*7489*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7498*/              /*Scope*/ 20, /*->7519*/
/*7499*/                OPC_CheckSame, 0,
/*7501*/                OPC_MoveParent,
/*7502*/                OPC_MoveChild, 1,
/*7504*/                OPC_CheckSame, 1,
/*7506*/                OPC_MoveParent,
/*7507*/                OPC_MoveParent,
/*7508*/                OPC_CheckType, MVT::v4i32,
/*7510*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7519*/              0, /*End of Scope*/
/*7520*/            /*Scope*/ 62, /*->7583*/
/*7521*/              OPC_MoveChild, 0,
/*7523*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7526*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7528*/              OPC_MoveParent,
/*7529*/              OPC_RecordChild1, // #1 = $rA
/*7530*/              OPC_MoveParent,
/*7531*/              OPC_MoveParent,
/*7532*/              OPC_MoveChild, 1,
/*7534*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7537*/              OPC_MoveChild, 0,
/*7539*/              OPC_Scope, 20, /*->7561*/ // 2 children in Scope
/*7541*/                OPC_CheckSame, 1,
/*7543*/                OPC_MoveParent,
/*7544*/                OPC_MoveChild, 1,
/*7546*/                OPC_CheckSame, 0,
/*7548*/                OPC_MoveParent,
/*7549*/                OPC_MoveParent,
/*7550*/                OPC_CheckType, MVT::v4i32,
/*7552*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7561*/              /*Scope*/ 20, /*->7582*/
/*7562*/                OPC_CheckSame, 0,
/*7564*/                OPC_MoveParent,
/*7565*/                OPC_MoveChild, 1,
/*7567*/                OPC_CheckSame, 1,
/*7569*/                OPC_MoveParent,
/*7570*/                OPC_MoveParent,
/*7571*/                OPC_CheckType, MVT::v4i32,
/*7573*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7582*/              0, /*End of Scope*/
/*7583*/            0, /*End of Scope*/
/*7584*/          /*Scope*/ 15|128,1/*143*/, /*->7729*/
/*7586*/            OPC_MoveChild, 0,
/*7588*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7591*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7593*/            OPC_MoveParent,
/*7594*/            OPC_RecordChild1, // #0 = $rB
/*7595*/            OPC_MoveParent,
/*7596*/            OPC_MoveChild, 1,
/*7598*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7601*/            OPC_Scope, 62, /*->7665*/ // 2 children in Scope
/*7603*/              OPC_RecordChild0, // #1 = $rA
/*7604*/              OPC_MoveChild, 1,
/*7606*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7609*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7611*/              OPC_MoveParent,
/*7612*/              OPC_MoveParent,
/*7613*/              OPC_MoveParent,
/*7614*/              OPC_MoveChild, 1,
/*7616*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7619*/              OPC_MoveChild, 0,
/*7621*/              OPC_Scope, 20, /*->7643*/ // 2 children in Scope
/*7623*/                OPC_CheckSame, 1,
/*7625*/                OPC_MoveParent,
/*7626*/                OPC_MoveChild, 1,
/*7628*/                OPC_CheckSame, 0,
/*7630*/                OPC_MoveParent,
/*7631*/                OPC_MoveParent,
/*7632*/                OPC_CheckType, MVT::v4i32,
/*7634*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7643*/              /*Scope*/ 20, /*->7664*/
/*7644*/                OPC_CheckSame, 0,
/*7646*/                OPC_MoveParent,
/*7647*/                OPC_MoveChild, 1,
/*7649*/                OPC_CheckSame, 1,
/*7651*/                OPC_MoveParent,
/*7652*/                OPC_MoveParent,
/*7653*/                OPC_CheckType, MVT::v4i32,
/*7655*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7664*/              0, /*End of Scope*/
/*7665*/            /*Scope*/ 62, /*->7728*/
/*7666*/              OPC_MoveChild, 0,
/*7668*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7671*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7673*/              OPC_MoveParent,
/*7674*/              OPC_RecordChild1, // #1 = $rA
/*7675*/              OPC_MoveParent,
/*7676*/              OPC_MoveParent,
/*7677*/              OPC_MoveChild, 1,
/*7679*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7682*/              OPC_MoveChild, 0,
/*7684*/              OPC_Scope, 20, /*->7706*/ // 2 children in Scope
/*7686*/                OPC_CheckSame, 1,
/*7688*/                OPC_MoveParent,
/*7689*/                OPC_MoveChild, 1,
/*7691*/                OPC_CheckSame, 0,
/*7693*/                OPC_MoveParent,
/*7694*/                OPC_MoveParent,
/*7695*/                OPC_CheckType, MVT::v4i32,
/*7697*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7706*/              /*Scope*/ 20, /*->7727*/
/*7707*/                OPC_CheckSame, 0,
/*7709*/                OPC_MoveParent,
/*7710*/                OPC_MoveChild, 1,
/*7712*/                OPC_CheckSame, 1,
/*7714*/                OPC_MoveParent,
/*7715*/                OPC_MoveParent,
/*7716*/                OPC_CheckType, MVT::v4i32,
/*7718*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7727*/              0, /*End of Scope*/
/*7728*/            0, /*End of Scope*/
/*7729*/          0, /*End of Scope*/
/*7730*/        /*Scope*/ 53|128,4/*565*/, /*->8297*/
/*7732*/          OPC_RecordChild0, // #0 = $rA
/*7733*/          OPC_RecordChild1, // #1 = $rB
/*7734*/          OPC_MoveParent,
/*7735*/          OPC_MoveChild, 1,
/*7737*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7740*/          OPC_MoveChild, 0,
/*7742*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7745*/          OPC_MoveChild, 0,
/*7747*/          OPC_Scope, 43, /*->7792*/ // 8 children in Scope
/*7749*/            OPC_CheckSame, 0,
/*7751*/            OPC_MoveParent,
/*7752*/            OPC_MoveChild, 1,
/*7754*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7757*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7759*/            OPC_MoveParent,
/*7760*/            OPC_MoveParent,
/*7761*/            OPC_MoveChild, 1,
/*7763*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7766*/            OPC_MoveChild, 0,
/*7768*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7771*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7773*/            OPC_MoveParent,
/*7774*/            OPC_MoveChild, 1,
/*7776*/            OPC_CheckSame, 1,
/*7778*/            OPC_MoveParent,
/*7779*/            OPC_MoveParent,
/*7780*/            OPC_MoveParent,
/*7781*/            OPC_CheckType, MVT::v2i64,
/*7783*/            OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB))) - Complexity = 23
                    // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7792*/          /*Scope*/ 71, /*->7864*/
/*7793*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7796*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7798*/            OPC_MoveParent,
/*7799*/            OPC_MoveChild, 1,
/*7801*/            OPC_CheckSame, 0,
/*7803*/            OPC_MoveParent,
/*7804*/            OPC_MoveParent,
/*7805*/            OPC_MoveChild, 1,
/*7807*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7810*/            OPC_MoveChild, 0,
/*7812*/            OPC_Scope, 24, /*->7838*/ // 2 children in Scope
/*7814*/              OPC_CheckSame, 1,
/*7816*/              OPC_MoveParent,
/*7817*/              OPC_MoveChild, 1,
/*7819*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7822*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7824*/              OPC_MoveParent,
/*7825*/              OPC_MoveParent,
/*7826*/              OPC_MoveParent,
/*7827*/              OPC_CheckType, MVT::v2i64,
/*7829*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7838*/            /*Scope*/ 24, /*->7863*/
/*7839*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7842*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7844*/              OPC_MoveParent,
/*7845*/              OPC_MoveChild, 1,
/*7847*/              OPC_CheckSame, 1,
/*7849*/              OPC_MoveParent,
/*7850*/              OPC_MoveParent,
/*7851*/              OPC_MoveParent,
/*7852*/              OPC_CheckType, MVT::v2i64,
/*7854*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7863*/            0, /*End of Scope*/
/*7864*/          /*Scope*/ 71, /*->7936*/
/*7865*/            OPC_CheckSame, 1,
/*7867*/            OPC_MoveParent,
/*7868*/            OPC_MoveChild, 1,
/*7870*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7873*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7875*/            OPC_MoveParent,
/*7876*/            OPC_MoveParent,
/*7877*/            OPC_MoveChild, 1,
/*7879*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7882*/            OPC_MoveChild, 0,
/*7884*/            OPC_Scope, 24, /*->7910*/ // 2 children in Scope
/*7886*/              OPC_CheckSame, 0,
/*7888*/              OPC_MoveParent,
/*7889*/              OPC_MoveChild, 1,
/*7891*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7894*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7896*/              OPC_MoveParent,
/*7897*/              OPC_MoveParent,
/*7898*/              OPC_MoveParent,
/*7899*/              OPC_CheckType, MVT::v2i64,
/*7901*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7910*/            /*Scope*/ 24, /*->7935*/
/*7911*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7914*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7916*/              OPC_MoveParent,
/*7917*/              OPC_MoveChild, 1,
/*7919*/              OPC_CheckSame, 0,
/*7921*/              OPC_MoveParent,
/*7922*/              OPC_MoveParent,
/*7923*/              OPC_MoveParent,
/*7924*/              OPC_CheckType, MVT::v2i64,
/*7926*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7935*/            0, /*End of Scope*/
/*7936*/          /*Scope*/ 71, /*->8008*/
/*7937*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7940*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7942*/            OPC_MoveParent,
/*7943*/            OPC_MoveChild, 1,
/*7945*/            OPC_CheckSame, 1,
/*7947*/            OPC_MoveParent,
/*7948*/            OPC_MoveParent,
/*7949*/            OPC_MoveChild, 1,
/*7951*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7954*/            OPC_MoveChild, 0,
/*7956*/            OPC_Scope, 24, /*->7982*/ // 2 children in Scope
/*7958*/              OPC_CheckSame, 0,
/*7960*/              OPC_MoveParent,
/*7961*/              OPC_MoveChild, 1,
/*7963*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7966*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7968*/              OPC_MoveParent,
/*7969*/              OPC_MoveParent,
/*7970*/              OPC_MoveParent,
/*7971*/              OPC_CheckType, MVT::v2i64,
/*7973*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7982*/            /*Scope*/ 24, /*->8007*/
/*7983*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*7986*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*7988*/              OPC_MoveParent,
/*7989*/              OPC_MoveChild, 1,
/*7991*/              OPC_CheckSame, 0,
/*7993*/              OPC_MoveParent,
/*7994*/              OPC_MoveParent,
/*7995*/              OPC_MoveParent,
/*7996*/              OPC_CheckType, MVT::v2i64,
/*7998*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8007*/            0, /*End of Scope*/
/*8008*/          /*Scope*/ 71, /*->8080*/
/*8009*/            OPC_CheckSame, 1,
/*8011*/            OPC_MoveParent,
/*8012*/            OPC_MoveChild, 1,
/*8014*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8017*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8019*/            OPC_MoveParent,
/*8020*/            OPC_MoveParent,
/*8021*/            OPC_MoveChild, 1,
/*8023*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8026*/            OPC_MoveChild, 0,
/*8028*/            OPC_Scope, 24, /*->8054*/ // 2 children in Scope
/*8030*/              OPC_CheckSame, 0,
/*8032*/              OPC_MoveParent,
/*8033*/              OPC_MoveChild, 1,
/*8035*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8038*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8040*/              OPC_MoveParent,
/*8041*/              OPC_MoveParent,
/*8042*/              OPC_MoveParent,
/*8043*/              OPC_CheckType, MVT::v2i64,
/*8045*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8054*/            /*Scope*/ 24, /*->8079*/
/*8055*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8058*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8060*/              OPC_MoveParent,
/*8061*/              OPC_MoveChild, 1,
/*8063*/              OPC_CheckSame, 0,
/*8065*/              OPC_MoveParent,
/*8066*/              OPC_MoveParent,
/*8067*/              OPC_MoveParent,
/*8068*/              OPC_CheckType, MVT::v2i64,
/*8070*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8079*/            0, /*End of Scope*/
/*8080*/          /*Scope*/ 71, /*->8152*/
/*8081*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8084*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8086*/            OPC_MoveParent,
/*8087*/            OPC_MoveChild, 1,
/*8089*/            OPC_CheckSame, 1,
/*8091*/            OPC_MoveParent,
/*8092*/            OPC_MoveParent,
/*8093*/            OPC_MoveChild, 1,
/*8095*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8098*/            OPC_MoveChild, 0,
/*8100*/            OPC_Scope, 24, /*->8126*/ // 2 children in Scope
/*8102*/              OPC_CheckSame, 0,
/*8104*/              OPC_MoveParent,
/*8105*/              OPC_MoveChild, 1,
/*8107*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8110*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8112*/              OPC_MoveParent,
/*8113*/              OPC_MoveParent,
/*8114*/              OPC_MoveParent,
/*8115*/              OPC_CheckType, MVT::v2i64,
/*8117*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8126*/            /*Scope*/ 24, /*->8151*/
/*8127*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8130*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8132*/              OPC_MoveParent,
/*8133*/              OPC_MoveChild, 1,
/*8135*/              OPC_CheckSame, 0,
/*8137*/              OPC_MoveParent,
/*8138*/              OPC_MoveParent,
/*8139*/              OPC_MoveParent,
/*8140*/              OPC_CheckType, MVT::v2i64,
/*8142*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8151*/            0, /*End of Scope*/
/*8152*/          /*Scope*/ 71, /*->8224*/
/*8153*/            OPC_CheckSame, 0,
/*8155*/            OPC_MoveParent,
/*8156*/            OPC_MoveChild, 1,
/*8158*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8161*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8163*/            OPC_MoveParent,
/*8164*/            OPC_MoveParent,
/*8165*/            OPC_MoveChild, 1,
/*8167*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8170*/            OPC_MoveChild, 0,
/*8172*/            OPC_Scope, 24, /*->8198*/ // 2 children in Scope
/*8174*/              OPC_CheckSame, 1,
/*8176*/              OPC_MoveParent,
/*8177*/              OPC_MoveChild, 1,
/*8179*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8182*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8184*/              OPC_MoveParent,
/*8185*/              OPC_MoveParent,
/*8186*/              OPC_MoveParent,
/*8187*/              OPC_CheckType, MVT::v2i64,
/*8189*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8198*/            /*Scope*/ 24, /*->8223*/
/*8199*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8202*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8204*/              OPC_MoveParent,
/*8205*/              OPC_MoveChild, 1,
/*8207*/              OPC_CheckSame, 1,
/*8209*/              OPC_MoveParent,
/*8210*/              OPC_MoveParent,
/*8211*/              OPC_MoveParent,
/*8212*/              OPC_CheckType, MVT::v2i64,
/*8214*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8223*/            0, /*End of Scope*/
/*8224*/          /*Scope*/ 71, /*->8296*/
/*8225*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8228*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8230*/            OPC_MoveParent,
/*8231*/            OPC_MoveChild, 1,
/*8233*/            OPC_CheckSame, 0,
/*8235*/            OPC_MoveParent,
/*8236*/            OPC_MoveParent,
/*8237*/            OPC_MoveChild, 1,
/*8239*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8242*/            OPC_MoveChild, 0,
/*8244*/            OPC_Scope, 24, /*->8270*/ // 2 children in Scope
/*8246*/              OPC_CheckSame, 1,
/*8248*/              OPC_MoveParent,
/*8249*/              OPC_MoveChild, 1,
/*8251*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8254*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8256*/              OPC_MoveParent,
/*8257*/              OPC_MoveParent,
/*8258*/              OPC_MoveParent,
/*8259*/              OPC_CheckType, MVT::v2i64,
/*8261*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8270*/            /*Scope*/ 24, /*->8295*/
/*8271*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8274*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8276*/              OPC_MoveParent,
/*8277*/              OPC_MoveChild, 1,
/*8279*/              OPC_CheckSame, 1,
/*8281*/              OPC_MoveParent,
/*8282*/              OPC_MoveParent,
/*8283*/              OPC_MoveParent,
/*8284*/              OPC_CheckType, MVT::v2i64,
/*8286*/              OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8295*/            0, /*End of Scope*/
/*8296*/          0, /*End of Scope*/
/*8297*/        /*Scope*/ 75|128,4/*587*/, /*->8886*/
/*8299*/          OPC_MoveChild, 0,
/*8301*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8304*/          OPC_Scope, 15|128,1/*143*/, /*->8450*/ // 4 children in Scope
/*8307*/            OPC_RecordChild0, // #0 = $rA
/*8308*/            OPC_MoveChild, 1,
/*8310*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8313*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8315*/            OPC_MoveParent,
/*8316*/            OPC_MoveParent,
/*8317*/            OPC_MoveChild, 1,
/*8319*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8322*/            OPC_Scope, 62, /*->8386*/ // 2 children in Scope
/*8324*/              OPC_RecordChild0, // #1 = $rB
/*8325*/              OPC_MoveChild, 1,
/*8327*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8330*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8332*/              OPC_MoveParent,
/*8333*/              OPC_MoveParent,
/*8334*/              OPC_MoveParent,
/*8335*/              OPC_MoveChild, 1,
/*8337*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8340*/              OPC_MoveChild, 0,
/*8342*/              OPC_Scope, 20, /*->8364*/ // 2 children in Scope
/*8344*/                OPC_CheckSame, 0,
/*8346*/                OPC_MoveParent,
/*8347*/                OPC_MoveChild, 1,
/*8349*/                OPC_CheckSame, 1,
/*8351*/                OPC_MoveParent,
/*8352*/                OPC_MoveParent,
/*8353*/                OPC_CheckType, MVT::v2i64,
/*8355*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8364*/              /*Scope*/ 20, /*->8385*/
/*8365*/                OPC_CheckSame, 1,
/*8367*/                OPC_MoveParent,
/*8368*/                OPC_MoveChild, 1,
/*8370*/                OPC_CheckSame, 0,
/*8372*/                OPC_MoveParent,
/*8373*/                OPC_MoveParent,
/*8374*/                OPC_CheckType, MVT::v2i64,
/*8376*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8385*/              0, /*End of Scope*/
/*8386*/            /*Scope*/ 62, /*->8449*/
/*8387*/              OPC_MoveChild, 0,
/*8389*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8392*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8394*/              OPC_MoveParent,
/*8395*/              OPC_RecordChild1, // #1 = $rB
/*8396*/              OPC_MoveParent,
/*8397*/              OPC_MoveParent,
/*8398*/              OPC_MoveChild, 1,
/*8400*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8403*/              OPC_MoveChild, 0,
/*8405*/              OPC_Scope, 20, /*->8427*/ // 2 children in Scope
/*8407*/                OPC_CheckSame, 0,
/*8409*/                OPC_MoveParent,
/*8410*/                OPC_MoveChild, 1,
/*8412*/                OPC_CheckSame, 1,
/*8414*/                OPC_MoveParent,
/*8415*/                OPC_MoveParent,
/*8416*/                OPC_CheckType, MVT::v2i64,
/*8418*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8427*/              /*Scope*/ 20, /*->8448*/
/*8428*/                OPC_CheckSame, 1,
/*8430*/                OPC_MoveParent,
/*8431*/                OPC_MoveChild, 1,
/*8433*/                OPC_CheckSame, 0,
/*8435*/                OPC_MoveParent,
/*8436*/                OPC_MoveParent,
/*8437*/                OPC_CheckType, MVT::v2i64,
/*8439*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8448*/              0, /*End of Scope*/
/*8449*/            0, /*End of Scope*/
/*8450*/          /*Scope*/ 15|128,1/*143*/, /*->8595*/
/*8452*/            OPC_MoveChild, 0,
/*8454*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8457*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8459*/            OPC_MoveParent,
/*8460*/            OPC_RecordChild1, // #0 = $rA
/*8461*/            OPC_MoveParent,
/*8462*/            OPC_MoveChild, 1,
/*8464*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8467*/            OPC_Scope, 62, /*->8531*/ // 2 children in Scope
/*8469*/              OPC_RecordChild0, // #1 = $rB
/*8470*/              OPC_MoveChild, 1,
/*8472*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8475*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8477*/              OPC_MoveParent,
/*8478*/              OPC_MoveParent,
/*8479*/              OPC_MoveParent,
/*8480*/              OPC_MoveChild, 1,
/*8482*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8485*/              OPC_MoveChild, 0,
/*8487*/              OPC_Scope, 20, /*->8509*/ // 2 children in Scope
/*8489*/                OPC_CheckSame, 0,
/*8491*/                OPC_MoveParent,
/*8492*/                OPC_MoveChild, 1,
/*8494*/                OPC_CheckSame, 1,
/*8496*/                OPC_MoveParent,
/*8497*/                OPC_MoveParent,
/*8498*/                OPC_CheckType, MVT::v2i64,
/*8500*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8509*/              /*Scope*/ 20, /*->8530*/
/*8510*/                OPC_CheckSame, 1,
/*8512*/                OPC_MoveParent,
/*8513*/                OPC_MoveChild, 1,
/*8515*/                OPC_CheckSame, 0,
/*8517*/                OPC_MoveParent,
/*8518*/                OPC_MoveParent,
/*8519*/                OPC_CheckType, MVT::v2i64,
/*8521*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8530*/              0, /*End of Scope*/
/*8531*/            /*Scope*/ 62, /*->8594*/
/*8532*/              OPC_MoveChild, 0,
/*8534*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8537*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8539*/              OPC_MoveParent,
/*8540*/              OPC_RecordChild1, // #1 = $rB
/*8541*/              OPC_MoveParent,
/*8542*/              OPC_MoveParent,
/*8543*/              OPC_MoveChild, 1,
/*8545*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8548*/              OPC_MoveChild, 0,
/*8550*/              OPC_Scope, 20, /*->8572*/ // 2 children in Scope
/*8552*/                OPC_CheckSame, 0,
/*8554*/                OPC_MoveParent,
/*8555*/                OPC_MoveChild, 1,
/*8557*/                OPC_CheckSame, 1,
/*8559*/                OPC_MoveParent,
/*8560*/                OPC_MoveParent,
/*8561*/                OPC_CheckType, MVT::v2i64,
/*8563*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8572*/              /*Scope*/ 20, /*->8593*/
/*8573*/                OPC_CheckSame, 1,
/*8575*/                OPC_MoveParent,
/*8576*/                OPC_MoveChild, 1,
/*8578*/                OPC_CheckSame, 0,
/*8580*/                OPC_MoveParent,
/*8581*/                OPC_MoveParent,
/*8582*/                OPC_CheckType, MVT::v2i64,
/*8584*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8593*/              0, /*End of Scope*/
/*8594*/            0, /*End of Scope*/
/*8595*/          /*Scope*/ 15|128,1/*143*/, /*->8740*/
/*8597*/            OPC_RecordChild0, // #0 = $rB
/*8598*/            OPC_MoveChild, 1,
/*8600*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8603*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8605*/            OPC_MoveParent,
/*8606*/            OPC_MoveParent,
/*8607*/            OPC_MoveChild, 1,
/*8609*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8612*/            OPC_Scope, 62, /*->8676*/ // 2 children in Scope
/*8614*/              OPC_RecordChild0, // #1 = $rA
/*8615*/              OPC_MoveChild, 1,
/*8617*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8620*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8622*/              OPC_MoveParent,
/*8623*/              OPC_MoveParent,
/*8624*/              OPC_MoveParent,
/*8625*/              OPC_MoveChild, 1,
/*8627*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8630*/              OPC_MoveChild, 0,
/*8632*/              OPC_Scope, 20, /*->8654*/ // 2 children in Scope
/*8634*/                OPC_CheckSame, 1,
/*8636*/                OPC_MoveParent,
/*8637*/                OPC_MoveChild, 1,
/*8639*/                OPC_CheckSame, 0,
/*8641*/                OPC_MoveParent,
/*8642*/                OPC_MoveParent,
/*8643*/                OPC_CheckType, MVT::v2i64,
/*8645*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8654*/              /*Scope*/ 20, /*->8675*/
/*8655*/                OPC_CheckSame, 0,
/*8657*/                OPC_MoveParent,
/*8658*/                OPC_MoveChild, 1,
/*8660*/                OPC_CheckSame, 1,
/*8662*/                OPC_MoveParent,
/*8663*/                OPC_MoveParent,
/*8664*/                OPC_CheckType, MVT::v2i64,
/*8666*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8675*/              0, /*End of Scope*/
/*8676*/            /*Scope*/ 62, /*->8739*/
/*8677*/              OPC_MoveChild, 0,
/*8679*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8682*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8684*/              OPC_MoveParent,
/*8685*/              OPC_RecordChild1, // #1 = $rA
/*8686*/              OPC_MoveParent,
/*8687*/              OPC_MoveParent,
/*8688*/              OPC_MoveChild, 1,
/*8690*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8693*/              OPC_MoveChild, 0,
/*8695*/              OPC_Scope, 20, /*->8717*/ // 2 children in Scope
/*8697*/                OPC_CheckSame, 1,
/*8699*/                OPC_MoveParent,
/*8700*/                OPC_MoveChild, 1,
/*8702*/                OPC_CheckSame, 0,
/*8704*/                OPC_MoveParent,
/*8705*/                OPC_MoveParent,
/*8706*/                OPC_CheckType, MVT::v2i64,
/*8708*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8717*/              /*Scope*/ 20, /*->8738*/
/*8718*/                OPC_CheckSame, 0,
/*8720*/                OPC_MoveParent,
/*8721*/                OPC_MoveChild, 1,
/*8723*/                OPC_CheckSame, 1,
/*8725*/                OPC_MoveParent,
/*8726*/                OPC_MoveParent,
/*8727*/                OPC_CheckType, MVT::v2i64,
/*8729*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8738*/              0, /*End of Scope*/
/*8739*/            0, /*End of Scope*/
/*8740*/          /*Scope*/ 15|128,1/*143*/, /*->8885*/
/*8742*/            OPC_MoveChild, 0,
/*8744*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8747*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8749*/            OPC_MoveParent,
/*8750*/            OPC_RecordChild1, // #0 = $rB
/*8751*/            OPC_MoveParent,
/*8752*/            OPC_MoveChild, 1,
/*8754*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8757*/            OPC_Scope, 62, /*->8821*/ // 2 children in Scope
/*8759*/              OPC_RecordChild0, // #1 = $rA
/*8760*/              OPC_MoveChild, 1,
/*8762*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8765*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8767*/              OPC_MoveParent,
/*8768*/              OPC_MoveParent,
/*8769*/              OPC_MoveParent,
/*8770*/              OPC_MoveChild, 1,
/*8772*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8775*/              OPC_MoveChild, 0,
/*8777*/              OPC_Scope, 20, /*->8799*/ // 2 children in Scope
/*8779*/                OPC_CheckSame, 1,
/*8781*/                OPC_MoveParent,
/*8782*/                OPC_MoveChild, 1,
/*8784*/                OPC_CheckSame, 0,
/*8786*/                OPC_MoveParent,
/*8787*/                OPC_MoveParent,
/*8788*/                OPC_CheckType, MVT::v2i64,
/*8790*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8799*/              /*Scope*/ 20, /*->8820*/
/*8800*/                OPC_CheckSame, 0,
/*8802*/                OPC_MoveParent,
/*8803*/                OPC_MoveChild, 1,
/*8805*/                OPC_CheckSame, 1,
/*8807*/                OPC_MoveParent,
/*8808*/                OPC_MoveParent,
/*8809*/                OPC_CheckType, MVT::v2i64,
/*8811*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8820*/              0, /*End of Scope*/
/*8821*/            /*Scope*/ 62, /*->8884*/
/*8822*/              OPC_MoveChild, 0,
/*8824*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8827*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8829*/              OPC_MoveParent,
/*8830*/              OPC_RecordChild1, // #1 = $rA
/*8831*/              OPC_MoveParent,
/*8832*/              OPC_MoveParent,
/*8833*/              OPC_MoveChild, 1,
/*8835*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8838*/              OPC_MoveChild, 0,
/*8840*/              OPC_Scope, 20, /*->8862*/ // 2 children in Scope
/*8842*/                OPC_CheckSame, 1,
/*8844*/                OPC_MoveParent,
/*8845*/                OPC_MoveChild, 1,
/*8847*/                OPC_CheckSame, 0,
/*8849*/                OPC_MoveParent,
/*8850*/                OPC_MoveParent,
/*8851*/                OPC_CheckType, MVT::v2i64,
/*8853*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8862*/              /*Scope*/ 20, /*->8883*/
/*8863*/                OPC_CheckSame, 0,
/*8865*/                OPC_MoveParent,
/*8866*/                OPC_MoveChild, 1,
/*8868*/                OPC_CheckSame, 1,
/*8870*/                OPC_MoveParent,
/*8871*/                OPC_MoveParent,
/*8872*/                OPC_CheckType, MVT::v2i64,
/*8874*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8883*/              0, /*End of Scope*/
/*8884*/            0, /*End of Scope*/
/*8885*/          0, /*End of Scope*/
/*8886*/        /*Scope*/ 72|128,2/*328*/, /*->9216*/
/*8888*/          OPC_RecordChild0, // #0 = $rC
/*8889*/          OPC_RecordChild1, // #1 = $rB
/*8890*/          OPC_MoveParent,
/*8891*/          OPC_MoveChild, 1,
/*8893*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*8896*/          OPC_Scope, 79, /*->8977*/ // 4 children in Scope
/*8898*/            OPC_MoveChild, 0,
/*8900*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8903*/            OPC_MoveChild, 0,
/*8905*/            OPC_Scope, 34, /*->8941*/ // 2 children in Scope
/*8907*/              OPC_CheckSame, 0,
/*8909*/              OPC_MoveParent,
/*8910*/              OPC_MoveChild, 1,
/*8912*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*8915*/              OPC_MoveChild, 0,
/*8917*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8920*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8922*/              OPC_CheckType, MVT::v4i32,
/*8924*/              OPC_MoveParent,
/*8925*/              OPC_MoveParent,
/*8926*/              OPC_MoveParent,
/*8927*/              OPC_RecordChild1, // #2 = $rA
/*8928*/              OPC_MoveParent,
/*8929*/              OPC_CheckType, MVT::v2i64,
/*8931*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v2i64:$rA)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*8941*/            /*Scope*/ 34, /*->8976*/
/*8942*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*8945*/              OPC_MoveChild, 0,
/*8947*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*8950*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*8952*/              OPC_CheckType, MVT::v4i32,
/*8954*/              OPC_MoveParent,
/*8955*/              OPC_MoveParent,
/*8956*/              OPC_MoveChild, 1,
/*8958*/              OPC_CheckSame, 0,
/*8960*/              OPC_MoveParent,
/*8961*/              OPC_MoveParent,
/*8962*/              OPC_RecordChild1, // #2 = $rA
/*8963*/              OPC_MoveParent,
/*8964*/              OPC_CheckType, MVT::v2i64,
/*8966*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC), VECREG:v2i64:$rA)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*8976*/            0, /*End of Scope*/
/*8977*/          /*Scope*/ 78, /*->9056*/
/*8978*/            OPC_RecordChild0, // #2 = $rA
/*8979*/            OPC_MoveChild, 1,
/*8981*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8984*/            OPC_MoveChild, 0,
/*8986*/            OPC_Scope, 33, /*->9021*/ // 2 children in Scope
/*8988*/              OPC_CheckSame, 0,
/*8990*/              OPC_MoveParent,
/*8991*/              OPC_MoveChild, 1,
/*8993*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*8996*/              OPC_MoveChild, 0,
/*8998*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9001*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9003*/              OPC_CheckType, MVT::v4i32,
/*9005*/              OPC_MoveParent,
/*9006*/              OPC_MoveParent,
/*9007*/              OPC_MoveParent,
/*9008*/              OPC_MoveParent,
/*9009*/              OPC_CheckType, MVT::v2i64,
/*9011*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB), (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)))) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9021*/            /*Scope*/ 33, /*->9055*/
/*9022*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9025*/              OPC_MoveChild, 0,
/*9027*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9030*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9032*/              OPC_CheckType, MVT::v4i32,
/*9034*/              OPC_MoveParent,
/*9035*/              OPC_MoveParent,
/*9036*/              OPC_MoveChild, 1,
/*9038*/              OPC_CheckSame, 0,
/*9040*/              OPC_MoveParent,
/*9041*/              OPC_MoveParent,
/*9042*/              OPC_MoveParent,
/*9043*/              OPC_CheckType, MVT::v2i64,
/*9045*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB), (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC))) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9055*/            0, /*End of Scope*/
/*9056*/          /*Scope*/ 79, /*->9136*/
/*9057*/            OPC_MoveChild, 0,
/*9059*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9062*/            OPC_MoveChild, 0,
/*9064*/            OPC_Scope, 34, /*->9100*/ // 2 children in Scope
/*9066*/              OPC_CheckSame, 1,
/*9068*/              OPC_MoveParent,
/*9069*/              OPC_MoveChild, 1,
/*9071*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9074*/              OPC_MoveChild, 0,
/*9076*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9079*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9081*/              OPC_CheckType, MVT::v4i32,
/*9083*/              OPC_MoveParent,
/*9084*/              OPC_MoveParent,
/*9085*/              OPC_MoveParent,
/*9086*/              OPC_RecordChild1, // #2 = $rA
/*9087*/              OPC_MoveParent,
/*9088*/              OPC_CheckType, MVT::v2i64,
/*9090*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v2i64:$rA)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9100*/            /*Scope*/ 34, /*->9135*/
/*9101*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9104*/              OPC_MoveChild, 0,
/*9106*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9109*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9111*/              OPC_CheckType, MVT::v4i32,
/*9113*/              OPC_MoveParent,
/*9114*/              OPC_MoveParent,
/*9115*/              OPC_MoveChild, 1,
/*9117*/              OPC_CheckSame, 1,
/*9119*/              OPC_MoveParent,
/*9120*/              OPC_MoveParent,
/*9121*/              OPC_RecordChild1, // #2 = $rA
/*9122*/              OPC_MoveParent,
/*9123*/              OPC_CheckType, MVT::v2i64,
/*9125*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC), VECREG:v2i64:$rA)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9135*/            0, /*End of Scope*/
/*9136*/          /*Scope*/ 78, /*->9215*/
/*9137*/            OPC_RecordChild0, // #2 = $rA
/*9138*/            OPC_MoveChild, 1,
/*9140*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9143*/            OPC_MoveChild, 0,
/*9145*/            OPC_Scope, 33, /*->9180*/ // 2 children in Scope
/*9147*/              OPC_CheckSame, 1,
/*9149*/              OPC_MoveParent,
/*9150*/              OPC_MoveChild, 1,
/*9152*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9155*/              OPC_MoveChild, 0,
/*9157*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9160*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9162*/              OPC_CheckType, MVT::v4i32,
/*9164*/              OPC_MoveParent,
/*9165*/              OPC_MoveParent,
/*9166*/              OPC_MoveParent,
/*9167*/              OPC_MoveParent,
/*9168*/              OPC_CheckType, MVT::v2i64,
/*9170*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC), (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)))) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9180*/            /*Scope*/ 33, /*->9214*/
/*9181*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9184*/              OPC_MoveChild, 0,
/*9186*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9189*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9191*/              OPC_CheckType, MVT::v4i32,
/*9193*/              OPC_MoveParent,
/*9194*/              OPC_MoveParent,
/*9195*/              OPC_MoveChild, 1,
/*9197*/              OPC_CheckSame, 1,
/*9199*/              OPC_MoveParent,
/*9200*/              OPC_MoveParent,
/*9201*/              OPC_MoveParent,
/*9202*/              OPC_CheckType, MVT::v2i64,
/*9204*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC), (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC))) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9214*/            0, /*End of Scope*/
/*9215*/          0, /*End of Scope*/
/*9216*/        /*Scope*/ 15|128,1/*143*/, /*->9361*/
/*9218*/          OPC_MoveChild, 0,
/*9220*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9223*/          OPC_Scope, 67, /*->9292*/ // 2 children in Scope
/*9225*/            OPC_RecordChild0, // #0 = $rC
/*9226*/            OPC_MoveChild, 1,
/*9228*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9231*/            OPC_MoveChild, 0,
/*9233*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9236*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9238*/            OPC_CheckType, MVT::v4i32,
/*9240*/            OPC_MoveParent,
/*9241*/            OPC_MoveParent,
/*9242*/            OPC_MoveParent,
/*9243*/            OPC_RecordChild1, // #1 = $rA
/*9244*/            OPC_MoveParent,
/*9245*/            OPC_MoveChild, 1,
/*9247*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9250*/            OPC_Scope, 19, /*->9271*/ // 2 children in Scope
/*9252*/              OPC_MoveChild, 0,
/*9254*/              OPC_CheckSame, 0,
/*9256*/              OPC_MoveParent,
/*9257*/              OPC_RecordChild1, // #2 = $rB
/*9258*/              OPC_MoveParent,
/*9259*/              OPC_CheckType, MVT::v2i64,
/*9261*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v2i64:$rA), (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9271*/            /*Scope*/ 19, /*->9291*/
/*9272*/              OPC_RecordChild0, // #2 = $rB
/*9273*/              OPC_MoveChild, 1,
/*9275*/              OPC_CheckSame, 0,
/*9277*/              OPC_MoveParent,
/*9278*/              OPC_MoveParent,
/*9279*/              OPC_CheckType, MVT::v2i64,
/*9281*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v2i64:$rA), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9291*/            0, /*End of Scope*/
/*9292*/          /*Scope*/ 67, /*->9360*/
/*9293*/            OPC_MoveChild, 0,
/*9295*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9298*/            OPC_MoveChild, 0,
/*9300*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9303*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9305*/            OPC_CheckType, MVT::v4i32,
/*9307*/            OPC_MoveParent,
/*9308*/            OPC_MoveParent,
/*9309*/            OPC_RecordChild1, // #0 = $rC
/*9310*/            OPC_MoveParent,
/*9311*/            OPC_RecordChild1, // #1 = $rA
/*9312*/            OPC_MoveParent,
/*9313*/            OPC_MoveChild, 1,
/*9315*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9318*/            OPC_Scope, 19, /*->9339*/ // 2 children in Scope
/*9320*/              OPC_MoveChild, 0,
/*9322*/              OPC_CheckSame, 0,
/*9324*/              OPC_MoveParent,
/*9325*/              OPC_RecordChild1, // #2 = $rB
/*9326*/              OPC_MoveParent,
/*9327*/              OPC_CheckType, MVT::v2i64,
/*9329*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC), VECREG:v2i64:$rA), (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9339*/            /*Scope*/ 19, /*->9359*/
/*9340*/              OPC_RecordChild0, // #2 = $rB
/*9341*/              OPC_MoveChild, 1,
/*9343*/              OPC_CheckSame, 0,
/*9345*/              OPC_MoveParent,
/*9346*/              OPC_MoveParent,
/*9347*/              OPC_CheckType, MVT::v2i64,
/*9349*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC), VECREG:v2i64:$rA), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9359*/            0, /*End of Scope*/
/*9360*/          0, /*End of Scope*/
/*9361*/        /*Scope*/ 2|128,4/*514*/, /*->9877*/
/*9363*/          OPC_RecordChild0, // #0 = $rA
/*9364*/          OPC_Scope, 13|128,1/*141*/, /*->9508*/ // 2 children in Scope
/*9367*/            OPC_MoveChild, 1,
/*9369*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9372*/            OPC_Scope, 66, /*->9440*/ // 2 children in Scope
/*9374*/              OPC_RecordChild0, // #1 = $rC
/*9375*/              OPC_MoveChild, 1,
/*9377*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9380*/              OPC_MoveChild, 0,
/*9382*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9385*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9387*/              OPC_CheckType, MVT::v4i32,
/*9389*/              OPC_MoveParent,
/*9390*/              OPC_MoveParent,
/*9391*/              OPC_MoveParent,
/*9392*/              OPC_MoveParent,
/*9393*/              OPC_MoveChild, 1,
/*9395*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9398*/              OPC_Scope, 19, /*->9419*/ // 2 children in Scope
/*9400*/                OPC_MoveChild, 0,
/*9402*/                OPC_CheckSame, 1,
/*9404*/                OPC_MoveParent,
/*9405*/                OPC_RecordChild1, // #2 = $rB
/*9406*/                OPC_MoveParent,
/*9407*/                OPC_CheckType, MVT::v2i64,
/*9409*/                OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))), (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB)) - Complexity = 19
                        // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9419*/              /*Scope*/ 19, /*->9439*/
/*9420*/                OPC_RecordChild0, // #2 = $rB
/*9421*/                OPC_MoveChild, 1,
/*9423*/                OPC_CheckSame, 1,
/*9425*/                OPC_MoveParent,
/*9426*/                OPC_MoveParent,
/*9427*/                OPC_CheckType, MVT::v2i64,
/*9429*/                OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC)) - Complexity = 19
                        // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9439*/              0, /*End of Scope*/
/*9440*/            /*Scope*/ 66, /*->9507*/
/*9441*/              OPC_MoveChild, 0,
/*9443*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9446*/              OPC_MoveChild, 0,
/*9448*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9451*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9453*/              OPC_CheckType, MVT::v4i32,
/*9455*/              OPC_MoveParent,
/*9456*/              OPC_MoveParent,
/*9457*/              OPC_RecordChild1, // #1 = $rC
/*9458*/              OPC_MoveParent,
/*9459*/              OPC_MoveParent,
/*9460*/              OPC_MoveChild, 1,
/*9462*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9465*/              OPC_Scope, 19, /*->9486*/ // 2 children in Scope
/*9467*/                OPC_MoveChild, 0,
/*9469*/                OPC_CheckSame, 1,
/*9471*/                OPC_MoveParent,
/*9472*/                OPC_RecordChild1, // #2 = $rB
/*9473*/                OPC_MoveParent,
/*9474*/                OPC_CheckType, MVT::v2i64,
/*9476*/                OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC)), (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB)) - Complexity = 19
                        // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9486*/              /*Scope*/ 19, /*->9506*/
/*9487*/                OPC_RecordChild0, // #2 = $rB
/*9488*/                OPC_MoveChild, 1,
/*9490*/                OPC_CheckSame, 1,
/*9492*/                OPC_MoveParent,
/*9493*/                OPC_MoveParent,
/*9494*/                OPC_CheckType, MVT::v2i64,
/*9496*/                OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC)) - Complexity = 19
                        // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9506*/              0, /*End of Scope*/
/*9507*/            0, /*End of Scope*/
/*9508*/          /*Scope*/ 110|128,2/*366*/, /*->9876*/
/*9510*/            OPC_RecordChild1, // #1 = $rB
/*9511*/            OPC_MoveParent,
/*9512*/            OPC_MoveChild, 1,
/*9514*/            OPC_SwitchOpcode /*2 cases */, 26|128,2/*282*/,  TARGET_VAL(ISD::AND),// ->9801
/*9519*/              OPC_Scope, 89, /*->9610*/ // 4 children in Scope
/*9521*/                OPC_MoveChild, 0,
/*9523*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9526*/                OPC_MoveChild, 0,
/*9528*/                OPC_Scope, 52, /*->9582*/ // 2 children in Scope
/*9530*/                  OPC_CheckSame, 0,
/*9532*/                  OPC_MoveParent,
/*9533*/                  OPC_MoveChild, 1,
/*9535*/                  OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9538*/                  OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9540*/                  OPC_MoveParent,
/*9541*/                  OPC_MoveParent,
/*9542*/                  OPC_RecordChild1, // #2 = $rA
/*9543*/                  OPC_MoveParent,
/*9544*/                  OPC_SwitchType /*3 cases */, 10,  MVT::v16i8,// ->9557
/*9547*/                    OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                                1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                            // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA)) - Complexity = 16
                            // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
                          /*SwitchType*/ 10,  MVT::v8i16,// ->9569
/*9559*/                    OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                                1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                            // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA)) - Complexity = 16
                            // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
                          /*SwitchType*/ 10,  MVT::v4i32,// ->9581
/*9571*/                    OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                            // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA)) - Complexity = 16
                            // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
                          0, // EndSwitchType
/*9582*/                /*Scope*/ 26, /*->9609*/
/*9583*/                  OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9586*/                  OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9588*/                  OPC_MoveParent,
/*9589*/                  OPC_MoveChild, 1,
/*9591*/                  OPC_CheckSame, 0,
/*9593*/                  OPC_MoveParent,
/*9594*/                  OPC_MoveParent,
/*9595*/                  OPC_RecordChild1, // #2 = $rA
/*9596*/                  OPC_MoveParent,
/*9597*/                  OPC_CheckType, MVT::v16i8,
/*9599*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC), VECREG:v16i8:$rA)) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9609*/                0, /*End of Scope*/
/*9610*/              /*Scope*/ 62, /*->9673*/
/*9611*/                OPC_RecordChild0, // #2 = $rA
/*9612*/                OPC_MoveChild, 1,
/*9614*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9617*/                OPC_MoveChild, 0,
/*9619*/                OPC_Scope, 25, /*->9646*/ // 2 children in Scope
/*9621*/                  OPC_CheckSame, 0,
/*9623*/                  OPC_MoveParent,
/*9624*/                  OPC_MoveChild, 1,
/*9626*/                  OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9629*/                  OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9631*/                  OPC_MoveParent,
/*9632*/                  OPC_MoveParent,
/*9633*/                  OPC_MoveParent,
/*9634*/                  OPC_CheckType, MVT::v16i8,
/*9636*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB), (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9646*/                /*Scope*/ 25, /*->9672*/
/*9647*/                  OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9650*/                  OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9652*/                  OPC_MoveParent,
/*9653*/                  OPC_MoveChild, 1,
/*9655*/                  OPC_CheckSame, 0,
/*9657*/                  OPC_MoveParent,
/*9658*/                  OPC_MoveParent,
/*9659*/                  OPC_MoveParent,
/*9660*/                  OPC_CheckType, MVT::v16i8,
/*9662*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB), (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC))) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9672*/                0, /*End of Scope*/
/*9673*/              /*Scope*/ 63, /*->9737*/
/*9674*/                OPC_MoveChild, 0,
/*9676*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9679*/                OPC_MoveChild, 0,
/*9681*/                OPC_Scope, 26, /*->9709*/ // 2 children in Scope
/*9683*/                  OPC_CheckSame, 1,
/*9685*/                  OPC_MoveParent,
/*9686*/                  OPC_MoveChild, 1,
/*9688*/                  OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9691*/                  OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9693*/                  OPC_MoveParent,
/*9694*/                  OPC_MoveParent,
/*9695*/                  OPC_RecordChild1, // #2 = $rA
/*9696*/                  OPC_MoveParent,
/*9697*/                  OPC_CheckType, MVT::v16i8,
/*9699*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA)) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9709*/                /*Scope*/ 26, /*->9736*/
/*9710*/                  OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9713*/                  OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9715*/                  OPC_MoveParent,
/*9716*/                  OPC_MoveChild, 1,
/*9718*/                  OPC_CheckSame, 1,
/*9720*/                  OPC_MoveParent,
/*9721*/                  OPC_MoveParent,
/*9722*/                  OPC_RecordChild1, // #2 = $rA
/*9723*/                  OPC_MoveParent,
/*9724*/                  OPC_CheckType, MVT::v16i8,
/*9726*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC), VECREG:v16i8:$rA)) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9736*/                0, /*End of Scope*/
/*9737*/              /*Scope*/ 62, /*->9800*/
/*9738*/                OPC_RecordChild0, // #2 = $rA
/*9739*/                OPC_MoveChild, 1,
/*9741*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9744*/                OPC_MoveChild, 0,
/*9746*/                OPC_Scope, 25, /*->9773*/ // 2 children in Scope
/*9748*/                  OPC_CheckSame, 1,
/*9750*/                  OPC_MoveParent,
/*9751*/                  OPC_MoveChild, 1,
/*9753*/                  OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9756*/                  OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9758*/                  OPC_MoveParent,
/*9759*/                  OPC_MoveParent,
/*9760*/                  OPC_MoveParent,
/*9761*/                  OPC_CheckType, MVT::v16i8,
/*9763*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC), (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9773*/                /*Scope*/ 25, /*->9799*/
/*9774*/                  OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9777*/                  OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9779*/                  OPC_MoveParent,
/*9780*/                  OPC_MoveChild, 1,
/*9782*/                  OPC_CheckSame, 1,
/*9784*/                  OPC_MoveParent,
/*9785*/                  OPC_MoveParent,
/*9786*/                  OPC_MoveParent,
/*9787*/                  OPC_CheckType, MVT::v16i8,
/*9789*/                  OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC), (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC))) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9799*/                0, /*End of Scope*/
/*9800*/              0, /*End of Scope*/
                    /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::XOR),// ->9875
/*9804*/              OPC_MoveChild, 0,
/*9806*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9809*/              OPC_MoveChild, 0,
/*9811*/              OPC_CheckSame, 0,
/*9813*/              OPC_MoveParent,
/*9814*/              OPC_MoveChild, 1,
/*9816*/              OPC_CheckSame, 1,
/*9818*/              OPC_MoveParent,
/*9819*/              OPC_MoveParent,
/*9820*/              OPC_MoveChild, 1,
/*9822*/              OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9825*/              OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9827*/              OPC_MoveParent,
/*9828*/              OPC_MoveParent,
/*9829*/              OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->9841
/*9832*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                      /*SwitchType*/ 9,  MVT::v8i16,// ->9852
/*9843*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                      /*SwitchType*/ 9,  MVT::v4i32,// ->9863
/*9854*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                      /*SwitchType*/ 9,  MVT::v2i64,// ->9874
/*9865*/                OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                      0, // EndSwitchType
                    0, // EndSwitchOpcode
/*9876*/          0, /*End of Scope*/
/*9877*/        /*Scope*/ 127, /*->10005*/
/*9878*/          OPC_MoveChild, 0,
/*9880*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9883*/          OPC_Scope, 59, /*->9944*/ // 2 children in Scope
/*9885*/            OPC_RecordChild0, // #0 = $rC
/*9886*/            OPC_MoveChild, 1,
/*9888*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9891*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9893*/            OPC_MoveParent,
/*9894*/            OPC_MoveParent,
/*9895*/            OPC_RecordChild1, // #1 = $rA
/*9896*/            OPC_MoveParent,
/*9897*/            OPC_MoveChild, 1,
/*9899*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9902*/            OPC_Scope, 19, /*->9923*/ // 2 children in Scope
/*9904*/              OPC_MoveChild, 0,
/*9906*/              OPC_CheckSame, 0,
/*9908*/              OPC_MoveParent,
/*9909*/              OPC_RecordChild1, // #2 = $rB
/*9910*/              OPC_MoveParent,
/*9911*/              OPC_CheckType, MVT::v16i8,
/*9913*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA), (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB)) - Complexity = 16
                      // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9923*/            /*Scope*/ 19, /*->9943*/
/*9924*/              OPC_RecordChild0, // #2 = $rB
/*9925*/              OPC_MoveChild, 1,
/*9927*/              OPC_CheckSame, 0,
/*9929*/              OPC_MoveParent,
/*9930*/              OPC_MoveParent,
/*9931*/              OPC_CheckType, MVT::v16i8,
/*9933*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC)) - Complexity = 16
                      // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9943*/            0, /*End of Scope*/
/*9944*/          /*Scope*/ 59, /*->10004*/
/*9945*/            OPC_MoveChild, 0,
/*9947*/            OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*9950*/            OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*9952*/            OPC_MoveParent,
/*9953*/            OPC_RecordChild1, // #0 = $rC
/*9954*/            OPC_MoveParent,
/*9955*/            OPC_RecordChild1, // #1 = $rA
/*9956*/            OPC_MoveParent,
/*9957*/            OPC_MoveChild, 1,
/*9959*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9962*/            OPC_Scope, 19, /*->9983*/ // 2 children in Scope
/*9964*/              OPC_MoveChild, 0,
/*9966*/              OPC_CheckSame, 0,
/*9968*/              OPC_MoveParent,
/*9969*/              OPC_RecordChild1, // #2 = $rB
/*9970*/              OPC_MoveParent,
/*9971*/              OPC_CheckType, MVT::v16i8,
/*9973*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC), VECREG:v16i8:$rA), (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB)) - Complexity = 16
                      // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9983*/            /*Scope*/ 19, /*->10003*/
/*9984*/              OPC_RecordChild0, // #2 = $rB
/*9985*/              OPC_MoveChild, 1,
/*9987*/              OPC_CheckSame, 0,
/*9989*/              OPC_MoveParent,
/*9990*/              OPC_MoveParent,
/*9991*/              OPC_CheckType, MVT::v16i8,
/*9993*/              OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC), VECREG:v16i8:$rA), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC)) - Complexity = 16
                      // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10003*/           0, /*End of Scope*/
/*10004*/         0, /*End of Scope*/
/*10005*/       /*Scope*/ 108|128,2/*364*/, /*->10371*/
/*10007*/         OPC_RecordChild0, // #0 = $rA
/*10008*/         OPC_Scope, 125, /*->10135*/ // 2 children in Scope
/*10010*/           OPC_MoveChild, 1,
/*10012*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10015*/           OPC_Scope, 58, /*->10075*/ // 2 children in Scope
/*10017*/             OPC_RecordChild0, // #1 = $rC
/*10018*/             OPC_MoveChild, 1,
/*10020*/             OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10023*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10025*/             OPC_MoveParent,
/*10026*/             OPC_MoveParent,
/*10027*/             OPC_MoveParent,
/*10028*/             OPC_MoveChild, 1,
/*10030*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10033*/             OPC_Scope, 19, /*->10054*/ // 2 children in Scope
/*10035*/               OPC_MoveChild, 0,
/*10037*/               OPC_CheckSame, 1,
/*10039*/               OPC_MoveParent,
/*10040*/               OPC_RecordChild1, // #2 = $rB
/*10041*/               OPC_MoveParent,
/*10042*/               OPC_CheckType, MVT::v16i8,
/*10044*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB)) - Complexity = 16
                        // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10054*/             /*Scope*/ 19, /*->10074*/
/*10055*/               OPC_RecordChild0, // #2 = $rB
/*10056*/               OPC_MoveChild, 1,
/*10058*/               OPC_CheckSame, 1,
/*10060*/               OPC_MoveParent,
/*10061*/               OPC_MoveParent,
/*10062*/               OPC_CheckType, MVT::v16i8,
/*10064*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC)) - Complexity = 16
                        // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10074*/             0, /*End of Scope*/
/*10075*/           /*Scope*/ 58, /*->10134*/
/*10076*/             OPC_MoveChild, 0,
/*10078*/             OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10081*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10083*/             OPC_MoveParent,
/*10084*/             OPC_RecordChild1, // #1 = $rC
/*10085*/             OPC_MoveParent,
/*10086*/             OPC_MoveParent,
/*10087*/             OPC_MoveChild, 1,
/*10089*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10092*/             OPC_Scope, 19, /*->10113*/ // 2 children in Scope
/*10094*/               OPC_MoveChild, 0,
/*10096*/               OPC_CheckSame, 1,
/*10098*/               OPC_MoveParent,
/*10099*/               OPC_RecordChild1, // #2 = $rB
/*10100*/               OPC_MoveParent,
/*10101*/               OPC_CheckType, MVT::v16i8,
/*10103*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC)), (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB)) - Complexity = 16
                        // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10113*/             /*Scope*/ 19, /*->10133*/
/*10114*/               OPC_RecordChild0, // #2 = $rB
/*10115*/               OPC_MoveChild, 1,
/*10117*/               OPC_CheckSame, 1,
/*10119*/               OPC_MoveParent,
/*10120*/               OPC_MoveParent,
/*10121*/               OPC_CheckType, MVT::v16i8,
/*10123*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC)) - Complexity = 16
                        // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10133*/             0, /*End of Scope*/
/*10134*/           0, /*End of Scope*/
/*10135*/         /*Scope*/ 105|128,1/*233*/, /*->10370*/
/*10137*/           OPC_RecordChild1, // #1 = $rB
/*10138*/           OPC_MoveParent,
/*10139*/           OPC_MoveChild, 1,
/*10141*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10144*/           OPC_Scope, 33, /*->10179*/ // 4 children in Scope
/*10146*/             OPC_MoveChild, 0,
/*10148*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10151*/             OPC_MoveChild, 0,
/*10153*/             OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10156*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10158*/             OPC_MoveParent,
/*10159*/             OPC_MoveChild, 1,
/*10161*/             OPC_CheckSame, 0,
/*10163*/             OPC_MoveParent,
/*10164*/             OPC_MoveParent,
/*10165*/             OPC_RecordChild1, // #2 = $rA
/*10166*/             OPC_MoveParent,
/*10167*/             OPC_CheckType, MVT::v8i16,
/*10169*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC), VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10179*/           /*Scope*/ 62, /*->10242*/
/*10180*/             OPC_RecordChild0, // #2 = $rA
/*10181*/             OPC_MoveChild, 1,
/*10183*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10186*/             OPC_MoveChild, 0,
/*10188*/             OPC_Scope, 25, /*->10215*/ // 2 children in Scope
/*10190*/               OPC_CheckSame, 0,
/*10192*/               OPC_MoveParent,
/*10193*/               OPC_MoveChild, 1,
/*10195*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10198*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10200*/               OPC_MoveParent,
/*10201*/               OPC_MoveParent,
/*10202*/               OPC_MoveParent,
/*10203*/               OPC_CheckType, MVT::v8i16,
/*10205*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB), (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10215*/             /*Scope*/ 25, /*->10241*/
/*10216*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10219*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10221*/               OPC_MoveParent,
/*10222*/               OPC_MoveChild, 1,
/*10224*/               OPC_CheckSame, 0,
/*10226*/               OPC_MoveParent,
/*10227*/               OPC_MoveParent,
/*10228*/               OPC_MoveParent,
/*10229*/               OPC_CheckType, MVT::v8i16,
/*10231*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB), (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC))) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10241*/             0, /*End of Scope*/
/*10242*/           /*Scope*/ 63, /*->10306*/
/*10243*/             OPC_MoveChild, 0,
/*10245*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10248*/             OPC_MoveChild, 0,
/*10250*/             OPC_Scope, 26, /*->10278*/ // 2 children in Scope
/*10252*/               OPC_CheckSame, 1,
/*10254*/               OPC_MoveParent,
/*10255*/               OPC_MoveChild, 1,
/*10257*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10260*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10262*/               OPC_MoveParent,
/*10263*/               OPC_MoveParent,
/*10264*/               OPC_RecordChild1, // #2 = $rA
/*10265*/               OPC_MoveParent,
/*10266*/               OPC_CheckType, MVT::v8i16,
/*10268*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10278*/             /*Scope*/ 26, /*->10305*/
/*10279*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10282*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10284*/               OPC_MoveParent,
/*10285*/               OPC_MoveChild, 1,
/*10287*/               OPC_CheckSame, 1,
/*10289*/               OPC_MoveParent,
/*10290*/               OPC_MoveParent,
/*10291*/               OPC_RecordChild1, // #2 = $rA
/*10292*/               OPC_MoveParent,
/*10293*/               OPC_CheckType, MVT::v8i16,
/*10295*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC), VECREG:v8i16:$rA)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10305*/             0, /*End of Scope*/
/*10306*/           /*Scope*/ 62, /*->10369*/
/*10307*/             OPC_RecordChild0, // #2 = $rA
/*10308*/             OPC_MoveChild, 1,
/*10310*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10313*/             OPC_MoveChild, 0,
/*10315*/             OPC_Scope, 25, /*->10342*/ // 2 children in Scope
/*10317*/               OPC_CheckSame, 1,
/*10319*/               OPC_MoveParent,
/*10320*/               OPC_MoveChild, 1,
/*10322*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10325*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10327*/               OPC_MoveParent,
/*10328*/               OPC_MoveParent,
/*10329*/               OPC_MoveParent,
/*10330*/               OPC_CheckType, MVT::v8i16,
/*10332*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC), (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10342*/             /*Scope*/ 25, /*->10368*/
/*10343*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10346*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10348*/               OPC_MoveParent,
/*10349*/               OPC_MoveChild, 1,
/*10351*/               OPC_CheckSame, 1,
/*10353*/               OPC_MoveParent,
/*10354*/               OPC_MoveParent,
/*10355*/               OPC_MoveParent,
/*10356*/               OPC_CheckType, MVT::v8i16,
/*10358*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC), (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC))) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10368*/             0, /*End of Scope*/
/*10369*/           0, /*End of Scope*/
/*10370*/         0, /*End of Scope*/
/*10371*/       /*Scope*/ 127, /*->10499*/
/*10372*/         OPC_MoveChild, 0,
/*10374*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10377*/         OPC_Scope, 59, /*->10438*/ // 2 children in Scope
/*10379*/           OPC_RecordChild0, // #0 = $rC
/*10380*/           OPC_MoveChild, 1,
/*10382*/           OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10385*/           OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10387*/           OPC_MoveParent,
/*10388*/           OPC_MoveParent,
/*10389*/           OPC_RecordChild1, // #1 = $rA
/*10390*/           OPC_MoveParent,
/*10391*/           OPC_MoveChild, 1,
/*10393*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10396*/           OPC_Scope, 19, /*->10417*/ // 2 children in Scope
/*10398*/             OPC_MoveChild, 0,
/*10400*/             OPC_CheckSame, 0,
/*10402*/             OPC_MoveParent,
/*10403*/             OPC_RecordChild1, // #2 = $rB
/*10404*/             OPC_MoveParent,
/*10405*/             OPC_CheckType, MVT::v8i16,
/*10407*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA), (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10417*/           /*Scope*/ 19, /*->10437*/
/*10418*/             OPC_RecordChild0, // #2 = $rB
/*10419*/             OPC_MoveChild, 1,
/*10421*/             OPC_CheckSame, 0,
/*10423*/             OPC_MoveParent,
/*10424*/             OPC_MoveParent,
/*10425*/             OPC_CheckType, MVT::v8i16,
/*10427*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10437*/           0, /*End of Scope*/
/*10438*/         /*Scope*/ 59, /*->10498*/
/*10439*/           OPC_MoveChild, 0,
/*10441*/           OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10444*/           OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10446*/           OPC_MoveParent,
/*10447*/           OPC_RecordChild1, // #0 = $rC
/*10448*/           OPC_MoveParent,
/*10449*/           OPC_RecordChild1, // #1 = $rA
/*10450*/           OPC_MoveParent,
/*10451*/           OPC_MoveChild, 1,
/*10453*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10456*/           OPC_Scope, 19, /*->10477*/ // 2 children in Scope
/*10458*/             OPC_MoveChild, 0,
/*10460*/             OPC_CheckSame, 0,
/*10462*/             OPC_MoveParent,
/*10463*/             OPC_RecordChild1, // #2 = $rB
/*10464*/             OPC_MoveParent,
/*10465*/             OPC_CheckType, MVT::v8i16,
/*10467*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC), VECREG:v8i16:$rA), (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10477*/           /*Scope*/ 19, /*->10497*/
/*10478*/             OPC_RecordChild0, // #2 = $rB
/*10479*/             OPC_MoveChild, 1,
/*10481*/             OPC_CheckSame, 0,
/*10483*/             OPC_MoveParent,
/*10484*/             OPC_MoveParent,
/*10485*/             OPC_CheckType, MVT::v8i16,
/*10487*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC), VECREG:v8i16:$rA), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10497*/           0, /*End of Scope*/
/*10498*/         0, /*End of Scope*/
/*10499*/       /*Scope*/ 108|128,2/*364*/, /*->10865*/
/*10501*/         OPC_RecordChild0, // #0 = $rA
/*10502*/         OPC_Scope, 125, /*->10629*/ // 2 children in Scope
/*10504*/           OPC_MoveChild, 1,
/*10506*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10509*/           OPC_Scope, 58, /*->10569*/ // 2 children in Scope
/*10511*/             OPC_RecordChild0, // #1 = $rC
/*10512*/             OPC_MoveChild, 1,
/*10514*/             OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10517*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10519*/             OPC_MoveParent,
/*10520*/             OPC_MoveParent,
/*10521*/             OPC_MoveParent,
/*10522*/             OPC_MoveChild, 1,
/*10524*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10527*/             OPC_Scope, 19, /*->10548*/ // 2 children in Scope
/*10529*/               OPC_MoveChild, 0,
/*10531*/               OPC_CheckSame, 1,
/*10533*/               OPC_MoveParent,
/*10534*/               OPC_RecordChild1, // #2 = $rB
/*10535*/               OPC_MoveParent,
/*10536*/               OPC_CheckType, MVT::v8i16,
/*10538*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10548*/             /*Scope*/ 19, /*->10568*/
/*10549*/               OPC_RecordChild0, // #2 = $rB
/*10550*/               OPC_MoveChild, 1,
/*10552*/               OPC_CheckSame, 1,
/*10554*/               OPC_MoveParent,
/*10555*/               OPC_MoveParent,
/*10556*/               OPC_CheckType, MVT::v8i16,
/*10558*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10568*/             0, /*End of Scope*/
/*10569*/           /*Scope*/ 58, /*->10628*/
/*10570*/             OPC_MoveChild, 0,
/*10572*/             OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10575*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10577*/             OPC_MoveParent,
/*10578*/             OPC_RecordChild1, // #1 = $rC
/*10579*/             OPC_MoveParent,
/*10580*/             OPC_MoveParent,
/*10581*/             OPC_MoveChild, 1,
/*10583*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10586*/             OPC_Scope, 19, /*->10607*/ // 2 children in Scope
/*10588*/               OPC_MoveChild, 0,
/*10590*/               OPC_CheckSame, 1,
/*10592*/               OPC_MoveParent,
/*10593*/               OPC_RecordChild1, // #2 = $rB
/*10594*/               OPC_MoveParent,
/*10595*/               OPC_CheckType, MVT::v8i16,
/*10597*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC)), (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10607*/             /*Scope*/ 19, /*->10627*/
/*10608*/               OPC_RecordChild0, // #2 = $rB
/*10609*/               OPC_MoveChild, 1,
/*10611*/               OPC_CheckSame, 1,
/*10613*/               OPC_MoveParent,
/*10614*/               OPC_MoveParent,
/*10615*/               OPC_CheckType, MVT::v8i16,
/*10617*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10627*/             0, /*End of Scope*/
/*10628*/           0, /*End of Scope*/
/*10629*/         /*Scope*/ 105|128,1/*233*/, /*->10864*/
/*10631*/           OPC_RecordChild1, // #1 = $rB
/*10632*/           OPC_MoveParent,
/*10633*/           OPC_MoveChild, 1,
/*10635*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10638*/           OPC_Scope, 33, /*->10673*/ // 4 children in Scope
/*10640*/             OPC_MoveChild, 0,
/*10642*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10645*/             OPC_MoveChild, 0,
/*10647*/             OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10650*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10652*/             OPC_MoveParent,
/*10653*/             OPC_MoveChild, 1,
/*10655*/             OPC_CheckSame, 0,
/*10657*/             OPC_MoveParent,
/*10658*/             OPC_MoveParent,
/*10659*/             OPC_RecordChild1, // #2 = $rA
/*10660*/             OPC_MoveParent,
/*10661*/             OPC_CheckType, MVT::v4i32,
/*10663*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC), VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10673*/           /*Scope*/ 62, /*->10736*/
/*10674*/             OPC_RecordChild0, // #2 = $rA
/*10675*/             OPC_MoveChild, 1,
/*10677*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10680*/             OPC_MoveChild, 0,
/*10682*/             OPC_Scope, 25, /*->10709*/ // 2 children in Scope
/*10684*/               OPC_CheckSame, 0,
/*10686*/               OPC_MoveParent,
/*10687*/               OPC_MoveChild, 1,
/*10689*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10692*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10694*/               OPC_MoveParent,
/*10695*/               OPC_MoveParent,
/*10696*/               OPC_MoveParent,
/*10697*/               OPC_CheckType, MVT::v4i32,
/*10699*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB), (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10709*/             /*Scope*/ 25, /*->10735*/
/*10710*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10713*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10715*/               OPC_MoveParent,
/*10716*/               OPC_MoveChild, 1,
/*10718*/               OPC_CheckSame, 0,
/*10720*/               OPC_MoveParent,
/*10721*/               OPC_MoveParent,
/*10722*/               OPC_MoveParent,
/*10723*/               OPC_CheckType, MVT::v4i32,
/*10725*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB), (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC))) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10735*/             0, /*End of Scope*/
/*10736*/           /*Scope*/ 63, /*->10800*/
/*10737*/             OPC_MoveChild, 0,
/*10739*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10742*/             OPC_MoveChild, 0,
/*10744*/             OPC_Scope, 26, /*->10772*/ // 2 children in Scope
/*10746*/               OPC_CheckSame, 1,
/*10748*/               OPC_MoveParent,
/*10749*/               OPC_MoveChild, 1,
/*10751*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10754*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10756*/               OPC_MoveParent,
/*10757*/               OPC_MoveParent,
/*10758*/               OPC_RecordChild1, // #2 = $rA
/*10759*/               OPC_MoveParent,
/*10760*/               OPC_CheckType, MVT::v4i32,
/*10762*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10772*/             /*Scope*/ 26, /*->10799*/
/*10773*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10776*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10778*/               OPC_MoveParent,
/*10779*/               OPC_MoveChild, 1,
/*10781*/               OPC_CheckSame, 1,
/*10783*/               OPC_MoveParent,
/*10784*/               OPC_MoveParent,
/*10785*/               OPC_RecordChild1, // #2 = $rA
/*10786*/               OPC_MoveParent,
/*10787*/               OPC_CheckType, MVT::v4i32,
/*10789*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC), VECREG:v4i32:$rA)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10799*/             0, /*End of Scope*/
/*10800*/           /*Scope*/ 62, /*->10863*/
/*10801*/             OPC_RecordChild0, // #2 = $rA
/*10802*/             OPC_MoveChild, 1,
/*10804*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10807*/             OPC_MoveChild, 0,
/*10809*/             OPC_Scope, 25, /*->10836*/ // 2 children in Scope
/*10811*/               OPC_CheckSame, 1,
/*10813*/               OPC_MoveParent,
/*10814*/               OPC_MoveChild, 1,
/*10816*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10819*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10821*/               OPC_MoveParent,
/*10822*/               OPC_MoveParent,
/*10823*/               OPC_MoveParent,
/*10824*/               OPC_CheckType, MVT::v4i32,
/*10826*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC), (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10836*/             /*Scope*/ 25, /*->10862*/
/*10837*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10840*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10842*/               OPC_MoveParent,
/*10843*/               OPC_MoveChild, 1,
/*10845*/               OPC_CheckSame, 1,
/*10847*/               OPC_MoveParent,
/*10848*/               OPC_MoveParent,
/*10849*/               OPC_MoveParent,
/*10850*/               OPC_CheckType, MVT::v4i32,
/*10852*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC), (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC))) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10862*/             0, /*End of Scope*/
/*10863*/           0, /*End of Scope*/
/*10864*/         0, /*End of Scope*/
/*10865*/       /*Scope*/ 127, /*->10993*/
/*10866*/         OPC_MoveChild, 0,
/*10868*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10871*/         OPC_Scope, 59, /*->10932*/ // 2 children in Scope
/*10873*/           OPC_RecordChild0, // #0 = $rC
/*10874*/           OPC_MoveChild, 1,
/*10876*/           OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10879*/           OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10881*/           OPC_MoveParent,
/*10882*/           OPC_MoveParent,
/*10883*/           OPC_RecordChild1, // #1 = $rA
/*10884*/           OPC_MoveParent,
/*10885*/           OPC_MoveChild, 1,
/*10887*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10890*/           OPC_Scope, 19, /*->10911*/ // 2 children in Scope
/*10892*/             OPC_MoveChild, 0,
/*10894*/             OPC_CheckSame, 0,
/*10896*/             OPC_MoveParent,
/*10897*/             OPC_RecordChild1, // #2 = $rB
/*10898*/             OPC_MoveParent,
/*10899*/             OPC_CheckType, MVT::v4i32,
/*10901*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA), (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10911*/           /*Scope*/ 19, /*->10931*/
/*10912*/             OPC_RecordChild0, // #2 = $rB
/*10913*/             OPC_MoveChild, 1,
/*10915*/             OPC_CheckSame, 0,
/*10917*/             OPC_MoveParent,
/*10918*/             OPC_MoveParent,
/*10919*/             OPC_CheckType, MVT::v4i32,
/*10921*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10931*/           0, /*End of Scope*/
/*10932*/         /*Scope*/ 59, /*->10992*/
/*10933*/           OPC_MoveChild, 0,
/*10935*/           OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*10938*/           OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*10940*/           OPC_MoveParent,
/*10941*/           OPC_RecordChild1, // #0 = $rC
/*10942*/           OPC_MoveParent,
/*10943*/           OPC_RecordChild1, // #1 = $rA
/*10944*/           OPC_MoveParent,
/*10945*/           OPC_MoveChild, 1,
/*10947*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10950*/           OPC_Scope, 19, /*->10971*/ // 2 children in Scope
/*10952*/             OPC_MoveChild, 0,
/*10954*/             OPC_CheckSame, 0,
/*10956*/             OPC_MoveParent,
/*10957*/             OPC_RecordChild1, // #2 = $rB
/*10958*/             OPC_MoveParent,
/*10959*/             OPC_CheckType, MVT::v4i32,
/*10961*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC), VECREG:v4i32:$rA), (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10971*/           /*Scope*/ 19, /*->10991*/
/*10972*/             OPC_RecordChild0, // #2 = $rB
/*10973*/             OPC_MoveChild, 1,
/*10975*/             OPC_CheckSame, 0,
/*10977*/             OPC_MoveParent,
/*10978*/             OPC_MoveParent,
/*10979*/             OPC_CheckType, MVT::v4i32,
/*10981*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC), VECREG:v4i32:$rA), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10991*/           0, /*End of Scope*/
/*10992*/         0, /*End of Scope*/
/*10993*/       /*Scope*/ 107|128,5/*747*/, /*->11742*/
/*10995*/         OPC_RecordChild0, // #0 = $rA
/*10996*/         OPC_Scope, 125, /*->11123*/ // 2 children in Scope
/*10998*/           OPC_MoveChild, 1,
/*11000*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11003*/           OPC_Scope, 58, /*->11063*/ // 2 children in Scope
/*11005*/             OPC_RecordChild0, // #1 = $rC
/*11006*/             OPC_MoveChild, 1,
/*11008*/             OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11011*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11013*/             OPC_MoveParent,
/*11014*/             OPC_MoveParent,
/*11015*/             OPC_MoveParent,
/*11016*/             OPC_MoveChild, 1,
/*11018*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11021*/             OPC_Scope, 19, /*->11042*/ // 2 children in Scope
/*11023*/               OPC_MoveChild, 0,
/*11025*/               OPC_CheckSame, 1,
/*11027*/               OPC_MoveParent,
/*11028*/               OPC_RecordChild1, // #2 = $rB
/*11029*/               OPC_MoveParent,
/*11030*/               OPC_CheckType, MVT::v4i32,
/*11032*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*11042*/             /*Scope*/ 19, /*->11062*/
/*11043*/               OPC_RecordChild0, // #2 = $rB
/*11044*/               OPC_MoveChild, 1,
/*11046*/               OPC_CheckSame, 1,
/*11048*/               OPC_MoveParent,
/*11049*/               OPC_MoveParent,
/*11050*/               OPC_CheckType, MVT::v4i32,
/*11052*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*11062*/             0, /*End of Scope*/
/*11063*/           /*Scope*/ 58, /*->11122*/
/*11064*/             OPC_MoveChild, 0,
/*11066*/             OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11069*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11071*/             OPC_MoveParent,
/*11072*/             OPC_RecordChild1, // #1 = $rC
/*11073*/             OPC_MoveParent,
/*11074*/             OPC_MoveParent,
/*11075*/             OPC_MoveChild, 1,
/*11077*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11080*/             OPC_Scope, 19, /*->11101*/ // 2 children in Scope
/*11082*/               OPC_MoveChild, 0,
/*11084*/               OPC_CheckSame, 1,
/*11086*/               OPC_MoveParent,
/*11087*/               OPC_RecordChild1, // #2 = $rB
/*11088*/               OPC_MoveParent,
/*11089*/               OPC_CheckType, MVT::v4i32,
/*11091*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC)), (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*11101*/             /*Scope*/ 19, /*->11121*/
/*11102*/               OPC_RecordChild0, // #2 = $rB
/*11103*/               OPC_MoveChild, 1,
/*11105*/               OPC_CheckSame, 1,
/*11107*/               OPC_MoveParent,
/*11108*/               OPC_MoveParent,
/*11109*/               OPC_CheckType, MVT::v4i32,
/*11111*/               OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*11121*/             0, /*End of Scope*/
/*11122*/           0, /*End of Scope*/
/*11123*/         /*Scope*/ 104|128,4/*616*/, /*->11741*/
/*11125*/           OPC_RecordChild1, // #1 = $rB
/*11126*/           OPC_MoveParent,
/*11127*/           OPC_MoveChild, 1,
/*11129*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11132*/           OPC_MoveChild, 0,
/*11134*/           OPC_SwitchOpcode /*2 cases */, 40|128,2/*296*/,  TARGET_VAL(ISD::OR),// ->11435
/*11139*/             OPC_MoveChild, 0,
/*11141*/             OPC_Scope, 42, /*->11185*/ // 8 children in Scope
/*11143*/               OPC_CheckSame, 1,
/*11145*/               OPC_MoveParent,
/*11146*/               OPC_MoveChild, 1,
/*11148*/               OPC_CheckSame, 0,
/*11150*/               OPC_MoveParent,
/*11151*/               OPC_MoveParent,
/*11152*/               OPC_MoveChild, 1,
/*11154*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11157*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11159*/               OPC_MoveParent,
/*11160*/               OPC_MoveParent,
/*11161*/               OPC_CheckType, MVT::v16i8,
/*11163*/               OPC_Scope, 9, /*->11174*/ // 2 children in Scope
/*11165*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (xor:v16i8 (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11174*/               /*Scope*/ 9, /*->11184*/
/*11175*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11184*/               0, /*End of Scope*/
/*11185*/             /*Scope*/ 29, /*->11215*/
/*11186*/               OPC_CheckSame, 0,
/*11188*/               OPC_MoveParent,
/*11189*/               OPC_MoveChild, 1,
/*11191*/               OPC_CheckSame, 1,
/*11193*/               OPC_MoveParent,
/*11194*/               OPC_MoveParent,
/*11195*/               OPC_MoveChild, 1,
/*11197*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11200*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11202*/               OPC_MoveParent,
/*11203*/               OPC_MoveParent,
/*11204*/               OPC_CheckType, MVT::v16i8,
/*11206*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (xor:v16i8 (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11215*/             /*Scope*/ 42, /*->11258*/
/*11216*/               OPC_CheckSame, 1,
/*11218*/               OPC_MoveParent,
/*11219*/               OPC_MoveChild, 1,
/*11221*/               OPC_CheckSame, 0,
/*11223*/               OPC_MoveParent,
/*11224*/               OPC_MoveParent,
/*11225*/               OPC_MoveChild, 1,
/*11227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11230*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11232*/               OPC_MoveParent,
/*11233*/               OPC_MoveParent,
/*11234*/               OPC_CheckType, MVT::v8i16,
/*11236*/               OPC_Scope, 9, /*->11247*/ // 2 children in Scope
/*11238*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (xor:v8i16 (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11247*/               /*Scope*/ 9, /*->11257*/
/*11248*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11257*/               0, /*End of Scope*/
/*11258*/             /*Scope*/ 29, /*->11288*/
/*11259*/               OPC_CheckSame, 0,
/*11261*/               OPC_MoveParent,
/*11262*/               OPC_MoveChild, 1,
/*11264*/               OPC_CheckSame, 1,
/*11266*/               OPC_MoveParent,
/*11267*/               OPC_MoveParent,
/*11268*/               OPC_MoveChild, 1,
/*11270*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11273*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11275*/               OPC_MoveParent,
/*11276*/               OPC_MoveParent,
/*11277*/               OPC_CheckType, MVT::v8i16,
/*11279*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (xor:v8i16 (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11288*/             /*Scope*/ 42, /*->11331*/
/*11289*/               OPC_CheckSame, 1,
/*11291*/               OPC_MoveParent,
/*11292*/               OPC_MoveChild, 1,
/*11294*/               OPC_CheckSame, 0,
/*11296*/               OPC_MoveParent,
/*11297*/               OPC_MoveParent,
/*11298*/               OPC_MoveChild, 1,
/*11300*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11303*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11305*/               OPC_MoveParent,
/*11306*/               OPC_MoveParent,
/*11307*/               OPC_CheckType, MVT::v4i32,
/*11309*/               OPC_Scope, 9, /*->11320*/ // 2 children in Scope
/*11311*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (xor:v4i32 (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11320*/               /*Scope*/ 9, /*->11330*/
/*11321*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11330*/               0, /*End of Scope*/
/*11331*/             /*Scope*/ 29, /*->11361*/
/*11332*/               OPC_CheckSame, 0,
/*11334*/               OPC_MoveParent,
/*11335*/               OPC_MoveChild, 1,
/*11337*/               OPC_CheckSame, 1,
/*11339*/               OPC_MoveParent,
/*11340*/               OPC_MoveParent,
/*11341*/               OPC_MoveChild, 1,
/*11343*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11346*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11348*/               OPC_MoveParent,
/*11349*/               OPC_MoveParent,
/*11350*/               OPC_CheckType, MVT::v4i32,
/*11352*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (xor:v4i32 (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11361*/             /*Scope*/ 42, /*->11404*/
/*11362*/               OPC_CheckSame, 1,
/*11364*/               OPC_MoveParent,
/*11365*/               OPC_MoveChild, 1,
/*11367*/               OPC_CheckSame, 0,
/*11369*/               OPC_MoveParent,
/*11370*/               OPC_MoveParent,
/*11371*/               OPC_MoveChild, 1,
/*11373*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11376*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11378*/               OPC_MoveParent,
/*11379*/               OPC_MoveParent,
/*11380*/               OPC_CheckType, MVT::v2i64,
/*11382*/               OPC_Scope, 9, /*->11393*/ // 2 children in Scope
/*11384*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (xor:v2i64 (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11393*/               /*Scope*/ 9, /*->11403*/
/*11394*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11403*/               0, /*End of Scope*/
/*11404*/             /*Scope*/ 29, /*->11434*/
/*11405*/               OPC_CheckSame, 0,
/*11407*/               OPC_MoveParent,
/*11408*/               OPC_MoveChild, 1,
/*11410*/               OPC_CheckSame, 1,
/*11412*/               OPC_MoveParent,
/*11413*/               OPC_MoveParent,
/*11414*/               OPC_MoveChild, 1,
/*11416*/               OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11419*/               OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11421*/               OPC_MoveParent,
/*11422*/               OPC_MoveParent,
/*11423*/               OPC_CheckType, MVT::v2i64,
/*11425*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (xor:v2i64 (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11434*/             0, /*End of Scope*/
                    /*SwitchOpcode*/ 45|128,2/*301*/,  TARGET_VAL(ISD::BUILD_VECTOR),// ->11740
/*11439*/             OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11441*/             OPC_MoveParent,
/*11442*/             OPC_MoveChild, 1,
/*11444*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11447*/             OPC_MoveChild, 0,
/*11449*/             OPC_Scope, 21, /*->11472*/ // 9 children in Scope
/*11451*/               OPC_CheckSame, 0,
/*11453*/               OPC_MoveParent,
/*11454*/               OPC_MoveChild, 1,
/*11456*/               OPC_CheckSame, 1,
/*11458*/               OPC_MoveParent,
/*11459*/               OPC_MoveParent,
/*11460*/               OPC_MoveParent,
/*11461*/               OPC_CheckType, MVT::v16i8,
/*11463*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB))) - Complexity = 16
                        // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11472*/             /*Scope*/ 34, /*->11507*/
/*11473*/               OPC_CheckSame, 1,
/*11475*/               OPC_MoveParent,
/*11476*/               OPC_MoveChild, 1,
/*11478*/               OPC_CheckSame, 0,
/*11480*/               OPC_MoveParent,
/*11481*/               OPC_MoveParent,
/*11482*/               OPC_MoveParent,
/*11483*/               OPC_CheckType, MVT::v16i8,
/*11485*/               OPC_Scope, 9, /*->11496*/ // 2 children in Scope
/*11487*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA))) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11496*/               /*Scope*/ 9, /*->11506*/
/*11497*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB))) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11506*/               0, /*End of Scope*/
/*11507*/             /*Scope*/ 34, /*->11542*/
/*11508*/               OPC_CheckSame, 0,
/*11510*/               OPC_MoveParent,
/*11511*/               OPC_MoveChild, 1,
/*11513*/               OPC_CheckSame, 1,
/*11515*/               OPC_MoveParent,
/*11516*/               OPC_MoveParent,
/*11517*/               OPC_MoveParent,
/*11518*/               OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->11530
/*11521*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA))) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                        /*SwitchType*/ 9,  MVT::v8i16,// ->11541
/*11532*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB))) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                        0, // EndSwitchType
/*11542*/             /*Scope*/ 34, /*->11577*/
/*11543*/               OPC_CheckSame, 1,
/*11545*/               OPC_MoveParent,
/*11546*/               OPC_MoveChild, 1,
/*11548*/               OPC_CheckSame, 0,
/*11550*/               OPC_MoveParent,
/*11551*/               OPC_MoveParent,
/*11552*/               OPC_MoveParent,
/*11553*/               OPC_CheckType, MVT::v8i16,
/*11555*/               OPC_Scope, 9, /*->11566*/ // 2 children in Scope
/*11557*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA))) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11566*/               /*Scope*/ 9, /*->11576*/
/*11567*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB))) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11576*/               0, /*End of Scope*/
/*11577*/             /*Scope*/ 34, /*->11612*/
/*11578*/               OPC_CheckSame, 0,
/*11580*/               OPC_MoveParent,
/*11581*/               OPC_MoveChild, 1,
/*11583*/               OPC_CheckSame, 1,
/*11585*/               OPC_MoveParent,
/*11586*/               OPC_MoveParent,
/*11587*/               OPC_MoveParent,
/*11588*/               OPC_SwitchType /*2 cases */, 9,  MVT::v8i16,// ->11600
/*11591*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA))) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                        /*SwitchType*/ 9,  MVT::v4i32,// ->11611
/*11602*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB))) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                        0, // EndSwitchType
/*11612*/             /*Scope*/ 34, /*->11647*/
/*11613*/               OPC_CheckSame, 1,
/*11615*/               OPC_MoveParent,
/*11616*/               OPC_MoveChild, 1,
/*11618*/               OPC_CheckSame, 0,
/*11620*/               OPC_MoveParent,
/*11621*/               OPC_MoveParent,
/*11622*/               OPC_MoveParent,
/*11623*/               OPC_CheckType, MVT::v4i32,
/*11625*/               OPC_Scope, 9, /*->11636*/ // 2 children in Scope
/*11627*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA))) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11636*/               /*Scope*/ 9, /*->11646*/
/*11637*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB))) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11646*/               0, /*End of Scope*/
/*11647*/             /*Scope*/ 34, /*->11682*/
/*11648*/               OPC_CheckSame, 0,
/*11650*/               OPC_MoveParent,
/*11651*/               OPC_MoveChild, 1,
/*11653*/               OPC_CheckSame, 1,
/*11655*/               OPC_MoveParent,
/*11656*/               OPC_MoveParent,
/*11657*/               OPC_MoveParent,
/*11658*/               OPC_SwitchType /*2 cases */, 9,  MVT::v4i32,// ->11670
/*11661*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA))) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                        /*SwitchType*/ 9,  MVT::v2i64,// ->11681
/*11672*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB))) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                        0, // EndSwitchType
/*11682*/             /*Scope*/ 34, /*->11717*/
/*11683*/               OPC_CheckSame, 1,
/*11685*/               OPC_MoveParent,
/*11686*/               OPC_MoveChild, 1,
/*11688*/               OPC_CheckSame, 0,
/*11690*/               OPC_MoveParent,
/*11691*/               OPC_MoveParent,
/*11692*/               OPC_MoveParent,
/*11693*/               OPC_CheckType, MVT::v2i64,
/*11695*/               OPC_Scope, 9, /*->11706*/ // 2 children in Scope
/*11697*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA))) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11706*/               /*Scope*/ 9, /*->11716*/
/*11707*/                 OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB))) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11716*/               0, /*End of Scope*/
/*11717*/             /*Scope*/ 21, /*->11739*/
/*11718*/               OPC_CheckSame, 0,
/*11720*/               OPC_MoveParent,
/*11721*/               OPC_MoveChild, 1,
/*11723*/               OPC_CheckSame, 1,
/*11725*/               OPC_MoveParent,
/*11726*/               OPC_MoveParent,
/*11727*/               OPC_MoveParent,
/*11728*/               OPC_CheckType, MVT::v2i64,
/*11730*/               OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA))) - Complexity = 16
                        // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11739*/             0, /*End of Scope*/
                    0, // EndSwitchOpcode
/*11741*/         0, /*End of Scope*/
/*11742*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 102|128,4/*614*/,  TARGET_VAL(ISD::XOR),// ->12361
/*11747*/       OPC_MoveChild, 0,
/*11749*/       OPC_SwitchOpcode /*2 cases */, 45|128,2/*301*/,  TARGET_VAL(ISD::OR),// ->12055
/*11754*/         OPC_RecordChild0, // #0 = $rA
/*11755*/         OPC_RecordChild1, // #1 = $rB
/*11756*/         OPC_MoveParent,
/*11757*/         OPC_MoveChild, 1,
/*11759*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*11762*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*11764*/         OPC_MoveParent,
/*11765*/         OPC_MoveParent,
/*11766*/         OPC_MoveChild, 1,
/*11768*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11771*/         OPC_MoveChild, 0,
/*11773*/         OPC_Scope, 20, /*->11795*/ // 9 children in Scope
/*11775*/           OPC_CheckSame, 0,
/*11777*/           OPC_MoveParent,
/*11778*/           OPC_MoveChild, 1,
/*11780*/           OPC_CheckSame, 1,
/*11782*/           OPC_MoveParent,
/*11783*/           OPC_MoveParent,
/*11784*/           OPC_CheckType, MVT::v16i8,
/*11786*/           OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                        1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v16i8 (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 16
                    // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11795*/         /*Scope*/ 33, /*->11829*/
/*11796*/           OPC_CheckSame, 1,
/*11798*/           OPC_MoveParent,
/*11799*/           OPC_MoveChild, 1,
/*11801*/           OPC_CheckSame, 0,
/*11803*/           OPC_MoveParent,
/*11804*/           OPC_MoveParent,
/*11805*/           OPC_CheckType, MVT::v16i8,
/*11807*/           OPC_Scope, 9, /*->11818*/ // 2 children in Scope
/*11809*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11818*/           /*Scope*/ 9, /*->11828*/
/*11819*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (xor:v16i8 (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11828*/           0, /*End of Scope*/
/*11829*/         /*Scope*/ 33, /*->11863*/
/*11830*/           OPC_CheckSame, 0,
/*11832*/           OPC_MoveParent,
/*11833*/           OPC_MoveChild, 1,
/*11835*/           OPC_CheckSame, 1,
/*11837*/           OPC_MoveParent,
/*11838*/           OPC_MoveParent,
/*11839*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->11851
/*11842*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (xor:v16i8 (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->11862
/*11853*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*11863*/         /*Scope*/ 33, /*->11897*/
/*11864*/           OPC_CheckSame, 1,
/*11866*/           OPC_MoveParent,
/*11867*/           OPC_MoveChild, 1,
/*11869*/           OPC_CheckSame, 0,
/*11871*/           OPC_MoveParent,
/*11872*/           OPC_MoveParent,
/*11873*/           OPC_CheckType, MVT::v8i16,
/*11875*/           OPC_Scope, 9, /*->11886*/ // 2 children in Scope
/*11877*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11886*/           /*Scope*/ 9, /*->11896*/
/*11887*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (xor:v8i16 (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11896*/           0, /*End of Scope*/
/*11897*/         /*Scope*/ 33, /*->11931*/
/*11898*/           OPC_CheckSame, 0,
/*11900*/           OPC_MoveParent,
/*11901*/           OPC_MoveChild, 1,
/*11903*/           OPC_CheckSame, 1,
/*11905*/           OPC_MoveParent,
/*11906*/           OPC_MoveParent,
/*11907*/           OPC_SwitchType /*2 cases */, 9,  MVT::v8i16,// ->11919
/*11910*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (xor:v8i16 (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v4i32,// ->11930
/*11921*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                    0, // EndSwitchType
/*11931*/         /*Scope*/ 33, /*->11965*/
/*11932*/           OPC_CheckSame, 1,
/*11934*/           OPC_MoveParent,
/*11935*/           OPC_MoveChild, 1,
/*11937*/           OPC_CheckSame, 0,
/*11939*/           OPC_MoveParent,
/*11940*/           OPC_MoveParent,
/*11941*/           OPC_CheckType, MVT::v4i32,
/*11943*/           OPC_Scope, 9, /*->11954*/ // 2 children in Scope
/*11945*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11954*/           /*Scope*/ 9, /*->11964*/
/*11955*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (xor:v4i32 (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11964*/           0, /*End of Scope*/
/*11965*/         /*Scope*/ 33, /*->11999*/
/*11966*/           OPC_CheckSame, 0,
/*11968*/           OPC_MoveParent,
/*11969*/           OPC_MoveChild, 1,
/*11971*/           OPC_CheckSame, 1,
/*11973*/           OPC_MoveParent,
/*11974*/           OPC_MoveParent,
/*11975*/           OPC_SwitchType /*2 cases */, 9,  MVT::v4i32,// ->11987
/*11978*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (xor:v4i32 (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                    /*SwitchType*/ 9,  MVT::v2i64,// ->11998
/*11989*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                    0, // EndSwitchType
/*11999*/         /*Scope*/ 33, /*->12033*/
/*12000*/           OPC_CheckSame, 1,
/*12002*/           OPC_MoveParent,
/*12003*/           OPC_MoveChild, 1,
/*12005*/           OPC_CheckSame, 0,
/*12007*/           OPC_MoveParent,
/*12008*/           OPC_MoveParent,
/*12009*/           OPC_CheckType, MVT::v2i64,
/*12011*/           OPC_Scope, 9, /*->12022*/ // 2 children in Scope
/*12013*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12022*/           /*Scope*/ 9, /*->12032*/
/*12023*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (xor:v2i64 (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12032*/           0, /*End of Scope*/
/*12033*/         /*Scope*/ 20, /*->12054*/
/*12034*/           OPC_CheckSame, 0,
/*12036*/           OPC_MoveParent,
/*12037*/           OPC_MoveChild, 1,
/*12039*/           OPC_CheckSame, 1,
/*12041*/           OPC_MoveParent,
/*12042*/           OPC_MoveParent,
/*12043*/           OPC_CheckType, MVT::v2i64,
/*12045*/           OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:v2i64 (xor:v2i64 (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 16
                    // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12054*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 45|128,2/*301*/,  TARGET_VAL(ISD::BUILD_VECTOR),// ->12360
/*12059*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12061*/         OPC_MoveParent,
/*12062*/         OPC_MoveChild, 1,
/*12064*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12067*/         OPC_RecordChild0, // #0 = $rA
/*12068*/         OPC_RecordChild1, // #1 = $rB
/*12069*/         OPC_MoveParent,
/*12070*/         OPC_MoveParent,
/*12071*/         OPC_MoveChild, 1,
/*12073*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12076*/         OPC_MoveChild, 0,
/*12078*/         OPC_Scope, 20, /*->12100*/ // 9 children in Scope
/*12080*/           OPC_CheckSame, 0,
/*12082*/           OPC_MoveParent,
/*12083*/           OPC_MoveChild, 1,
/*12085*/           OPC_CheckSame, 1,
/*12087*/           OPC_MoveParent,
/*12088*/           OPC_MoveParent,
/*12089*/           OPC_CheckType, MVT::v16i8,
/*12091*/           OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                        1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 16
                    // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12100*/         /*Scope*/ 33, /*->12134*/
/*12101*/           OPC_CheckSame, 1,
/*12103*/           OPC_MoveParent,
/*12104*/           OPC_MoveChild, 1,
/*12106*/           OPC_CheckSame, 0,
/*12108*/           OPC_MoveParent,
/*12109*/           OPC_MoveParent,
/*12110*/           OPC_CheckType, MVT::v16i8,
/*12112*/           OPC_Scope, 9, /*->12123*/ // 2 children in Scope
/*12114*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12123*/           /*Scope*/ 9, /*->12133*/
/*12124*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12133*/           0, /*End of Scope*/
/*12134*/         /*Scope*/ 33, /*->12168*/
/*12135*/           OPC_CheckSame, 0,
/*12137*/           OPC_MoveParent,
/*12138*/           OPC_MoveChild, 1,
/*12140*/           OPC_CheckSame, 1,
/*12142*/           OPC_MoveParent,
/*12143*/           OPC_MoveParent,
/*12144*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->12156
/*12147*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->12167
/*12158*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*12168*/         /*Scope*/ 33, /*->12202*/
/*12169*/           OPC_CheckSame, 1,
/*12171*/           OPC_MoveParent,
/*12172*/           OPC_MoveChild, 1,
/*12174*/           OPC_CheckSame, 0,
/*12176*/           OPC_MoveParent,
/*12177*/           OPC_MoveParent,
/*12178*/           OPC_CheckType, MVT::v8i16,
/*12180*/           OPC_Scope, 9, /*->12191*/ // 2 children in Scope
/*12182*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12191*/           /*Scope*/ 9, /*->12201*/
/*12192*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12201*/           0, /*End of Scope*/
/*12202*/         /*Scope*/ 33, /*->12236*/
/*12203*/           OPC_CheckSame, 0,
/*12205*/           OPC_MoveParent,
/*12206*/           OPC_MoveChild, 1,
/*12208*/           OPC_CheckSame, 1,
/*12210*/           OPC_MoveParent,
/*12211*/           OPC_MoveParent,
/*12212*/           OPC_SwitchType /*2 cases */, 9,  MVT::v8i16,// ->12224
/*12215*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v4i32,// ->12235
/*12226*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                    0, // EndSwitchType
/*12236*/         /*Scope*/ 33, /*->12270*/
/*12237*/           OPC_CheckSame, 1,
/*12239*/           OPC_MoveParent,
/*12240*/           OPC_MoveChild, 1,
/*12242*/           OPC_CheckSame, 0,
/*12244*/           OPC_MoveParent,
/*12245*/           OPC_MoveParent,
/*12246*/           OPC_CheckType, MVT::v4i32,
/*12248*/           OPC_Scope, 9, /*->12259*/ // 2 children in Scope
/*12250*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12259*/           /*Scope*/ 9, /*->12269*/
/*12260*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12269*/           0, /*End of Scope*/
/*12270*/         /*Scope*/ 33, /*->12304*/
/*12271*/           OPC_CheckSame, 0,
/*12273*/           OPC_MoveParent,
/*12274*/           OPC_MoveChild, 1,
/*12276*/           OPC_CheckSame, 1,
/*12278*/           OPC_MoveParent,
/*12279*/           OPC_MoveParent,
/*12280*/           OPC_SwitchType /*2 cases */, 9,  MVT::v4i32,// ->12292
/*12283*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                    /*SwitchType*/ 9,  MVT::v2i64,// ->12303
/*12294*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                    0, // EndSwitchType
/*12304*/         /*Scope*/ 33, /*->12338*/
/*12305*/           OPC_CheckSame, 1,
/*12307*/           OPC_MoveParent,
/*12308*/           OPC_MoveChild, 1,
/*12310*/           OPC_CheckSame, 0,
/*12312*/           OPC_MoveParent,
/*12313*/           OPC_MoveParent,
/*12314*/           OPC_CheckType, MVT::v2i64,
/*12316*/           OPC_Scope, 9, /*->12327*/ // 2 children in Scope
/*12318*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12327*/           /*Scope*/ 9, /*->12337*/
/*12328*/             OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12337*/           0, /*End of Scope*/
/*12338*/         /*Scope*/ 20, /*->12359*/
/*12339*/           OPC_CheckSame, 0,
/*12341*/           OPC_MoveParent,
/*12342*/           OPC_MoveChild, 1,
/*12344*/           OPC_CheckSame, 1,
/*12346*/           OPC_MoveParent,
/*12347*/           OPC_MoveParent,
/*12348*/           OPC_CheckType, MVT::v2i64,
/*12350*/           OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_2), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 16
                    // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12359*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*12362*/   /*Scope*/ 87, /*->12450*/
/*12363*/     OPC_RecordChild0, // #0 = $rA
/*12364*/     OPC_MoveChild, 1,
/*12366*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12369*/     OPC_Scope, 56, /*->12427*/ // 2 children in Scope
/*12371*/       OPC_RecordChild0, // #1 = $rB
/*12372*/       OPC_MoveChild, 1,
/*12374*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12377*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12379*/       OPC_MoveParent,
/*12380*/       OPC_MoveParent,
/*12381*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->12393
/*12384*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ORCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->12404
/*12395*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ORCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->12415
/*12406*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ORCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->12426
/*12417*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ORCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*12427*/     /*Scope*/ 21, /*->12449*/
/*12428*/       OPC_MoveChild, 0,
/*12430*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12433*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12435*/       OPC_MoveParent,
/*12436*/       OPC_RecordChild1, // #1 = $rB
/*12437*/       OPC_MoveParent,
/*12438*/       OPC_CheckType, MVT::v16i8,
/*12440*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (or:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)) - Complexity = 10
                // Dst: (ORCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12449*/     0, /*End of Scope*/
/*12450*/   /*Scope*/ 53, /*->12504*/
/*12451*/     OPC_MoveChild, 0,
/*12453*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12456*/     OPC_Scope, 22, /*->12480*/ // 2 children in Scope
/*12458*/       OPC_RecordChild0, // #0 = $rB
/*12459*/       OPC_MoveChild, 1,
/*12461*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12464*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12466*/       OPC_MoveParent,
/*12467*/       OPC_MoveParent,
/*12468*/       OPC_RecordChild1, // #1 = $rA
/*12469*/       OPC_CheckType, MVT::v16i8,
/*12471*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (or:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA) - Complexity = 10
                // Dst: (ORCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12480*/     /*Scope*/ 22, /*->12503*/
/*12481*/       OPC_MoveChild, 0,
/*12483*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12486*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12488*/       OPC_MoveParent,
/*12489*/       OPC_RecordChild1, // #0 = $rB
/*12490*/       OPC_MoveParent,
/*12491*/       OPC_RecordChild1, // #1 = $rA
/*12492*/       OPC_CheckType, MVT::v16i8,
/*12494*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), VECREG:v16i8:$rA) - Complexity = 10
                // Dst: (ORCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12503*/     0, /*End of Scope*/
/*12504*/   /*Scope*/ 27, /*->12532*/
/*12505*/     OPC_RecordChild0, // #0 = $rA
/*12506*/     OPC_MoveChild, 1,
/*12508*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12511*/     OPC_MoveChild, 0,
/*12513*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12516*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12518*/     OPC_MoveParent,
/*12519*/     OPC_RecordChild1, // #1 = $rB
/*12520*/     OPC_MoveParent,
/*12521*/     OPC_CheckType, MVT::v8i16,
/*12523*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (or:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)) - Complexity = 10
              // Dst: (ORCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12532*/   /*Scope*/ 53, /*->12586*/
/*12533*/     OPC_MoveChild, 0,
/*12535*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12538*/     OPC_Scope, 22, /*->12562*/ // 2 children in Scope
/*12540*/       OPC_RecordChild0, // #0 = $rB
/*12541*/       OPC_MoveChild, 1,
/*12543*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12546*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12548*/       OPC_MoveParent,
/*12549*/       OPC_MoveParent,
/*12550*/       OPC_RecordChild1, // #1 = $rA
/*12551*/       OPC_CheckType, MVT::v8i16,
/*12553*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                // Src: (or:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA) - Complexity = 10
                // Dst: (ORCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12562*/     /*Scope*/ 22, /*->12585*/
/*12563*/       OPC_MoveChild, 0,
/*12565*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12568*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12570*/       OPC_MoveParent,
/*12571*/       OPC_RecordChild1, // #0 = $rB
/*12572*/       OPC_MoveParent,
/*12573*/       OPC_RecordChild1, // #1 = $rA
/*12574*/       OPC_CheckType, MVT::v8i16,
/*12576*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), VECREG:v8i16:$rA) - Complexity = 10
                // Dst: (ORCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12585*/     0, /*End of Scope*/
/*12586*/   /*Scope*/ 27, /*->12614*/
/*12587*/     OPC_RecordChild0, // #0 = $rA
/*12588*/     OPC_MoveChild, 1,
/*12590*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12593*/     OPC_MoveChild, 0,
/*12595*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12598*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12600*/     OPC_MoveParent,
/*12601*/     OPC_RecordChild1, // #1 = $rB
/*12602*/     OPC_MoveParent,
/*12603*/     OPC_CheckType, MVT::v4i32,
/*12605*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (or:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)) - Complexity = 10
              // Dst: (ORCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12614*/   /*Scope*/ 53, /*->12668*/
/*12615*/     OPC_MoveChild, 0,
/*12617*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12620*/     OPC_Scope, 22, /*->12644*/ // 2 children in Scope
/*12622*/       OPC_RecordChild0, // #0 = $rB
/*12623*/       OPC_MoveChild, 1,
/*12625*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12628*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12630*/       OPC_MoveParent,
/*12631*/       OPC_MoveParent,
/*12632*/       OPC_RecordChild1, // #1 = $rA
/*12633*/       OPC_CheckType, MVT::v4i32,
/*12635*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (or:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA) - Complexity = 10
                // Dst: (ORCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12644*/     /*Scope*/ 22, /*->12667*/
/*12645*/       OPC_MoveChild, 0,
/*12647*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12650*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12652*/       OPC_MoveParent,
/*12653*/       OPC_RecordChild1, // #0 = $rB
/*12654*/       OPC_MoveParent,
/*12655*/       OPC_RecordChild1, // #1 = $rA
/*12656*/       OPC_CheckType, MVT::v4i32,
/*12658*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), VECREG:v4i32:$rA) - Complexity = 10
                // Dst: (ORCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12667*/     0, /*End of Scope*/
/*12668*/   /*Scope*/ 27, /*->12696*/
/*12669*/     OPC_RecordChild0, // #0 = $rA
/*12670*/     OPC_MoveChild, 1,
/*12672*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12675*/     OPC_MoveChild, 0,
/*12677*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12680*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12682*/     OPC_MoveParent,
/*12683*/     OPC_RecordChild1, // #1 = $rB
/*12684*/     OPC_MoveParent,
/*12685*/     OPC_CheckType, MVT::v2i64,
/*12687*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (or:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)) - Complexity = 10
              // Dst: (ORCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12696*/   /*Scope*/ 53, /*->12750*/
/*12697*/     OPC_MoveChild, 0,
/*12699*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12702*/     OPC_Scope, 22, /*->12726*/ // 2 children in Scope
/*12704*/       OPC_RecordChild0, // #0 = $rB
/*12705*/       OPC_MoveChild, 1,
/*12707*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12710*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12712*/       OPC_MoveParent,
/*12713*/       OPC_MoveParent,
/*12714*/       OPC_RecordChild1, // #1 = $rA
/*12715*/       OPC_CheckType, MVT::v2i64,
/*12717*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (or:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rA) - Complexity = 10
                // Dst: (ORCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12726*/     /*Scope*/ 22, /*->12749*/
/*12727*/       OPC_MoveChild, 0,
/*12729*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12732*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*12734*/       OPC_MoveParent,
/*12735*/       OPC_RecordChild1, // #0 = $rB
/*12736*/       OPC_MoveParent,
/*12737*/       OPC_RecordChild1, // #1 = $rA
/*12738*/       OPC_CheckType, MVT::v2i64,
/*12740*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORCv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), VECREG:v2i64:$rA) - Complexity = 10
                // Dst: (ORCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12749*/     0, /*End of Scope*/
/*12750*/   /*Scope*/ 106|128,1/*234*/, /*->12986*/
/*12752*/     OPC_RecordChild0, // #0 = $rA
/*12753*/     OPC_Scope, 62, /*->12817*/ // 3 children in Scope
/*12755*/       OPC_RecordChild1, // #1 = $val
/*12756*/       OPC_MoveChild, 1,
/*12758*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12761*/       OPC_Scope, 17, /*->12780*/ // 3 children in Scope
/*12763*/         OPC_CheckPredicate, 5, // Predicate_v16i8U8Imm
/*12765*/         OPC_MoveParent,
/*12766*/         OPC_CheckType, MVT::v16i8,
/*12768*/         OPC_EmitNodeXForm, 0, 1, // v16i8U8Imm_xform
/*12771*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (or:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ORBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*12780*/       /*Scope*/ 17, /*->12798*/
/*12781*/         OPC_CheckPredicate, 6, // Predicate_v8i16Uns10Imm
/*12783*/         OPC_MoveParent,
/*12784*/         OPC_CheckType, MVT::v8i16,
/*12786*/         OPC_EmitNodeXForm, 1, 1, // v8i16Uns10Imm_xform
/*12789*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (or:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16Uns10Imm>><<X:v8i16Uns10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ORHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16Uns10Imm_xform:i16 (build_vector:v8i16):$val))
/*12798*/       /*Scope*/ 17, /*->12816*/
/*12799*/         OPC_CheckPredicate, 7, // Predicate_v4i32Uns10Imm
/*12801*/         OPC_MoveParent,
/*12802*/         OPC_CheckType, MVT::v4i32,
/*12804*/         OPC_EmitNodeXForm, 2, 1, // v4i32Uns10Imm_xform
/*12807*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (or:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32Uns10Imm>><<X:v4i32Uns10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ORIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32Uns10Imm_xform:i16 (build_vector:v4i32):$val))
/*12816*/       0, /*End of Scope*/
/*12817*/     /*Scope*/ 64, /*->12882*/
/*12818*/       OPC_MoveChild, 0,
/*12820*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*12823*/       OPC_Scope, 18, /*->12843*/ // 3 children in Scope
/*12825*/         OPC_CheckPredicate, 5, // Predicate_v16i8U8Imm
/*12827*/         OPC_MoveParent,
/*12828*/         OPC_RecordChild1, // #1 = $rA
/*12829*/         OPC_CheckType, MVT::v16i8,
/*12831*/         OPC_EmitNodeXForm, 0, 0, // v16i8U8Imm_xform
/*12834*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                  // Src: (or:v16i8 (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val, VECREG:v16i8:$rA) - Complexity = 7
                  // Dst: (ORBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*12843*/       /*Scope*/ 18, /*->12862*/
/*12844*/         OPC_CheckPredicate, 6, // Predicate_v8i16Uns10Imm
/*12846*/         OPC_MoveParent,
/*12847*/         OPC_RecordChild1, // #1 = $rA
/*12848*/         OPC_CheckType, MVT::v8i16,
/*12850*/         OPC_EmitNodeXForm, 1, 0, // v8i16Uns10Imm_xform
/*12853*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (or:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16Uns10Imm>><<X:v8i16Uns10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (ORHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16Uns10Imm_xform:i16 (build_vector:v8i16):$val))
/*12862*/       /*Scope*/ 18, /*->12881*/
/*12863*/         OPC_CheckPredicate, 7, // Predicate_v4i32Uns10Imm
/*12865*/         OPC_MoveParent,
/*12866*/         OPC_RecordChild1, // #1 = $rA
/*12867*/         OPC_CheckType, MVT::v4i32,
/*12869*/         OPC_EmitNodeXForm, 2, 0, // v4i32Uns10Imm_xform
/*12872*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (or:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32Uns10Imm>><<X:v4i32Uns10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (ORIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32Uns10Imm_xform:i16 (build_vector:v4i32):$val))
/*12881*/       0, /*End of Scope*/
/*12882*/     /*Scope*/ 102, /*->12985*/
/*12883*/       OPC_RecordChild1, // #1 = $rB
/*12884*/       OPC_SwitchType /*9 cases */, 9,  MVT::i128,// ->12896
/*12887*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i128 GPRC:i128:$rA, GPRC:i128:$rB) - Complexity = 3
                  // Dst: (ORr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->12907
/*12898*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 R64C:i64:$rA, R64C:i64:$rB) - Complexity = 3
                  // Dst: (ORr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->12918
/*12909*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (ORr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->12929
/*12920*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (ORr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->12940
/*12931*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i8 R8C:i8:$rA, R8C:i8:$rB) - Complexity = 3
                  // Dst: (ORr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                /*SwitchType*/ 9,  MVT::v16i8,// ->12951
/*12942*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (ORv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->12962
/*12953*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (ORv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->12973
/*12964*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (ORv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->12984
/*12975*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB) - Complexity = 3
                  // Dst: (ORv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*12985*/     0, /*End of Scope*/
/*12986*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62|128,1/*190*/,  TARGET_VAL(SPUISD::IndirectAddr),// ->13181
/*12991*/   OPC_MoveChild, 0,
/*12993*/   OPC_CheckOpcode, TARGET_VAL(SPUISD::Hi),
/*12996*/   OPC_RecordChild0, // #0 = $in
/*12997*/   OPC_MoveChild, 0,
/*12999*/   OPC_SwitchOpcode /*4 cases */, 42,  TARGET_VAL(ISD::TargetGlobalAddress),// ->13045
/*13003*/     OPC_MoveParent,
/*13004*/     OPC_MoveChild, 1,
/*13006*/     OPC_CheckInteger, 0, 
/*13008*/     OPC_MoveParent,
/*13009*/     OPC_MoveParent,
/*13010*/     OPC_MoveChild, 1,
/*13012*/     OPC_CheckOpcode, TARGET_VAL(SPUISD::Lo),
/*13015*/     OPC_MoveChild, 0,
/*13017*/     OPC_CheckSame, 0,
/*13019*/     OPC_MoveParent,
/*13020*/     OPC_MoveChild, 1,
/*13022*/     OPC_CheckInteger, 0, 
/*13024*/     OPC_MoveParent,
/*13025*/     OPC_MoveParent,
/*13026*/     OPC_CheckType, MVT::i32,
/*13028*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13036*/     OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (SPUindirect:i32 (SPUhi:i32 (tglobaladdr:i32):$in, 0:i32), (SPUlo:i32 (tglobaladdr:i32):$in, 0:i32)) - Complexity = 25
              // Dst: (IOHLlo:i32 (ILHUhi:i32 (tglobaladdr:i32):$in), (tglobaladdr:i32):$in)
            /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetExternalSymbol),// ->13090
/*13048*/     OPC_MoveParent,
/*13049*/     OPC_MoveChild, 1,
/*13051*/     OPC_CheckInteger, 0, 
/*13053*/     OPC_MoveParent,
/*13054*/     OPC_MoveParent,
/*13055*/     OPC_MoveChild, 1,
/*13057*/     OPC_CheckOpcode, TARGET_VAL(SPUISD::Lo),
/*13060*/     OPC_MoveChild, 0,
/*13062*/     OPC_CheckSame, 0,
/*13064*/     OPC_MoveParent,
/*13065*/     OPC_MoveChild, 1,
/*13067*/     OPC_CheckInteger, 0, 
/*13069*/     OPC_MoveParent,
/*13070*/     OPC_MoveParent,
/*13071*/     OPC_CheckType, MVT::i32,
/*13073*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13081*/     OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (SPUindirect:i32 (SPUhi:i32 (texternalsym:i32):$in, 0:i32), (SPUlo:i32 (texternalsym:i32):$in, 0:i32)) - Complexity = 25
              // Dst: (IOHLlo:i32 (ILHUhi:i32 (texternalsym:i32):$in), (texternalsym:i32):$in)
            /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetJumpTable),// ->13135
/*13093*/     OPC_MoveParent,
/*13094*/     OPC_MoveChild, 1,
/*13096*/     OPC_CheckInteger, 0, 
/*13098*/     OPC_MoveParent,
/*13099*/     OPC_MoveParent,
/*13100*/     OPC_MoveChild, 1,
/*13102*/     OPC_CheckOpcode, TARGET_VAL(SPUISD::Lo),
/*13105*/     OPC_MoveChild, 0,
/*13107*/     OPC_CheckSame, 0,
/*13109*/     OPC_MoveParent,
/*13110*/     OPC_MoveChild, 1,
/*13112*/     OPC_CheckInteger, 0, 
/*13114*/     OPC_MoveParent,
/*13115*/     OPC_MoveParent,
/*13116*/     OPC_CheckType, MVT::i32,
/*13118*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13126*/     OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (SPUindirect:i32 (SPUhi:i32 (tjumptable:i32):$in, 0:i32), (SPUlo:i32 (tjumptable:i32):$in, 0:i32)) - Complexity = 25
              // Dst: (IOHLlo:i32 (ILHUhi:i32 (tjumptable:i32):$in), (tjumptable:i32):$in)
            /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetConstantPool),// ->13180
/*13138*/     OPC_MoveParent,
/*13139*/     OPC_MoveChild, 1,
/*13141*/     OPC_CheckInteger, 0, 
/*13143*/     OPC_MoveParent,
/*13144*/     OPC_MoveParent,
/*13145*/     OPC_MoveChild, 1,
/*13147*/     OPC_CheckOpcode, TARGET_VAL(SPUISD::Lo),
/*13150*/     OPC_MoveChild, 0,
/*13152*/     OPC_CheckSame, 0,
/*13154*/     OPC_MoveParent,
/*13155*/     OPC_MoveChild, 1,
/*13157*/     OPC_CheckInteger, 0, 
/*13159*/     OPC_MoveParent,
/*13160*/     OPC_MoveParent,
/*13161*/     OPC_CheckType, MVT::i32,
/*13163*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13171*/     OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (SPUindirect:i32 (SPUhi:i32 (tconstpool:i32):$in, 0:i32), (SPUlo:i32 (tconstpool:i32):$in, 0:i32)) - Complexity = 25
              // Dst: (IOHLlo:i32 (ILHUhi:i32 (tconstpool:i32):$in), (tconstpool:i32):$in)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 86|128,6/*854*/,  TARGET_VAL(ISD::ADD),// ->14039
/*13185*/   OPC_Scope, 71|128,3/*455*/, /*->13643*/ // 6 children in Scope
/*13188*/     OPC_MoveChild, 0,
/*13190*/     OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(SPUISD::Hi),// ->13380
/*13195*/       OPC_RecordChild0, // #0 = $in
/*13196*/       OPC_MoveChild, 0,
/*13198*/       OPC_SwitchOpcode /*4 cases */, 42,  TARGET_VAL(ISD::TargetGlobalAddress),// ->13244
/*13202*/         OPC_MoveParent,
/*13203*/         OPC_MoveChild, 1,
/*13205*/         OPC_CheckInteger, 0, 
/*13207*/         OPC_MoveParent,
/*13208*/         OPC_MoveParent,
/*13209*/         OPC_MoveChild, 1,
/*13211*/         OPC_CheckOpcode, TARGET_VAL(SPUISD::Lo),
/*13214*/         OPC_MoveChild, 0,
/*13216*/         OPC_CheckSame, 0,
/*13218*/         OPC_MoveParent,
/*13219*/         OPC_MoveChild, 1,
/*13221*/         OPC_CheckInteger, 0, 
/*13223*/         OPC_MoveParent,
/*13224*/         OPC_MoveParent,
/*13225*/         OPC_CheckType, MVT::i32,
/*13227*/         OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13235*/         OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUhi:i32 (tglobaladdr:i32):$in, 0:i32), (SPUlo:i32 (tglobaladdr:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tglobaladdr:i32):$in), (tglobaladdr:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetExternalSymbol),// ->13289
/*13247*/         OPC_MoveParent,
/*13248*/         OPC_MoveChild, 1,
/*13250*/         OPC_CheckInteger, 0, 
/*13252*/         OPC_MoveParent,
/*13253*/         OPC_MoveParent,
/*13254*/         OPC_MoveChild, 1,
/*13256*/         OPC_CheckOpcode, TARGET_VAL(SPUISD::Lo),
/*13259*/         OPC_MoveChild, 0,
/*13261*/         OPC_CheckSame, 0,
/*13263*/         OPC_MoveParent,
/*13264*/         OPC_MoveChild, 1,
/*13266*/         OPC_CheckInteger, 0, 
/*13268*/         OPC_MoveParent,
/*13269*/         OPC_MoveParent,
/*13270*/         OPC_CheckType, MVT::i32,
/*13272*/         OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13280*/         OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUhi:i32 (texternalsym:i32):$in, 0:i32), (SPUlo:i32 (texternalsym:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (texternalsym:i32):$in), (texternalsym:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetJumpTable),// ->13334
/*13292*/         OPC_MoveParent,
/*13293*/         OPC_MoveChild, 1,
/*13295*/         OPC_CheckInteger, 0, 
/*13297*/         OPC_MoveParent,
/*13298*/         OPC_MoveParent,
/*13299*/         OPC_MoveChild, 1,
/*13301*/         OPC_CheckOpcode, TARGET_VAL(SPUISD::Lo),
/*13304*/         OPC_MoveChild, 0,
/*13306*/         OPC_CheckSame, 0,
/*13308*/         OPC_MoveParent,
/*13309*/         OPC_MoveChild, 1,
/*13311*/         OPC_CheckInteger, 0, 
/*13313*/         OPC_MoveParent,
/*13314*/         OPC_MoveParent,
/*13315*/         OPC_CheckType, MVT::i32,
/*13317*/         OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13325*/         OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUhi:i32 (tjumptable:i32):$in, 0:i32), (SPUlo:i32 (tjumptable:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tjumptable:i32):$in), (tjumptable:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetConstantPool),// ->13379
/*13337*/         OPC_MoveParent,
/*13338*/         OPC_MoveChild, 1,
/*13340*/         OPC_CheckInteger, 0, 
/*13342*/         OPC_MoveParent,
/*13343*/         OPC_MoveParent,
/*13344*/         OPC_MoveChild, 1,
/*13346*/         OPC_CheckOpcode, TARGET_VAL(SPUISD::Lo),
/*13349*/         OPC_MoveChild, 0,
/*13351*/         OPC_CheckSame, 0,
/*13353*/         OPC_MoveParent,
/*13354*/         OPC_MoveChild, 1,
/*13356*/         OPC_CheckInteger, 0, 
/*13358*/         OPC_MoveParent,
/*13359*/         OPC_MoveParent,
/*13360*/         OPC_CheckType, MVT::i32,
/*13362*/         OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13370*/         OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUhi:i32 (tconstpool:i32):$in, 0:i32), (SPUlo:i32 (tconstpool:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tconstpool:i32):$in), (tconstpool:i32):$in)
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 57|128,1/*185*/,  TARGET_VAL(SPUISD::Lo),// ->13569
/*13384*/       OPC_RecordChild0, // #0 = $in
/*13385*/       OPC_MoveChild, 0,
/*13387*/       OPC_SwitchOpcode /*4 cases */, 42,  TARGET_VAL(ISD::TargetGlobalAddress),// ->13433
/*13391*/         OPC_MoveParent,
/*13392*/         OPC_MoveChild, 1,
/*13394*/         OPC_CheckInteger, 0, 
/*13396*/         OPC_MoveParent,
/*13397*/         OPC_MoveParent,
/*13398*/         OPC_MoveChild, 1,
/*13400*/         OPC_CheckOpcode, TARGET_VAL(SPUISD::Hi),
/*13403*/         OPC_MoveChild, 0,
/*13405*/         OPC_CheckSame, 0,
/*13407*/         OPC_MoveParent,
/*13408*/         OPC_MoveChild, 1,
/*13410*/         OPC_CheckInteger, 0, 
/*13412*/         OPC_MoveParent,
/*13413*/         OPC_MoveParent,
/*13414*/         OPC_CheckType, MVT::i32,
/*13416*/         OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13424*/         OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUlo:i32 (tglobaladdr:i32):$in, 0:i32), (SPUhi:i32 (tglobaladdr:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tglobaladdr:i32):$in), (tglobaladdr:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetExternalSymbol),// ->13478
/*13436*/         OPC_MoveParent,
/*13437*/         OPC_MoveChild, 1,
/*13439*/         OPC_CheckInteger, 0, 
/*13441*/         OPC_MoveParent,
/*13442*/         OPC_MoveParent,
/*13443*/         OPC_MoveChild, 1,
/*13445*/         OPC_CheckOpcode, TARGET_VAL(SPUISD::Hi),
/*13448*/         OPC_MoveChild, 0,
/*13450*/         OPC_CheckSame, 0,
/*13452*/         OPC_MoveParent,
/*13453*/         OPC_MoveChild, 1,
/*13455*/         OPC_CheckInteger, 0, 
/*13457*/         OPC_MoveParent,
/*13458*/         OPC_MoveParent,
/*13459*/         OPC_CheckType, MVT::i32,
/*13461*/         OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13469*/         OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUlo:i32 (texternalsym:i32):$in, 0:i32), (SPUhi:i32 (texternalsym:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (texternalsym:i32):$in), (texternalsym:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetJumpTable),// ->13523
/*13481*/         OPC_MoveParent,
/*13482*/         OPC_MoveChild, 1,
/*13484*/         OPC_CheckInteger, 0, 
/*13486*/         OPC_MoveParent,
/*13487*/         OPC_MoveParent,
/*13488*/         OPC_MoveChild, 1,
/*13490*/         OPC_CheckOpcode, TARGET_VAL(SPUISD::Hi),
/*13493*/         OPC_MoveChild, 0,
/*13495*/         OPC_CheckSame, 0,
/*13497*/         OPC_MoveParent,
/*13498*/         OPC_MoveChild, 1,
/*13500*/         OPC_CheckInteger, 0, 
/*13502*/         OPC_MoveParent,
/*13503*/         OPC_MoveParent,
/*13504*/         OPC_CheckType, MVT::i32,
/*13506*/         OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13514*/         OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUlo:i32 (tjumptable:i32):$in, 0:i32), (SPUhi:i32 (tjumptable:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tjumptable:i32):$in), (tjumptable:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_VAL(ISD::TargetConstantPool),// ->13568
/*13526*/         OPC_MoveParent,
/*13527*/         OPC_MoveChild, 1,
/*13529*/         OPC_CheckInteger, 0, 
/*13531*/         OPC_MoveParent,
/*13532*/         OPC_MoveParent,
/*13533*/         OPC_MoveChild, 1,
/*13535*/         OPC_CheckOpcode, TARGET_VAL(SPUISD::Hi),
/*13538*/         OPC_MoveChild, 0,
/*13540*/         OPC_CheckSame, 0,
/*13542*/         OPC_MoveParent,
/*13543*/         OPC_MoveChild, 1,
/*13545*/         OPC_CheckInteger, 0, 
/*13547*/         OPC_MoveParent,
/*13548*/         OPC_MoveParent,
/*13549*/         OPC_CheckType, MVT::i32,
/*13551*/         OPC_EmitNode, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13559*/         OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUlo:i32 (tconstpool:i32):$in, 0:i32), (SPUhi:i32 (tconstpool:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tconstpool:i32):$in), (tconstpool:i32):$in)
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 70,  TARGET_VAL(ISD::MUL),// ->13642
/*13572*/       OPC_MoveChild, 0,
/*13574*/       OPC_SwitchOpcode /*2 cases */, 27,  TARGET_VAL(ISD::SIGN_EXTEND),// ->13605
/*13578*/         OPC_RecordChild0, // #0 = $rA
/*13579*/         OPC_CheckChild0Type, MVT::i16,
/*13581*/         OPC_MoveParent,
/*13582*/         OPC_MoveChild, 1,
/*13584*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*13587*/         OPC_RecordChild0, // #1 = $rB
/*13588*/         OPC_CheckChild0Type, MVT::i16,
/*13590*/         OPC_MoveParent,
/*13591*/         OPC_MoveParent,
/*13592*/         OPC_RecordChild1, // #2 = $rC
/*13593*/         OPC_CheckType, MVT::i32,
/*13595*/         OPC_MorphNodeTo, TARGET_VAL(SPU::MPYAr32_sext), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (add:i32 (mul:i32 (sext:i32 R16C:i16:$rA), (sext:i32 R16C:i16:$rB)), R32C:i32:$rC) - Complexity = 12
                  // Dst: (MPYAr32_sext:i32 R16C:i16:$rA, R16C:i16:$rB, R32C:i32:$rC)
                /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->13641
/*13608*/         OPC_RecordChild0, // #0 = $rA
/*13609*/         OPC_MoveChild, 1,
/*13611*/         OPC_CheckValueType, MVT::i16,
/*13613*/         OPC_MoveParent,
/*13614*/         OPC_MoveParent,
/*13615*/         OPC_MoveChild, 1,
/*13617*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*13620*/         OPC_RecordChild0, // #1 = $rB
/*13621*/         OPC_MoveChild, 1,
/*13623*/         OPC_CheckValueType, MVT::i16,
/*13625*/         OPC_MoveParent,
/*13626*/         OPC_MoveParent,
/*13627*/         OPC_MoveParent,
/*13628*/         OPC_RecordChild1, // #2 = $rC
/*13629*/         OPC_CheckType, MVT::i32,
/*13631*/         OPC_MorphNodeTo, TARGET_VAL(SPU::MPYAr32_sextinreg), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 R32C:i32:$rA, i16:Other), (sext_inreg:i32 R32C:i32:$rB, i16:Other)), R32C:i32:$rC) - Complexity = 12
                  // Dst: (MPYAr32_sextinreg:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*13643*/   /*Scope*/ 74, /*->13718*/
/*13644*/     OPC_RecordChild0, // #0 = $rC
/*13645*/     OPC_MoveChild, 1,
/*13647*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13650*/     OPC_MoveChild, 0,
/*13652*/     OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::SIGN_EXTEND),// ->13682
/*13656*/       OPC_RecordChild0, // #1 = $rA
/*13657*/       OPC_CheckChild0Type, MVT::i16,
/*13659*/       OPC_MoveParent,
/*13660*/       OPC_MoveChild, 1,
/*13662*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*13665*/       OPC_RecordChild0, // #2 = $rB
/*13666*/       OPC_CheckChild0Type, MVT::i16,
/*13668*/       OPC_MoveParent,
/*13669*/       OPC_MoveParent,
/*13670*/       OPC_CheckType, MVT::i32,
/*13672*/       OPC_MorphNodeTo, TARGET_VAL(SPU::MPYAr32_sext), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 R32C:i32:$rC, (mul:i32 (sext:i32 R16C:i16:$rA), (sext:i32 R16C:i16:$rB))) - Complexity = 12
                // Dst: (MPYAr32_sext:i32 R16C:i16:$rA, R16C:i16:$rB, R32C:i32:$rC)
              /*SwitchOpcode*/ 32,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->13717
/*13685*/       OPC_RecordChild0, // #1 = $rA
/*13686*/       OPC_MoveChild, 1,
/*13688*/       OPC_CheckValueType, MVT::i16,
/*13690*/       OPC_MoveParent,
/*13691*/       OPC_MoveParent,
/*13692*/       OPC_MoveChild, 1,
/*13694*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*13697*/       OPC_RecordChild0, // #2 = $rB
/*13698*/       OPC_MoveChild, 1,
/*13700*/       OPC_CheckValueType, MVT::i16,
/*13702*/       OPC_MoveParent,
/*13703*/       OPC_MoveParent,
/*13704*/       OPC_MoveParent,
/*13705*/       OPC_CheckType, MVT::i32,
/*13707*/       OPC_MorphNodeTo, TARGET_VAL(SPU::MPYAr32_sextinreg), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 R32C:i32:$rC, (mul:i32 (sext_inreg:i32 R32C:i32:$rA, i16:Other), (sext_inreg:i32 R32C:i32:$rB, i16:Other))) - Complexity = 12
                // Dst: (MPYAr32_sextinreg:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
              0, // EndSwitchOpcode
/*13718*/   /*Scope*/ 29, /*->13748*/
/*13719*/     OPC_MoveChild, 0,
/*13721*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*13724*/     OPC_MoveChild, 0,
/*13726*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13729*/     OPC_RecordChild0, // #0 = $rA
/*13730*/     OPC_RecordChild1, // #1 = $rB
/*13731*/     OPC_CheckType, MVT::i16,
/*13733*/     OPC_MoveParent,
/*13734*/     OPC_MoveParent,
/*13735*/     OPC_RecordChild1, // #2 = $rC
/*13736*/     OPC_CheckType, MVT::i32,
/*13738*/     OPC_MorphNodeTo, TARGET_VAL(SPU::MPYAr32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (add:i32 (sext:i32 (mul:i16 R16C:i16:$rA, R16C:i16:$rB)), R32C:i32:$rC) - Complexity = 9
              // Dst: (MPYAr32:i32 R16C:i16:$rA, R16C:i16:$rB, R32C:i32:$rC)
/*13748*/   /*Scope*/ 75, /*->13824*/
/*13749*/     OPC_RecordChild0, // #0 = $rC
/*13750*/     OPC_Scope, 28, /*->13780*/ // 2 children in Scope
/*13752*/       OPC_MoveChild, 1,
/*13754*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*13757*/       OPC_MoveChild, 0,
/*13759*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13762*/       OPC_RecordChild0, // #1 = $rA
/*13763*/       OPC_RecordChild1, // #2 = $rB
/*13764*/       OPC_CheckType, MVT::i16,
/*13766*/       OPC_MoveParent,
/*13767*/       OPC_MoveParent,
/*13768*/       OPC_CheckType, MVT::i32,
/*13770*/       OPC_MorphNodeTo, TARGET_VAL(SPU::MPYAr32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 R32C:i32:$rC, (sext:i32 (mul:i16 R16C:i16:$rA, R16C:i16:$rB))) - Complexity = 9
                // Dst: (MPYAr32:i32 R16C:i16:$rA, R16C:i16:$rB, R32C:i32:$rC)
/*13780*/     /*Scope*/ 42, /*->13823*/
/*13781*/       OPC_RecordChild1, // #1 = $val
/*13782*/       OPC_MoveChild, 1,
/*13784*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13787*/       OPC_Scope, 16, /*->13805*/ // 2 children in Scope
/*13789*/         OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*13791*/         OPC_MoveParent,
/*13792*/         OPC_CheckType, MVT::i16,
/*13794*/         OPC_EmitConvertToTarget, 1,
/*13796*/         OPC_MorphNodeTo, TARGET_VAL(SPU::AHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (AHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*13805*/       /*Scope*/ 16, /*->13822*/
/*13806*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*13808*/         OPC_MoveParent,
/*13809*/         OPC_CheckType, MVT::i32,
/*13811*/         OPC_EmitConvertToTarget, 1,
/*13813*/         OPC_MorphNodeTo, TARGET_VAL(SPU::AIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (AIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*13822*/       0, /*End of Scope*/
/*13823*/     0, /*End of Scope*/
/*13824*/   /*Scope*/ 29, /*->13854*/
/*13825*/     OPC_MoveChild, 0,
/*13827*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13830*/     OPC_MoveChild, 0,
/*13832*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13835*/     OPC_RecordChild0, // #0 = $rA
/*13836*/     OPC_RecordChild1, // #1 = $rB
/*13837*/     OPC_CheckType, MVT::v8i16,
/*13839*/     OPC_MoveParent,
/*13840*/     OPC_MoveParent,
/*13841*/     OPC_RecordChild1, // #2 = $rC
/*13842*/     OPC_CheckType, MVT::v4i32,
/*13844*/     OPC_MorphNodeTo, TARGET_VAL(SPU::MPYAv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (add:v4i32 (bitconvert:v4i32 (mul:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)), VECREG:v4i32:$rC) - Complexity = 9
              // Dst: (MPYAv4i32:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v4i32:$rC)
/*13854*/   /*Scope*/ 54|128,1/*182*/, /*->14038*/
/*13856*/     OPC_RecordChild0, // #0 = $rC
/*13857*/     OPC_Scope, 28, /*->13887*/ // 4 children in Scope
/*13859*/       OPC_MoveChild, 1,
/*13861*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13864*/       OPC_MoveChild, 0,
/*13866*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13869*/       OPC_RecordChild0, // #1 = $rA
/*13870*/       OPC_RecordChild1, // #2 = $rB
/*13871*/       OPC_CheckType, MVT::v8i16,
/*13873*/       OPC_MoveParent,
/*13874*/       OPC_MoveParent,
/*13875*/       OPC_CheckType, MVT::v4i32,
/*13877*/       OPC_MorphNodeTo, TARGET_VAL(SPU::MPYAv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:v4i32 VECREG:v4i32:$rC, (bitconvert:v4i32 (mul:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB))) - Complexity = 9
                // Dst: (MPYAv4i32:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v4i32:$rC)
/*13887*/     /*Scope*/ 44, /*->13932*/
/*13888*/       OPC_RecordChild1, // #1 = $val
/*13889*/       OPC_MoveChild, 1,
/*13891*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*13894*/       OPC_Scope, 17, /*->13913*/ // 2 children in Scope
/*13896*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*13898*/         OPC_MoveParent,
/*13899*/         OPC_CheckType, MVT::v8i16,
/*13901*/         OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*13904*/         OPC_MorphNodeTo, TARGET_VAL(SPU::AHIvec), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (add:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (AHIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*13913*/       /*Scope*/ 17, /*->13931*/
/*13914*/         OPC_CheckPredicate, 9, // Predicate_v4i32SExt10Imm
/*13916*/         OPC_MoveParent,
/*13917*/         OPC_CheckType, MVT::v4i32,
/*13919*/         OPC_EmitNodeXForm, 4, 1, // v4i32SExt10Imm_xform
/*13922*/         OPC_MorphNodeTo, TARGET_VAL(SPU::AIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (AIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*13931*/       0, /*End of Scope*/
/*13932*/     /*Scope*/ 45, /*->13978*/
/*13933*/       OPC_MoveChild, 0,
/*13935*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*13938*/       OPC_Scope, 18, /*->13958*/ // 2 children in Scope
/*13940*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*13942*/         OPC_MoveParent,
/*13943*/         OPC_RecordChild1, // #1 = $rA
/*13944*/         OPC_CheckType, MVT::v8i16,
/*13946*/         OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*13949*/         OPC_MorphNodeTo, TARGET_VAL(SPU::AHIvec), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (add:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (AHIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*13958*/       /*Scope*/ 18, /*->13977*/
/*13959*/         OPC_CheckPredicate, 9, // Predicate_v4i32SExt10Imm
/*13961*/         OPC_MoveParent,
/*13962*/         OPC_RecordChild1, // #1 = $rA
/*13963*/         OPC_CheckType, MVT::v4i32,
/*13965*/         OPC_EmitNodeXForm, 4, 0, // v4i32SExt10Imm_xform
/*13968*/         OPC_MorphNodeTo, TARGET_VAL(SPU::AIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (add:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (AIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*13977*/       0, /*End of Scope*/
/*13978*/     /*Scope*/ 58, /*->14037*/
/*13979*/       OPC_RecordChild1, // #1 = $rB
/*13980*/       OPC_SwitchType /*5 cases */, 9,  MVT::i16,// ->13992
/*13983*/         OPC_MorphNodeTo, TARGET_VAL(SPU::AHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (AHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->14003
/*13994*/         OPC_MorphNodeTo, TARGET_VAL(SPU::Ar32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (Ar32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->14014
/*14005*/         OPC_MorphNodeTo, TARGET_VAL(SPU::AHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (add:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (AHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->14025
/*14016*/         OPC_MorphNodeTo, TARGET_VAL(SPU::Av4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (Av4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v16i8,// ->14036
/*14027*/         OPC_MorphNodeTo, TARGET_VAL(SPU::Av16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (add:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (Av16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                0, // EndSwitchType
/*14037*/     0, /*End of Scope*/
/*14038*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,4/*607*/,  TARGET_VAL(ISD::LOAD),// ->14650
/*14043*/   OPC_RecordMemRef,
/*14044*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*14045*/   OPC_RecordChild1, // #1 = $src
/*14046*/   OPC_CheckPredicate, 10, // Predicate_unindexedload
/*14048*/   OPC_CheckPredicate, 11, // Predicate_load
/*14050*/   OPC_SwitchType /*13 cases */, 44,  MVT::i128,// ->14097
/*14053*/     OPC_Scope, 13, /*->14068*/ // 3 children in Scope
/*14055*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14058*/       OPC_EmitMergeInputChains1_0,
/*14059*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAr128), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i128 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr128:i128 aform_addr:iPTR:$src)
/*14068*/     /*Scope*/ 13, /*->14082*/
/*14069*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14072*/       OPC_EmitMergeInputChains1_0,
/*14073*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDr128), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i128 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr128:i128 dform_addr:iPTR:$src)
/*14082*/     /*Scope*/ 13, /*->14096*/
/*14083*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14086*/       OPC_EmitMergeInputChains1_0,
/*14087*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXr128), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i128 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr128:i128 xform_addr:iPTR:$src)
/*14096*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::i64,// ->14143
/*14099*/     OPC_Scope, 13, /*->14114*/ // 3 children in Scope
/*14101*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14104*/       OPC_EmitMergeInputChains1_0,
/*14105*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAr64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i64 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr64:i64 aform_addr:iPTR:$src)
/*14114*/     /*Scope*/ 13, /*->14128*/
/*14115*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14118*/       OPC_EmitMergeInputChains1_0,
/*14119*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDr64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i64 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr64:i64 dform_addr:iPTR:$src)
/*14128*/     /*Scope*/ 13, /*->14142*/
/*14129*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14132*/       OPC_EmitMergeInputChains1_0,
/*14133*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXr64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i64 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr64:i64 xform_addr:iPTR:$src)
/*14142*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::i32,// ->14189
/*14145*/     OPC_Scope, 13, /*->14160*/ // 3 children in Scope
/*14147*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14150*/       OPC_EmitMergeInputChains1_0,
/*14151*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAr32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i32 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr32:i32 aform_addr:iPTR:$src)
/*14160*/     /*Scope*/ 13, /*->14174*/
/*14161*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14164*/       OPC_EmitMergeInputChains1_0,
/*14165*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDr32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i32 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr32:i32 dform_addr:iPTR:$src)
/*14174*/     /*Scope*/ 13, /*->14188*/
/*14175*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14178*/       OPC_EmitMergeInputChains1_0,
/*14179*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXr32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i32 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr32:i32 xform_addr:iPTR:$src)
/*14188*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::i16,// ->14235
/*14191*/     OPC_Scope, 13, /*->14206*/ // 3 children in Scope
/*14193*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14196*/       OPC_EmitMergeInputChains1_0,
/*14197*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAr16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i16 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr16:i16 aform_addr:iPTR:$src)
/*14206*/     /*Scope*/ 13, /*->14220*/
/*14207*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14210*/       OPC_EmitMergeInputChains1_0,
/*14211*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDr16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i16 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr16:i16 dform_addr:iPTR:$src)
/*14220*/     /*Scope*/ 13, /*->14234*/
/*14221*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14224*/       OPC_EmitMergeInputChains1_0,
/*14225*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXr16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i16 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr16:i16 xform_addr:iPTR:$src)
/*14234*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::i8,// ->14281
/*14237*/     OPC_Scope, 13, /*->14252*/ // 3 children in Scope
/*14239*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14242*/       OPC_EmitMergeInputChains1_0,
/*14243*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAr8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i8 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr8:i8 aform_addr:iPTR:$src)
/*14252*/     /*Scope*/ 13, /*->14266*/
/*14253*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14256*/       OPC_EmitMergeInputChains1_0,
/*14257*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDr8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i8 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr8:i8 dform_addr:iPTR:$src)
/*14266*/     /*Scope*/ 13, /*->14280*/
/*14267*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14270*/       OPC_EmitMergeInputChains1_0,
/*14271*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXr8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i8 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr8:i8 xform_addr:iPTR:$src)
/*14280*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::f32,// ->14327
/*14283*/     OPC_Scope, 13, /*->14298*/ // 3 children in Scope
/*14285*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14288*/       OPC_EmitMergeInputChains1_0,
/*14289*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAf32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f32 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAf32:f32 aform_addr:iPTR:$src)
/*14298*/     /*Scope*/ 13, /*->14312*/
/*14299*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14302*/       OPC_EmitMergeInputChains1_0,
/*14303*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDf32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f32 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDf32:f32 dform_addr:iPTR:$src)
/*14312*/     /*Scope*/ 13, /*->14326*/
/*14313*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14316*/       OPC_EmitMergeInputChains1_0,
/*14317*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXf32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f32 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXf32:f32 xform_addr:iPTR:$src)
/*14326*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::f64,// ->14373
/*14329*/     OPC_Scope, 13, /*->14344*/ // 3 children in Scope
/*14331*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14334*/       OPC_EmitMergeInputChains1_0,
/*14335*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAf64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f64 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAf64:f64 aform_addr:iPTR:$src)
/*14344*/     /*Scope*/ 13, /*->14358*/
/*14345*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14348*/       OPC_EmitMergeInputChains1_0,
/*14349*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDf64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f64 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDf64:f64 dform_addr:iPTR:$src)
/*14358*/     /*Scope*/ 13, /*->14372*/
/*14359*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14362*/       OPC_EmitMergeInputChains1_0,
/*14363*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXf64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f64 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXf64:f64 xform_addr:iPTR:$src)
/*14372*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v16i8,// ->14419
/*14375*/     OPC_Scope, 13, /*->14390*/ // 3 children in Scope
/*14377*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14380*/       OPC_EmitMergeInputChains1_0,
/*14381*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v16i8 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv16i8:v16i8 aform_addr:iPTR:$src)
/*14390*/     /*Scope*/ 13, /*->14404*/
/*14391*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14394*/       OPC_EmitMergeInputChains1_0,
/*14395*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v16i8 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv16i8:v16i8 dform_addr:iPTR:$src)
/*14404*/     /*Scope*/ 13, /*->14418*/
/*14405*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14408*/       OPC_EmitMergeInputChains1_0,
/*14409*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v16i8 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv16i8:v16i8 xform_addr:iPTR:$src)
/*14418*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v8i16,// ->14465
/*14421*/     OPC_Scope, 13, /*->14436*/ // 3 children in Scope
/*14423*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14426*/       OPC_EmitMergeInputChains1_0,
/*14427*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v8i16 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv8i16:v8i16 aform_addr:iPTR:$src)
/*14436*/     /*Scope*/ 13, /*->14450*/
/*14437*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14440*/       OPC_EmitMergeInputChains1_0,
/*14441*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v8i16 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv8i16:v8i16 dform_addr:iPTR:$src)
/*14450*/     /*Scope*/ 13, /*->14464*/
/*14451*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14454*/       OPC_EmitMergeInputChains1_0,
/*14455*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v8i16 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv8i16:v8i16 xform_addr:iPTR:$src)
/*14464*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v4i32,// ->14511
/*14467*/     OPC_Scope, 13, /*->14482*/ // 3 children in Scope
/*14469*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14472*/       OPC_EmitMergeInputChains1_0,
/*14473*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4i32 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv4i32:v4i32 aform_addr:iPTR:$src)
/*14482*/     /*Scope*/ 13, /*->14496*/
/*14483*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14486*/       OPC_EmitMergeInputChains1_0,
/*14487*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4i32 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv4i32:v4i32 dform_addr:iPTR:$src)
/*14496*/     /*Scope*/ 13, /*->14510*/
/*14497*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14500*/       OPC_EmitMergeInputChains1_0,
/*14501*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4i32 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv4i32:v4i32 xform_addr:iPTR:$src)
/*14510*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v2i64,// ->14557
/*14513*/     OPC_Scope, 13, /*->14528*/ // 3 children in Scope
/*14515*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14518*/       OPC_EmitMergeInputChains1_0,
/*14519*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2i64 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv2i64:v2i64 aform_addr:iPTR:$src)
/*14528*/     /*Scope*/ 13, /*->14542*/
/*14529*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14532*/       OPC_EmitMergeInputChains1_0,
/*14533*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2i64 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv2i64:v2i64 dform_addr:iPTR:$src)
/*14542*/     /*Scope*/ 13, /*->14556*/
/*14543*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14546*/       OPC_EmitMergeInputChains1_0,
/*14547*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2i64 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv2i64:v2i64 xform_addr:iPTR:$src)
/*14556*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v4f32,// ->14603
/*14559*/     OPC_Scope, 13, /*->14574*/ // 3 children in Scope
/*14561*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14564*/       OPC_EmitMergeInputChains1_0,
/*14565*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4f32 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv4f32:v4f32 aform_addr:iPTR:$src)
/*14574*/     /*Scope*/ 13, /*->14588*/
/*14575*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14578*/       OPC_EmitMergeInputChains1_0,
/*14579*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4f32 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv4f32:v4f32 dform_addr:iPTR:$src)
/*14588*/     /*Scope*/ 13, /*->14602*/
/*14589*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14592*/       OPC_EmitMergeInputChains1_0,
/*14593*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4f32 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv4f32:v4f32 xform_addr:iPTR:$src)
/*14602*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v2f64,// ->14649
/*14605*/     OPC_Scope, 13, /*->14620*/ // 3 children in Scope
/*14607*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14610*/       OPC_EmitMergeInputChains1_0,
/*14611*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQAv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2f64 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv2f64:v2f64 aform_addr:iPTR:$src)
/*14620*/     /*Scope*/ 13, /*->14634*/
/*14621*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14624*/       OPC_EmitMergeInputChains1_0,
/*14625*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQDv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2f64 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv2f64:v2f64 dform_addr:iPTR:$src)
/*14634*/     /*Scope*/ 13, /*->14648*/
/*14635*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14638*/       OPC_EmitMergeInputChains1_0,
/*14639*/       OPC_MorphNodeTo, TARGET_VAL(SPU::LQXv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2f64 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv2f64:v2f64 xform_addr:iPTR:$src)
/*14648*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 93|128,8/*1117*/,  TARGET_VAL(ISD::AND),// ->15771
/*14654*/   OPC_Scope, 79, /*->14735*/ // 15 children in Scope
/*14656*/     OPC_RecordChild0, // #0 = $rA
/*14657*/     OPC_MoveChild, 1,
/*14659*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14662*/     OPC_RecordChild0, // #1 = $rB
/*14663*/     OPC_MoveChild, 1,
/*14665*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14676*/     OPC_MoveParent,
/*14677*/     OPC_MoveParent,
/*14678*/     OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->14690
/*14681*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rB, -1:i128)) - Complexity = 11
                // Dst: (ANDCr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
              /*SwitchType*/ 9,  MVT::i64,// ->14701
/*14692*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rB, -1:i64)) - Complexity = 11
                // Dst: (ANDCr64:i64 R64C:i64:$rA, R64C:i64:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->14712
/*14703*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rB, -1:i32)) - Complexity = 11
                // Dst: (ANDCr32:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::i16,// ->14723
/*14714*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rB, -1:i16)) - Complexity = 11
                // Dst: (ANDCr16:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::i8,// ->14734
/*14725*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr8), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                // Src: (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rB, -1:i8)) - Complexity = 11
                // Dst: (ANDCr8:i8 R8C:i8:$rA, R8C:i8:$rB)
              0, // EndSwitchType
/*14735*/   /*Scope*/ 31|128,1/*159*/, /*->14896*/
/*14737*/     OPC_MoveChild, 0,
/*14739*/     OPC_SwitchOpcode /*2 cases */, 74,  TARGET_VAL(ISD::XOR),// ->14817
/*14743*/       OPC_RecordChild0, // #0 = $rB
/*14744*/       OPC_MoveChild, 1,
/*14746*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14757*/       OPC_MoveParent,
/*14758*/       OPC_MoveParent,
/*14759*/       OPC_RecordChild1, // #1 = $rA
/*14760*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->14772
/*14763*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), GPRC:i128:$rA) - Complexity = 11
                  // Dst: (ANDCr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->14783
/*14774*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), R64C:i64:$rA) - Complexity = 11
                  // Dst: (ANDCr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->14794
/*14785*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), R32C:i32:$rA) - Complexity = 11
                  // Dst: (ANDCr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->14805
/*14796*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), R16C:i16:$rA) - Complexity = 11
                  // Dst: (ANDCr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->14816
/*14807*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), R8C:i8:$rA) - Complexity = 11
                  // Dst: (ANDCr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::ZERO_EXTEND),// ->14895
/*14820*/       OPC_RecordChild0, // #0 = $rA
/*14821*/       OPC_Scope, 45, /*->14868*/ // 2 children in Scope
/*14823*/         OPC_CheckChild0Type, MVT::i8,
/*14825*/         OPC_MoveParent,
/*14826*/         OPC_RecordChild1, // #1 = $val
/*14827*/         OPC_MoveChild, 1,
/*14829*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14832*/         OPC_Scope, 16, /*->14850*/ // 2 children in Scope
/*14834*/           OPC_CheckPredicate, 3, // Predicate_i16ImmUns10
/*14836*/           OPC_MoveParent,
/*14837*/           OPC_CheckType, MVT::i16,
/*14839*/           OPC_EmitConvertToTarget, 1,
/*14841*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ANDHIi8i16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                    // Src: (and:i16 (zext:i16 R8C:i8:$rA), (imm:i16)<<P:Predicate_i16ImmUns10>>:$val) - Complexity = 10
                    // Dst: (ANDHIi8i16:i16 R8C:i8:$rA, (imm:i16):$val)
/*14850*/         /*Scope*/ 16, /*->14867*/
/*14851*/           OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*14853*/           OPC_MoveParent,
/*14854*/           OPC_CheckType, MVT::i32,
/*14856*/           OPC_EmitConvertToTarget, 1,
/*14858*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIi8i32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                    // Src: (and:i32 (zext:i32 R8C:i8:$rA), (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 10
                    // Dst: (ANDIi8i32:i32 R8C:i8:$rA, (imm:i32):$val)
/*14867*/         0, /*End of Scope*/
/*14868*/       /*Scope*/ 25, /*->14894*/
/*14869*/         OPC_CheckChild0Type, MVT::i16,
/*14871*/         OPC_MoveParent,
/*14872*/         OPC_RecordChild1, // #1 = $val
/*14873*/         OPC_MoveChild, 1,
/*14875*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14878*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*14880*/         OPC_MoveParent,
/*14881*/         OPC_CheckType, MVT::i32,
/*14883*/         OPC_EmitConvertToTarget, 1,
/*14885*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIi16i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (and:i32 (zext:i32 R16C:i16:$rA), (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 10
                  // Dst: (ANDIi16i32:i32 R16C:i16:$rA, (imm:i32):$val)
/*14894*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*14896*/   /*Scope*/ 3|128,1/*131*/, /*->15029*/
/*14898*/     OPC_RecordChild0, // #0 = $rA
/*14899*/     OPC_Scope, 59, /*->14960*/ // 2 children in Scope
/*14901*/       OPC_RecordChild1, // #1 = $val
/*14902*/       OPC_MoveChild, 1,
/*14904*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14907*/       OPC_Scope, 16, /*->14925*/ // 3 children in Scope
/*14909*/         OPC_CheckPredicate, 2, // Predicate_immU8
/*14911*/         OPC_MoveParent,
/*14912*/         OPC_CheckType, MVT::i8,
/*14914*/         OPC_EmitConvertToTarget, 1,
/*14916*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                  // Src: (and:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 7
                  // Dst: (ANDBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*14925*/       /*Scope*/ 16, /*->14942*/
/*14926*/         OPC_CheckPredicate, 3, // Predicate_i16ImmUns10
/*14928*/         OPC_MoveParent,
/*14929*/         OPC_CheckType, MVT::i16,
/*14931*/         OPC_EmitConvertToTarget, 1,
/*14933*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (and:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$val) - Complexity = 7
                  // Dst: (ANDHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*14942*/       /*Scope*/ 16, /*->14959*/
/*14943*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*14945*/         OPC_MoveParent,
/*14946*/         OPC_CheckType, MVT::i32,
/*14948*/         OPC_EmitConvertToTarget, 1,
/*14950*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (and:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (ANDIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*14959*/       0, /*End of Scope*/
/*14960*/     /*Scope*/ 67, /*->15028*/
/*14961*/       OPC_MoveChild, 1,
/*14963*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14966*/       OPC_Scope, 29, /*->14997*/ // 2 children in Scope
/*14968*/         OPC_RecordChild0, // #1 = $rB
/*14969*/         OPC_MoveChild, 1,
/*14971*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14974*/         OPC_MoveChild, 0,
/*14976*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*14979*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*14981*/         OPC_CheckType, MVT::v4i32,
/*14983*/         OPC_MoveParent,
/*14984*/         OPC_MoveParent,
/*14985*/         OPC_MoveParent,
/*14986*/         OPC_CheckType, MVT::v16i8,
/*14988*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv16i8_conv), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rB, (bitconvert:v16i8 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 13
                  // Dst: (ANDCv16i8_conv:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*14997*/       /*Scope*/ 29, /*->15027*/
/*14998*/         OPC_MoveChild, 0,
/*15000*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15003*/         OPC_MoveChild, 0,
/*15005*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15008*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15010*/         OPC_CheckType, MVT::v4i32,
/*15012*/         OPC_MoveParent,
/*15013*/         OPC_MoveParent,
/*15014*/         OPC_RecordChild1, // #1 = $rB
/*15015*/         OPC_MoveParent,
/*15016*/         OPC_CheckType, MVT::v16i8,
/*15018*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv16i8_conv), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (bitconvert:v16i8 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rB)) - Complexity = 13
                  // Dst: (ANDCv16i8_conv:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15027*/       0, /*End of Scope*/
/*15028*/     0, /*End of Scope*/
/*15029*/   /*Scope*/ 69, /*->15099*/
/*15030*/     OPC_MoveChild, 0,
/*15032*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15035*/     OPC_Scope, 30, /*->15067*/ // 2 children in Scope
/*15037*/       OPC_RecordChild0, // #0 = $rB
/*15038*/       OPC_MoveChild, 1,
/*15040*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15043*/       OPC_MoveChild, 0,
/*15045*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15048*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15050*/       OPC_CheckType, MVT::v4i32,
/*15052*/       OPC_MoveParent,
/*15053*/       OPC_MoveParent,
/*15054*/       OPC_MoveParent,
/*15055*/       OPC_RecordChild1, // #1 = $rA
/*15056*/       OPC_CheckType, MVT::v16i8,
/*15058*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv16i8_conv), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (bitconvert:v16i8 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v16i8:$rA) - Complexity = 13
                // Dst: (ANDCv16i8_conv:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15067*/     /*Scope*/ 30, /*->15098*/
/*15068*/       OPC_MoveChild, 0,
/*15070*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15073*/       OPC_MoveChild, 0,
/*15075*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15078*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15080*/       OPC_CheckType, MVT::v4i32,
/*15082*/       OPC_MoveParent,
/*15083*/       OPC_MoveParent,
/*15084*/       OPC_RecordChild1, // #0 = $rB
/*15085*/       OPC_MoveParent,
/*15086*/       OPC_RecordChild1, // #1 = $rA
/*15087*/       OPC_CheckType, MVT::v16i8,
/*15089*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv16i8_conv), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (and:v16i8 (xor:v16i8 (bitconvert:v16i8 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rB), VECREG:v16i8:$rA) - Complexity = 13
                // Dst: (ANDCv16i8_conv:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15098*/     0, /*End of Scope*/
/*15099*/   /*Scope*/ 87, /*->15187*/
/*15100*/     OPC_RecordChild0, // #0 = $rA
/*15101*/     OPC_MoveChild, 1,
/*15103*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15106*/     OPC_Scope, 56, /*->15164*/ // 2 children in Scope
/*15108*/       OPC_RecordChild0, // #1 = $rB
/*15109*/       OPC_MoveChild, 1,
/*15111*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15114*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15116*/       OPC_MoveParent,
/*15117*/       OPC_MoveParent,
/*15118*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->15130
/*15121*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ANDCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->15141
/*15132*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ANDCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->15152
/*15143*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ANDCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->15163
/*15154*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ANDCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*15164*/     /*Scope*/ 21, /*->15186*/
/*15165*/       OPC_MoveChild, 0,
/*15167*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15170*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15172*/       OPC_MoveParent,
/*15173*/       OPC_RecordChild1, // #1 = $rB
/*15174*/       OPC_MoveParent,
/*15175*/       OPC_CheckType, MVT::v16i8,
/*15177*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)) - Complexity = 10
                // Dst: (ANDCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15186*/     0, /*End of Scope*/
/*15187*/   /*Scope*/ 53, /*->15241*/
/*15188*/     OPC_MoveChild, 0,
/*15190*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15193*/     OPC_Scope, 22, /*->15217*/ // 2 children in Scope
/*15195*/       OPC_RecordChild0, // #0 = $rB
/*15196*/       OPC_MoveChild, 1,
/*15198*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15201*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15203*/       OPC_MoveParent,
/*15204*/       OPC_MoveParent,
/*15205*/       OPC_RecordChild1, // #1 = $rA
/*15206*/       OPC_CheckType, MVT::v16i8,
/*15208*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA) - Complexity = 10
                // Dst: (ANDCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15217*/     /*Scope*/ 22, /*->15240*/
/*15218*/       OPC_MoveChild, 0,
/*15220*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15223*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15225*/       OPC_MoveParent,
/*15226*/       OPC_RecordChild1, // #0 = $rB
/*15227*/       OPC_MoveParent,
/*15228*/       OPC_RecordChild1, // #1 = $rA
/*15229*/       OPC_CheckType, MVT::v16i8,
/*15231*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), VECREG:v16i8:$rA) - Complexity = 10
                // Dst: (ANDCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15240*/     0, /*End of Scope*/
/*15241*/   /*Scope*/ 27, /*->15269*/
/*15242*/     OPC_RecordChild0, // #0 = $rA
/*15243*/     OPC_MoveChild, 1,
/*15245*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15248*/     OPC_MoveChild, 0,
/*15250*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15253*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15255*/     OPC_MoveParent,
/*15256*/     OPC_RecordChild1, // #1 = $rB
/*15257*/     OPC_MoveParent,
/*15258*/     OPC_CheckType, MVT::v8i16,
/*15260*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)) - Complexity = 10
              // Dst: (ANDCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*15269*/   /*Scope*/ 53, /*->15323*/
/*15270*/     OPC_MoveChild, 0,
/*15272*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15275*/     OPC_Scope, 22, /*->15299*/ // 2 children in Scope
/*15277*/       OPC_RecordChild0, // #0 = $rB
/*15278*/       OPC_MoveChild, 1,
/*15280*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15283*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15285*/       OPC_MoveParent,
/*15286*/       OPC_MoveParent,
/*15287*/       OPC_RecordChild1, // #1 = $rA
/*15288*/       OPC_CheckType, MVT::v8i16,
/*15290*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                // Src: (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA) - Complexity = 10
                // Dst: (ANDCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*15299*/     /*Scope*/ 22, /*->15322*/
/*15300*/       OPC_MoveChild, 0,
/*15302*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15305*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15307*/       OPC_MoveParent,
/*15308*/       OPC_RecordChild1, // #0 = $rB
/*15309*/       OPC_MoveParent,
/*15310*/       OPC_RecordChild1, // #1 = $rA
/*15311*/       OPC_CheckType, MVT::v8i16,
/*15313*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                // Src: (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), VECREG:v8i16:$rA) - Complexity = 10
                // Dst: (ANDCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*15322*/     0, /*End of Scope*/
/*15323*/   /*Scope*/ 27, /*->15351*/
/*15324*/     OPC_RecordChild0, // #0 = $rA
/*15325*/     OPC_MoveChild, 1,
/*15327*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15330*/     OPC_MoveChild, 0,
/*15332*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15335*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15337*/     OPC_MoveParent,
/*15338*/     OPC_RecordChild1, // #1 = $rB
/*15339*/     OPC_MoveParent,
/*15340*/     OPC_CheckType, MVT::v4i32,
/*15342*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)) - Complexity = 10
              // Dst: (ANDCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*15351*/   /*Scope*/ 53, /*->15405*/
/*15352*/     OPC_MoveChild, 0,
/*15354*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15357*/     OPC_Scope, 22, /*->15381*/ // 2 children in Scope
/*15359*/       OPC_RecordChild0, // #0 = $rB
/*15360*/       OPC_MoveChild, 1,
/*15362*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15365*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15367*/       OPC_MoveParent,
/*15368*/       OPC_MoveParent,
/*15369*/       OPC_RecordChild1, // #1 = $rA
/*15370*/       OPC_CheckType, MVT::v4i32,
/*15372*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA) - Complexity = 10
                // Dst: (ANDCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*15381*/     /*Scope*/ 22, /*->15404*/
/*15382*/       OPC_MoveChild, 0,
/*15384*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15387*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15389*/       OPC_MoveParent,
/*15390*/       OPC_RecordChild1, // #0 = $rB
/*15391*/       OPC_MoveParent,
/*15392*/       OPC_RecordChild1, // #1 = $rA
/*15393*/       OPC_CheckType, MVT::v4i32,
/*15395*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), VECREG:v4i32:$rA) - Complexity = 10
                // Dst: (ANDCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*15404*/     0, /*End of Scope*/
/*15405*/   /*Scope*/ 27, /*->15433*/
/*15406*/     OPC_RecordChild0, // #0 = $rA
/*15407*/     OPC_MoveChild, 1,
/*15409*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15412*/     OPC_MoveChild, 0,
/*15414*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15417*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15419*/     OPC_MoveParent,
/*15420*/     OPC_RecordChild1, // #1 = $rB
/*15421*/     OPC_MoveParent,
/*15422*/     OPC_CheckType, MVT::v2i64,
/*15424*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)) - Complexity = 10
              // Dst: (ANDCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*15433*/   /*Scope*/ 53, /*->15487*/
/*15434*/     OPC_MoveChild, 0,
/*15436*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15439*/     OPC_Scope, 22, /*->15463*/ // 2 children in Scope
/*15441*/       OPC_RecordChild0, // #0 = $rB
/*15442*/       OPC_MoveChild, 1,
/*15444*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15447*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15449*/       OPC_MoveParent,
/*15450*/       OPC_MoveParent,
/*15451*/       OPC_RecordChild1, // #1 = $rA
/*15452*/       OPC_CheckType, MVT::v2i64,
/*15454*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rA) - Complexity = 10
                // Dst: (ANDCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*15463*/     /*Scope*/ 22, /*->15486*/
/*15464*/       OPC_MoveChild, 0,
/*15466*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15469*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*15471*/       OPC_MoveParent,
/*15472*/       OPC_RecordChild1, // #0 = $rB
/*15473*/       OPC_MoveParent,
/*15474*/       OPC_RecordChild1, // #1 = $rA
/*15475*/       OPC_CheckType, MVT::v2i64,
/*15477*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDCv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), VECREG:v2i64:$rA) - Complexity = 10
                // Dst: (ANDCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*15486*/     0, /*End of Scope*/
/*15487*/   /*Scope*/ 3|128,1/*131*/, /*->15620*/
/*15489*/     OPC_RecordChild0, // #0 = $rA
/*15490*/     OPC_Scope, 62, /*->15554*/ // 2 children in Scope
/*15492*/       OPC_RecordChild1, // #1 = $val
/*15493*/       OPC_MoveChild, 1,
/*15495*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15498*/       OPC_Scope, 17, /*->15517*/ // 3 children in Scope
/*15500*/         OPC_CheckPredicate, 5, // Predicate_v16i8U8Imm
/*15502*/         OPC_MoveParent,
/*15503*/         OPC_CheckType, MVT::v16i8,
/*15505*/         OPC_EmitNodeXForm, 0, 1, // v16i8U8Imm_xform
/*15508*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ANDBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*15517*/       /*Scope*/ 17, /*->15535*/
/*15518*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*15520*/         OPC_MoveParent,
/*15521*/         OPC_CheckType, MVT::v8i16,
/*15523*/         OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*15526*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (and:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ANDHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*15535*/       /*Scope*/ 17, /*->15553*/
/*15536*/         OPC_CheckPredicate, 9, // Predicate_v4i32SExt10Imm
/*15538*/         OPC_MoveParent,
/*15539*/         OPC_CheckType, MVT::v4i32,
/*15541*/         OPC_EmitNodeXForm, 4, 1, // v4i32SExt10Imm_xform
/*15544*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (and:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ANDIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*15553*/       0, /*End of Scope*/
/*15554*/     /*Scope*/ 64, /*->15619*/
/*15555*/       OPC_MoveChild, 0,
/*15557*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*15560*/       OPC_Scope, 18, /*->15580*/ // 3 children in Scope
/*15562*/         OPC_CheckPredicate, 5, // Predicate_v16i8U8Imm
/*15564*/         OPC_MoveParent,
/*15565*/         OPC_RecordChild1, // #1 = $rA
/*15566*/         OPC_CheckType, MVT::v16i8,
/*15568*/         OPC_EmitNodeXForm, 0, 0, // v16i8U8Imm_xform
/*15571*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                  // Src: (and:v16i8 (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val, VECREG:v16i8:$rA) - Complexity = 7
                  // Dst: (ANDBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*15580*/       /*Scope*/ 18, /*->15599*/
/*15581*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*15583*/         OPC_MoveParent,
/*15584*/         OPC_RecordChild1, // #1 = $rA
/*15585*/         OPC_CheckType, MVT::v8i16,
/*15587*/         OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*15590*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (and:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (ANDHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*15599*/       /*Scope*/ 18, /*->15618*/
/*15600*/         OPC_CheckPredicate, 9, // Predicate_v4i32SExt10Imm
/*15602*/         OPC_MoveParent,
/*15603*/         OPC_RecordChild1, // #1 = $rA
/*15604*/         OPC_CheckType, MVT::v4i32,
/*15606*/         OPC_EmitNodeXForm, 4, 0, // v4i32SExt10Imm_xform
/*15609*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (and:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (ANDIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*15618*/       0, /*End of Scope*/
/*15619*/     0, /*End of Scope*/
/*15620*/   /*Scope*/ 21, /*->15642*/
/*15621*/     OPC_MoveChild, 0,
/*15623*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*15626*/     OPC_RecordChild0, // #0 = $rA
/*15627*/     OPC_CheckChild0Type, MVT::i16,
/*15629*/     OPC_MoveParent,
/*15630*/     OPC_RecordChild1, // #1 = $rB
/*15631*/     OPC_CheckType, MVT::i32,
/*15633*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ANDi16i32), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (and:i32 (zext:i32 R16C:i16:$rA), R32C:i32:$rB) - Complexity = 6
              // Dst: (ANDi16i32:i32 R16C:i16:$rA, R32C:i32:$rB)
/*15642*/   /*Scope*/ 127, /*->15770*/
/*15643*/     OPC_RecordChild0, // #0 = $rB
/*15644*/     OPC_Scope, 20, /*->15666*/ // 2 children in Scope
/*15646*/       OPC_MoveChild, 1,
/*15648*/       OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*15651*/       OPC_RecordChild0, // #1 = $rA
/*15652*/       OPC_CheckChild0Type, MVT::i16,
/*15654*/       OPC_MoveParent,
/*15655*/       OPC_CheckType, MVT::i32,
/*15657*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                // Src: (and:i32 R32C:i32:$rB, (zext:i32 R16C:i16:$rA)) - Complexity = 6
                // Dst: (ANDi16i32:i32 R16C:i16:$rA, R32C:i32:$rB)
/*15666*/     /*Scope*/ 102, /*->15769*/
/*15667*/       OPC_RecordChild1, // #1 = $rB
/*15668*/       OPC_SwitchType /*9 cases */, 9,  MVT::i128,// ->15680
/*15671*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i128 GPRC:i128:$rA, GPRC:i128:$rB) - Complexity = 3
                  // Dst: (ANDr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->15691
/*15682*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 R64C:i64:$rA, R64C:i64:$rB) - Complexity = 3
                  // Dst: (ANDr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->15702
/*15693*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (ANDr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->15713
/*15704*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (ANDr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->15724
/*15715*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i8 R8C:i8:$rA, R8C:i8:$rB) - Complexity = 3
                  // Dst: (ANDr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                /*SwitchType*/ 9,  MVT::v16i8,// ->15735
/*15726*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (ANDv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->15746
/*15737*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (ANDv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->15757
/*15748*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (ANDv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->15768
/*15759*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB) - Complexity = 3
                  // Dst: (ANDv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*15769*/     0, /*End of Scope*/
/*15770*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102|128,13/*1766*/,  TARGET_VAL(ISD::XOR),// ->17541
/*15775*/   OPC_Scope, 30|128,1/*158*/, /*->15936*/ // 22 children in Scope
/*15778*/     OPC_MoveChild, 0,
/*15780*/     OPC_SwitchOpcode /*2 cases */, 74,  TARGET_VAL(ISD::AND),// ->15858
/*15784*/       OPC_RecordChild0, // #0 = $rA
/*15785*/       OPC_RecordChild1, // #1 = $rB
/*15786*/       OPC_MoveParent,
/*15787*/       OPC_MoveChild, 1,
/*15789*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15800*/       OPC_MoveParent,
/*15801*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->15813
/*15804*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128) - Complexity = 11
                  // Dst: (NANDr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->15824
/*15815*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64) - Complexity = 11
                  // Dst: (NANDr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->15835
/*15826*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32) - Complexity = 11
                  // Dst: (NANDr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->15846
/*15837*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16) - Complexity = 11
                  // Dst: (NANDr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->15857
/*15848*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8) - Complexity = 11
                  // Dst: (NANDr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
              /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::OR),// ->15935
/*15861*/       OPC_RecordChild0, // #0 = $rA
/*15862*/       OPC_RecordChild1, // #1 = $rB
/*15863*/       OPC_MoveParent,
/*15864*/       OPC_MoveChild, 1,
/*15866*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15877*/       OPC_MoveParent,
/*15878*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->15890
/*15881*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128) - Complexity = 11
                  // Dst: (NORr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->15901
/*15892*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64) - Complexity = 11
                  // Dst: (NORr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->15912
/*15903*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32) - Complexity = 11
                  // Dst: (NORr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->15923
/*15914*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16) - Complexity = 11
                  // Dst: (NORr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->15934
/*15925*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8) - Complexity = 11
                  // Dst: (NORr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*15936*/   /*Scope*/ 79, /*->16016*/
/*15937*/     OPC_RecordChild0, // #0 = $rA
/*15938*/     OPC_MoveChild, 1,
/*15940*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15943*/     OPC_RecordChild0, // #1 = $rB
/*15944*/     OPC_MoveChild, 1,
/*15946*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15957*/     OPC_MoveParent,
/*15958*/     OPC_MoveParent,
/*15959*/     OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->15971
/*15962*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_1), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rB, -1:i128)) - Complexity = 11
                // Dst: (EQVr128_1:i128 GPRC:i128:$rA, GPRC:i128:$rB)
              /*SwitchType*/ 9,  MVT::i64,// ->15982
/*15973*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_1), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rB, -1:i64)) - Complexity = 11
                // Dst: (EQVr64_1:i64 R64C:i64:$rA, R64C:i64:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->15993
/*15984*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_1), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rB, -1:i32)) - Complexity = 11
                // Dst: (EQVr32_1:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::i16,// ->16004
/*15995*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_1), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rB, -1:i16)) - Complexity = 11
                // Dst: (EQVr16_1:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::i8,// ->16015
/*16006*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_1), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rB, -1:i8)) - Complexity = 11
                // Dst: (EQVr8_1:i8 R8C:i8:$rA, R8C:i8:$rB)
              0, // EndSwitchType
/*16016*/   /*Scope*/ 28|128,1/*156*/, /*->16174*/
/*16018*/     OPC_MoveChild, 0,
/*16020*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16023*/     OPC_RecordChild0, // #0 = $rA
/*16024*/     OPC_Scope, 73, /*->16099*/ // 2 children in Scope
/*16026*/       OPC_RecordChild1, // #1 = $rB
/*16027*/       OPC_MoveParent,
/*16028*/       OPC_MoveChild, 1,
/*16030*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16041*/       OPC_MoveParent,
/*16042*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->16054
/*16045*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_3), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 (xor:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128) - Complexity = 11
                  // Dst: (EQVr128_3:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->16065
/*16056*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_3), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 (xor:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64) - Complexity = 11
                  // Dst: (EQVr64_3:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->16076
/*16067*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_3), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 (xor:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32) - Complexity = 11
                  // Dst: (EQVr32_3:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->16087
/*16078*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_3), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 (xor:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16) - Complexity = 11
                  // Dst: (EQVr16_3:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->16098
/*16089*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_3), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 (xor:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8) - Complexity = 11
                  // Dst: (EQVr8_3:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
/*16099*/     /*Scope*/ 73, /*->16173*/
/*16100*/       OPC_MoveChild, 1,
/*16102*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16113*/       OPC_MoveParent,
/*16114*/       OPC_MoveParent,
/*16115*/       OPC_RecordChild1, // #1 = $rB
/*16116*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->16128
/*16119*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr128_1), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 (xor:i128 GPRC:i128:$rA, -1:i128), GPRC:i128:$rB) - Complexity = 11
                  // Dst: (EQVr128_1:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->16139
/*16130*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr64_1), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 (xor:i64 R64C:i64:$rA, -1:i64), R64C:i64:$rB) - Complexity = 11
                  // Dst: (EQVr64_1:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->16150
/*16141*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr32_1), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 (xor:i32 R32C:i32:$rA, -1:i32), R32C:i32:$rB) - Complexity = 11
                  // Dst: (EQVr32_1:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->16161
/*16152*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr16_1), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 (xor:i16 R16C:i16:$rA, -1:i16), R16C:i16:$rB) - Complexity = 11
                  // Dst: (EQVr16_1:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->16172
/*16163*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVr8_1), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 (xor:i8 R8C:i8:$rA, -1:i8), R8C:i8:$rB) - Complexity = 11
                  // Dst: (EQVr8_1:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
/*16173*/     0, /*End of Scope*/
/*16174*/   /*Scope*/ 60, /*->16235*/
/*16175*/     OPC_RecordChild0, // #0 = $rA
/*16176*/     OPC_RecordChild1, // #1 = $val
/*16177*/     OPC_MoveChild, 1,
/*16179*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16182*/     OPC_Scope, 16, /*->16200*/ // 3 children in Scope
/*16184*/       OPC_CheckPredicate, 2, // Predicate_immU8
/*16186*/       OPC_MoveParent,
/*16187*/       OPC_CheckType, MVT::i8,
/*16189*/       OPC_EmitConvertToTarget, 1,
/*16191*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIr8), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                // Src: (xor:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 7
                // Dst: (XORBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*16200*/     /*Scope*/ 16, /*->16217*/
/*16201*/       OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*16203*/       OPC_MoveParent,
/*16204*/       OPC_CheckType, MVT::i16,
/*16206*/       OPC_EmitConvertToTarget, 1,
/*16208*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                // Src: (xor:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 7
                // Dst: (XORHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*16217*/     /*Scope*/ 16, /*->16234*/
/*16218*/       OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*16220*/       OPC_MoveParent,
/*16221*/       OPC_CheckType, MVT::i32,
/*16223*/       OPC_EmitConvertToTarget, 1,
/*16225*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (xor:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 7
                // Dst: (XORIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*16234*/     0, /*End of Scope*/
/*16235*/   /*Scope*/ 99, /*->16335*/
/*16236*/     OPC_MoveChild, 0,
/*16238*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16241*/     OPC_RecordChild0, // #0 = $rA
/*16242*/     OPC_Scope, 62, /*->16306*/ // 2 children in Scope
/*16244*/       OPC_RecordChild1, // #1 = $rB
/*16245*/       OPC_MoveParent,
/*16246*/       OPC_MoveChild, 1,
/*16248*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16259*/       OPC_MoveParent,
/*16260*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16272
/*16263*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_3), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (xor:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), -1:v16i8) - Complexity = 11
                  // Dst: (EQVv16i8_3:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->16283
/*16274*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_3), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (xor:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), -1:v8i16) - Complexity = 11
                  // Dst: (EQVv8i16_3:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->16294
/*16285*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_3), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (xor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), -1:v4i32) - Complexity = 11
                  // Dst: (EQVv4i32_3:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->16305
/*16296*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_3), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (xor:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), -1:v2i64) - Complexity = 11
                  // Dst: (EQVv2i64_3:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*16306*/     /*Scope*/ 27, /*->16334*/
/*16307*/       OPC_MoveChild, 1,
/*16309*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16320*/       OPC_MoveParent,
/*16321*/       OPC_MoveParent,
/*16322*/       OPC_RecordChild1, // #1 = $rB
/*16323*/       OPC_CheckType, MVT::v16i8,
/*16325*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_3), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v16i8 (xor:v16i8 VECREG:v16i8:$rA, -1:v16i8), VECREG:v16i8:$rB) - Complexity = 11
                // Dst: (EQVv16i8_3:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*16334*/     0, /*End of Scope*/
/*16335*/   /*Scope*/ 33, /*->16369*/
/*16336*/     OPC_RecordChild0, // #0 = $rB
/*16337*/     OPC_MoveChild, 1,
/*16339*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16342*/     OPC_RecordChild0, // #1 = $rA
/*16343*/     OPC_MoveChild, 1,
/*16345*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16356*/     OPC_MoveParent,
/*16357*/     OPC_MoveParent,
/*16358*/     OPC_CheckType, MVT::v16i8,
/*16360*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_3), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v16i8 VECREG:v16i8:$rB, (xor:v16i8 VECREG:v16i8:$rA, -1:v16i8)) - Complexity = 11
              // Dst: (EQVv16i8_3:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*16369*/   /*Scope*/ 33, /*->16403*/
/*16370*/     OPC_MoveChild, 0,
/*16372*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16375*/     OPC_RecordChild0, // #0 = $rA
/*16376*/     OPC_MoveChild, 1,
/*16378*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16389*/     OPC_MoveParent,
/*16390*/     OPC_MoveParent,
/*16391*/     OPC_RecordChild1, // #1 = $rB
/*16392*/     OPC_CheckType, MVT::v8i16,
/*16394*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_3), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (xor:v8i16 (xor:v8i16 VECREG:v8i16:$rA, -1:v8i16), VECREG:v8i16:$rB) - Complexity = 11
              // Dst: (EQVv8i16_3:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*16403*/   /*Scope*/ 33, /*->16437*/
/*16404*/     OPC_RecordChild0, // #0 = $rB
/*16405*/     OPC_MoveChild, 1,
/*16407*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16410*/     OPC_RecordChild0, // #1 = $rA
/*16411*/     OPC_MoveChild, 1,
/*16413*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16424*/     OPC_MoveParent,
/*16425*/     OPC_MoveParent,
/*16426*/     OPC_CheckType, MVT::v8i16,
/*16428*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_3), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v8i16 VECREG:v8i16:$rB, (xor:v8i16 VECREG:v8i16:$rA, -1:v8i16)) - Complexity = 11
              // Dst: (EQVv8i16_3:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*16437*/   /*Scope*/ 33, /*->16471*/
/*16438*/     OPC_MoveChild, 0,
/*16440*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16443*/     OPC_RecordChild0, // #0 = $rA
/*16444*/     OPC_MoveChild, 1,
/*16446*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16457*/     OPC_MoveParent,
/*16458*/     OPC_MoveParent,
/*16459*/     OPC_RecordChild1, // #1 = $rB
/*16460*/     OPC_CheckType, MVT::v4i32,
/*16462*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_3), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (xor:v4i32 (xor:v4i32 VECREG:v4i32:$rA, -1:v4i32), VECREG:v4i32:$rB) - Complexity = 11
              // Dst: (EQVv4i32_3:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*16471*/   /*Scope*/ 33, /*->16505*/
/*16472*/     OPC_RecordChild0, // #0 = $rB
/*16473*/     OPC_MoveChild, 1,
/*16475*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16478*/     OPC_RecordChild0, // #1 = $rA
/*16479*/     OPC_MoveChild, 1,
/*16481*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16492*/     OPC_MoveParent,
/*16493*/     OPC_MoveParent,
/*16494*/     OPC_CheckType, MVT::v4i32,
/*16496*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_3), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v4i32 VECREG:v4i32:$rB, (xor:v4i32 VECREG:v4i32:$rA, -1:v4i32)) - Complexity = 11
              // Dst: (EQVv4i32_3:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*16505*/   /*Scope*/ 33, /*->16539*/
/*16506*/     OPC_MoveChild, 0,
/*16508*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16511*/     OPC_RecordChild0, // #0 = $rA
/*16512*/     OPC_MoveChild, 1,
/*16514*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16525*/     OPC_MoveParent,
/*16526*/     OPC_MoveParent,
/*16527*/     OPC_RecordChild1, // #1 = $rB
/*16528*/     OPC_CheckType, MVT::v2i64,
/*16530*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_3), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (xor:v2i64 (xor:v2i64 VECREG:v2i64:$rA, -1:v2i64), VECREG:v2i64:$rB) - Complexity = 11
              // Dst: (EQVv2i64_3:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*16539*/   /*Scope*/ 33, /*->16573*/
/*16540*/     OPC_RecordChild0, // #0 = $rB
/*16541*/     OPC_MoveChild, 1,
/*16543*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16546*/     OPC_RecordChild0, // #1 = $rA
/*16547*/     OPC_MoveChild, 1,
/*16549*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16560*/     OPC_MoveParent,
/*16561*/     OPC_MoveParent,
/*16562*/     OPC_CheckType, MVT::v2i64,
/*16564*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_3), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v2i64 VECREG:v2i64:$rB, (xor:v2i64 VECREG:v2i64:$rA, -1:v2i64)) - Complexity = 11
              // Dst: (EQVv2i64_3:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*16573*/   /*Scope*/ 124, /*->16698*/
/*16574*/     OPC_MoveChild, 0,
/*16576*/     OPC_SwitchOpcode /*2 cases */, 57,  TARGET_VAL(ISD::AND),// ->16637
/*16580*/       OPC_RecordChild0, // #0 = $rA
/*16581*/       OPC_RecordChild1, // #1 = $rB
/*16582*/       OPC_MoveParent,
/*16583*/       OPC_MoveChild, 1,
/*16585*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*16588*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*16590*/       OPC_MoveParent,
/*16591*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16603
/*16594*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NANDv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->16614
/*16605*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NANDv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->16625
/*16616*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NANDv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->16636
/*16627*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NANDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NANDv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
              /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::OR),// ->16697
/*16640*/       OPC_RecordChild0, // #0 = $rA
/*16641*/       OPC_RecordChild1, // #1 = $rB
/*16642*/       OPC_MoveParent,
/*16643*/       OPC_MoveChild, 1,
/*16645*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*16648*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*16650*/       OPC_MoveParent,
/*16651*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16663
/*16654*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NORv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->16674
/*16665*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NORv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->16685
/*16676*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NORv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->16696
/*16687*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NORv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*16698*/   /*Scope*/ 62, /*->16761*/
/*16699*/     OPC_RecordChild0, // #0 = $rA
/*16700*/     OPC_MoveChild, 1,
/*16702*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16705*/     OPC_RecordChild0, // #1 = $rB
/*16706*/     OPC_MoveChild, 1,
/*16708*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*16711*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*16713*/     OPC_MoveParent,
/*16714*/     OPC_MoveParent,
/*16715*/     OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16727
/*16718*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_1), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->16738
/*16729*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_1), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->16749
/*16740*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
              /*SwitchType*/ 9,  MVT::v2i64,// ->16760
/*16751*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_1), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
              0, // EndSwitchType
/*16761*/   /*Scope*/ 59|128,1/*187*/, /*->16950*/
/*16763*/     OPC_MoveChild, 0,
/*16765*/     OPC_SwitchOpcode /*2 cases */, 0|128,1/*128*/,  TARGET_VAL(ISD::BUILD_VECTOR),// ->16898
/*16770*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*16772*/       OPC_MoveParent,
/*16773*/       OPC_MoveChild, 1,
/*16775*/       OPC_SwitchOpcode /*3 cases */, 49,  TARGET_VAL(ISD::AND),// ->16828
/*16779*/         OPC_RecordChild0, // #0 = $rA
/*16780*/         OPC_RecordChild1, // #1 = $rB
/*16781*/         OPC_MoveParent,
/*16782*/         OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16794
/*16785*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NANDv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 10
                    // Dst: (NANDv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                  /*SwitchType*/ 9,  MVT::v8i16,// ->16805
/*16796*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NANDv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 10
                    // Dst: (NANDv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                  /*SwitchType*/ 9,  MVT::v4i32,// ->16816
/*16807*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NANDv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 10
                    // Dst: (NANDv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                  /*SwitchType*/ 9,  MVT::v2i64,// ->16827
/*16818*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NANDv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 10
                    // Dst: (NANDv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::OR),// ->16880
/*16831*/         OPC_RecordChild0, // #0 = $rA
/*16832*/         OPC_RecordChild1, // #1 = $rB
/*16833*/         OPC_MoveParent,
/*16834*/         OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16846
/*16837*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NORv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 10
                    // Dst: (NORv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                  /*SwitchType*/ 9,  MVT::v8i16,// ->16857
/*16848*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NORv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 10
                    // Dst: (NORv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                  /*SwitchType*/ 9,  MVT::v4i32,// ->16868
/*16859*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NORv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 10
                    // Dst: (NORv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                  /*SwitchType*/ 9,  MVT::v2i64,// ->16879
/*16870*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NORv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 10
                    // Dst: (NORv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::XOR),// ->16897
/*16883*/         OPC_RecordChild0, // #0 = $rA
/*16884*/         OPC_RecordChild1, // #1 = $rB
/*16885*/         OPC_MoveParent,
/*16886*/         OPC_CheckType, MVT::v16i8,
/*16888*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_1), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (xor:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 10
                  // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 48,  TARGET_VAL(ISD::XOR),// ->16949
/*16901*/       OPC_Scope, 22, /*->16925*/ // 2 children in Scope
/*16903*/         OPC_RecordChild0, // #0 = $rA
/*16904*/         OPC_MoveChild, 1,
/*16906*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*16909*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*16911*/         OPC_MoveParent,
/*16912*/         OPC_MoveParent,
/*16913*/         OPC_RecordChild1, // #1 = $rB
/*16914*/         OPC_CheckType, MVT::v16i8,
/*16916*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_1), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rB) - Complexity = 10
                  // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*16925*/       /*Scope*/ 22, /*->16948*/
/*16926*/         OPC_MoveChild, 0,
/*16928*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*16931*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*16933*/         OPC_MoveParent,
/*16934*/         OPC_RecordChild1, // #0 = $rA
/*16935*/         OPC_MoveParent,
/*16936*/         OPC_RecordChild1, // #1 = $rB
/*16937*/         OPC_CheckType, MVT::v16i8,
/*16939*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_1), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), VECREG:v16i8:$rB) - Complexity = 10
                  // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*16948*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*16950*/   /*Scope*/ 27, /*->16978*/
/*16951*/     OPC_RecordChild0, // #0 = $rB
/*16952*/     OPC_MoveChild, 1,
/*16954*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16957*/     OPC_MoveChild, 0,
/*16959*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*16962*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*16964*/     OPC_MoveParent,
/*16965*/     OPC_RecordChild1, // #1 = $rA
/*16966*/     OPC_MoveParent,
/*16967*/     OPC_CheckType, MVT::v16i8,
/*16969*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv16i8_1), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v16i8 VECREG:v16i8:$rB, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)) - Complexity = 10
              // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*16978*/   /*Scope*/ 80, /*->17059*/
/*16979*/     OPC_MoveChild, 0,
/*16981*/     OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::XOR),// ->17033
/*16985*/       OPC_Scope, 22, /*->17009*/ // 2 children in Scope
/*16987*/         OPC_RecordChild0, // #0 = $rA
/*16988*/         OPC_MoveChild, 1,
/*16990*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*16993*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*16995*/         OPC_MoveParent,
/*16996*/         OPC_MoveParent,
/*16997*/         OPC_RecordChild1, // #1 = $rB
/*16998*/         OPC_CheckType, MVT::v8i16,
/*17000*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_1), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rB) - Complexity = 10
                  // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*17009*/       /*Scope*/ 22, /*->17032*/
/*17010*/         OPC_MoveChild, 0,
/*17012*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17015*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17017*/         OPC_MoveParent,
/*17018*/         OPC_RecordChild1, // #0 = $rA
/*17019*/         OPC_MoveParent,
/*17020*/         OPC_RecordChild1, // #1 = $rB
/*17021*/         OPC_CheckType, MVT::v8i16,
/*17023*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_1), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), VECREG:v8i16:$rB) - Complexity = 10
                  // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*17032*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 22,  TARGET_VAL(ISD::BUILD_VECTOR),// ->17058
/*17036*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17038*/       OPC_MoveParent,
/*17039*/       OPC_MoveChild, 1,
/*17041*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17044*/       OPC_RecordChild0, // #0 = $rA
/*17045*/       OPC_RecordChild1, // #1 = $rB
/*17046*/       OPC_MoveParent,
/*17047*/       OPC_CheckType, MVT::v8i16,
/*17049*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_1), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (xor:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 10
                // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
              0, // EndSwitchOpcode
/*17059*/   /*Scope*/ 27, /*->17087*/
/*17060*/     OPC_RecordChild0, // #0 = $rB
/*17061*/     OPC_MoveChild, 1,
/*17063*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17066*/     OPC_MoveChild, 0,
/*17068*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17071*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17073*/     OPC_MoveParent,
/*17074*/     OPC_RecordChild1, // #1 = $rA
/*17075*/     OPC_MoveParent,
/*17076*/     OPC_CheckType, MVT::v8i16,
/*17078*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv8i16_1), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v8i16 VECREG:v8i16:$rB, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)) - Complexity = 10
              // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*17087*/   /*Scope*/ 80, /*->17168*/
/*17088*/     OPC_MoveChild, 0,
/*17090*/     OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::XOR),// ->17142
/*17094*/       OPC_Scope, 22, /*->17118*/ // 2 children in Scope
/*17096*/         OPC_RecordChild0, // #0 = $rA
/*17097*/         OPC_MoveChild, 1,
/*17099*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17102*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17104*/         OPC_MoveParent,
/*17105*/         OPC_MoveParent,
/*17106*/         OPC_RecordChild1, // #1 = $rB
/*17107*/         OPC_CheckType, MVT::v4i32,
/*17109*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_1), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rB) - Complexity = 10
                  // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*17118*/       /*Scope*/ 22, /*->17141*/
/*17119*/         OPC_MoveChild, 0,
/*17121*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17124*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17126*/         OPC_MoveParent,
/*17127*/         OPC_RecordChild1, // #0 = $rA
/*17128*/         OPC_MoveParent,
/*17129*/         OPC_RecordChild1, // #1 = $rB
/*17130*/         OPC_CheckType, MVT::v4i32,
/*17132*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_1), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), VECREG:v4i32:$rB) - Complexity = 10
                  // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*17141*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 22,  TARGET_VAL(ISD::BUILD_VECTOR),// ->17167
/*17145*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17147*/       OPC_MoveParent,
/*17148*/       OPC_MoveChild, 1,
/*17150*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17153*/       OPC_RecordChild0, // #0 = $rA
/*17154*/       OPC_RecordChild1, // #1 = $rB
/*17155*/       OPC_MoveParent,
/*17156*/       OPC_CheckType, MVT::v4i32,
/*17158*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (xor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 10
                // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
              0, // EndSwitchOpcode
/*17168*/   /*Scope*/ 27, /*->17196*/
/*17169*/     OPC_RecordChild0, // #0 = $rB
/*17170*/     OPC_MoveChild, 1,
/*17172*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17175*/     OPC_MoveChild, 0,
/*17177*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17180*/     OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17182*/     OPC_MoveParent,
/*17183*/     OPC_RecordChild1, // #1 = $rA
/*17184*/     OPC_MoveParent,
/*17185*/     OPC_CheckType, MVT::v4i32,
/*17187*/     OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv4i32_1), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v4i32 VECREG:v4i32:$rB, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)) - Complexity = 10
              // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*17196*/   /*Scope*/ 80, /*->17277*/
/*17197*/     OPC_MoveChild, 0,
/*17199*/     OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::XOR),// ->17251
/*17203*/       OPC_Scope, 22, /*->17227*/ // 2 children in Scope
/*17205*/         OPC_RecordChild0, // #0 = $rA
/*17206*/         OPC_MoveChild, 1,
/*17208*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17211*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17213*/         OPC_MoveParent,
/*17214*/         OPC_MoveParent,
/*17215*/         OPC_RecordChild1, // #1 = $rB
/*17216*/         OPC_CheckType, MVT::v2i64,
/*17218*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_1), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rB) - Complexity = 10
                  // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*17227*/       /*Scope*/ 22, /*->17250*/
/*17228*/         OPC_MoveChild, 0,
/*17230*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17233*/         OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17235*/         OPC_MoveParent,
/*17236*/         OPC_RecordChild1, // #0 = $rA
/*17237*/         OPC_MoveParent,
/*17238*/         OPC_RecordChild1, // #1 = $rB
/*17239*/         OPC_CheckType, MVT::v2i64,
/*17241*/         OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_1), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), VECREG:v2i64:$rB) - Complexity = 10
                  // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*17250*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 22,  TARGET_VAL(ISD::BUILD_VECTOR),// ->17276
/*17254*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17256*/       OPC_MoveParent,
/*17257*/       OPC_MoveChild, 1,
/*17259*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17262*/       OPC_RecordChild0, // #0 = $rA
/*17263*/       OPC_RecordChild1, // #1 = $rB
/*17264*/       OPC_MoveParent,
/*17265*/       OPC_CheckType, MVT::v2i64,
/*17267*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_1), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (xor:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 10
                // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
              0, // EndSwitchOpcode
/*17277*/   /*Scope*/ 5|128,2/*261*/, /*->17540*/
/*17279*/     OPC_RecordChild0, // #0 = $rB
/*17280*/     OPC_Scope, 26, /*->17308*/ // 4 children in Scope
/*17282*/       OPC_MoveChild, 1,
/*17284*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17287*/       OPC_MoveChild, 0,
/*17289*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17292*/       OPC_CheckPredicate, 4, // Predicate_immAllOnesV
/*17294*/       OPC_MoveParent,
/*17295*/       OPC_RecordChild1, // #1 = $rA
/*17296*/       OPC_MoveParent,
/*17297*/       OPC_CheckType, MVT::v2i64,
/*17299*/       OPC_MorphNodeTo, TARGET_VAL(SPU::EQVv2i64_1), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (xor:v2i64 VECREG:v2i64:$rB, (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)) - Complexity = 10
                // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*17308*/     /*Scope*/ 62, /*->17371*/
/*17309*/       OPC_RecordChild1, // #1 = $val
/*17310*/       OPC_MoveChild, 1,
/*17312*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17315*/       OPC_Scope, 17, /*->17334*/ // 3 children in Scope
/*17317*/         OPC_CheckPredicate, 5, // Predicate_v16i8U8Imm
/*17319*/         OPC_MoveParent,
/*17320*/         OPC_CheckType, MVT::v16i8,
/*17322*/         OPC_EmitNodeXForm, 0, 1, // v16i8U8Imm_xform
/*17325*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val) - Complexity = 7
                  // Dst: (XORBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*17334*/       /*Scope*/ 17, /*->17352*/
/*17335*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*17337*/         OPC_MoveParent,
/*17338*/         OPC_CheckType, MVT::v8i16,
/*17340*/         OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*17343*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (XORHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*17352*/       /*Scope*/ 17, /*->17370*/
/*17353*/         OPC_CheckPredicate, 9, // Predicate_v4i32SExt10Imm
/*17355*/         OPC_MoveParent,
/*17356*/         OPC_CheckType, MVT::v4i32,
/*17358*/         OPC_EmitNodeXForm, 4, 1, // v4i32SExt10Imm_xform
/*17361*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (XORIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i32 (build_vector:v4i32):$val))
/*17370*/       0, /*End of Scope*/
/*17371*/     /*Scope*/ 64, /*->17436*/
/*17372*/       OPC_MoveChild, 0,
/*17374*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*17377*/       OPC_Scope, 18, /*->17397*/ // 3 children in Scope
/*17379*/         OPC_CheckPredicate, 5, // Predicate_v16i8U8Imm
/*17381*/         OPC_MoveParent,
/*17382*/         OPC_RecordChild1, // #1 = $rA
/*17383*/         OPC_CheckType, MVT::v16i8,
/*17385*/         OPC_EmitNodeXForm, 0, 0, // v16i8U8Imm_xform
/*17388*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                  // Src: (xor:v16i8 (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val, VECREG:v16i8:$rA) - Complexity = 7
                  // Dst: (XORBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*17397*/       /*Scope*/ 18, /*->17416*/
/*17398*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*17400*/         OPC_MoveParent,
/*17401*/         OPC_RecordChild1, // #1 = $rA
/*17402*/         OPC_CheckType, MVT::v8i16,
/*17404*/         OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*17407*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (xor:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (XORHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*17416*/       /*Scope*/ 18, /*->17435*/
/*17417*/         OPC_CheckPredicate, 9, // Predicate_v4i32SExt10Imm
/*17419*/         OPC_MoveParent,
/*17420*/         OPC_RecordChild1, // #1 = $rA
/*17421*/         OPC_CheckType, MVT::v4i32,
/*17423*/         OPC_EmitNodeXForm, 4, 0, // v4i32SExt10Imm_xform
/*17426*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (xor:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (XORIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i32 (build_vector:v4i32):$val))
/*17435*/       0, /*End of Scope*/
/*17436*/     /*Scope*/ 102, /*->17539*/
/*17437*/       OPC_RecordChild1, // #1 = $rB
/*17438*/       OPC_SwitchType /*9 cases */, 9,  MVT::i128,// ->17450
/*17441*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 GPRC:i128:$rA, GPRC:i128:$rB) - Complexity = 3
                  // Dst: (XORr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->17461
/*17452*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 R64C:i64:$rA, R64C:i64:$rB) - Complexity = 3
                  // Dst: (XORr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->17472
/*17463*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (XORr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->17483
/*17474*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (XORr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->17494
/*17485*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 R8C:i8:$rA, R8C:i8:$rB) - Complexity = 3
                  // Dst: (XORr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                /*SwitchType*/ 9,  MVT::v16i8,// ->17505
/*17496*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (XORv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->17516
/*17507*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (XORv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->17527
/*17518*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (XORv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->17538
/*17529*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB) - Complexity = 3
                  // Dst: (XORv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*17539*/     0, /*End of Scope*/
/*17540*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,2/*320*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->17865
/*17545*/   OPC_Scope, 67, /*->17614*/ // 2 children in Scope
/*17547*/     OPC_MoveChild, 0,
/*17549*/     OPC_CheckType, MVT::i16,
/*17551*/     OPC_Scope, 18, /*->17571*/ // 3 children in Scope
/*17553*/       OPC_CheckAndImm, 15, 
/*17555*/       OPC_RecordChild0, // #0 = $rSrc
/*17556*/       OPC_MoveParent,
/*17557*/       OPC_CheckType, MVT::i32,
/*17559*/       OPC_EmitInteger, MVT::i32, 15, 
/*17562*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i32 (and:i16 R16C:i16:$rSrc, 15:i16)) - Complexity = 11
                // Dst: (ANDIi16i32:i32 R16C:i16:$rSrc, 15:i32)
/*17571*/     /*Scope*/ 20, /*->17592*/
/*17572*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17575*/       OPC_RecordChild0, // #0 = $rSrc
/*17576*/       OPC_MoveParent,
/*17577*/       OPC_CheckType, MVT::i32,
/*17579*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*17583*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i32 (and:i16 R16C:i16:$rSrc, 255:i16)) - Complexity = 11
                // Dst: (ANDIi16i32:i32 R16C:i16:$rSrc, 255:i32)
/*17592*/     /*Scope*/ 20, /*->17613*/
/*17593*/       OPC_CheckAndImm, 127|128,31/*4095*/, 
/*17596*/       OPC_RecordChild0, // #0 = $rSrc
/*17597*/       OPC_MoveParent,
/*17598*/       OPC_CheckType, MVT::i32,
/*17600*/       OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*17604*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i32 (and:i16 R16C:i16:$rSrc, 4095:i16)) - Complexity = 11
                // Dst: (ANDIi16i32:i32 R16C:i16:$rSrc, 4095:i32)
/*17613*/     0, /*End of Scope*/
/*17614*/   /*Scope*/ 120|128,1/*248*/, /*->17864*/
/*17616*/     OPC_RecordChild0, // #0 = $rSrc
/*17617*/     OPC_Scope, 16|128,1/*144*/, /*->17764*/ // 4 children in Scope
/*17620*/       OPC_CheckChild0Type, MVT::i8,
/*17622*/       OPC_SwitchType /*4 cases */, 13,  MVT::i16,// ->17638
/*17625*/         OPC_EmitInteger, MVT::i16, 127|128,1/*255*/, 
/*17629*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDHIi8i16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (zext:i16 R8C:i8:$rSrc) - Complexity = 3
                  // Dst: (ANDHIi8i16:i16 R8C:i8:$rSrc, 255:i16)
                /*SwitchType*/ 13,  MVT::i32,// ->17653
/*17640*/         OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*17644*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDIi8i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (zext:i32 R8C:i8:$rSrc) - Complexity = 3
                  // Dst: (ANDIi8i32:i32 R8C:i8:$rSrc, 255:i32)
                /*SwitchType*/ 24,  MVT::i128,// ->17679
/*17655*/         OPC_EmitInteger, MVT::i32, 15, 
/*17658*/         OPC_EmitNode, TARGET_VAL(SPU::ANDIi8i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*17667*/         OPC_EmitInteger, MVT::i32, 12, 
/*17670*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYIr128_zext_r32), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                  // Src: (zext:i128 R8C:i8:$rSrc) - Complexity = 3
                  // Dst: (ROTQMBYIr128_zext_r32:i128 (ANDIi8i32:i32 R8C:i8:$rSrc, 15:i32), 12:i32)
                /*SwitchType*/ 82,  MVT::i64,// ->17763
/*17681*/         OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*17685*/         OPC_EmitNode, TARGET_VAL(SPU::ANDIi8i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*17694*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*17697*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*17706*/         OPC_EmitInteger, MVT::i32, 4, 
/*17709*/         OPC_EmitNode, TARGET_VAL(SPU::ROTQMBYv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*17718*/         OPC_EmitInteger, MVT::i32, 0, 
/*17721*/         OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7,  // Results = #8 
/*17729*/         OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*17733*/         OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9,  // Results = #10 
/*17741*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6, 8, 10,  // Results = #11 
/*17751*/         OPC_EmitInteger, MVT::i32, SPU::R64CRegClassID,
/*17754*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 11, 12, 
                  // Src: (zext:i64 R8C:i8:$rSrc) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i64 (SELBv4i32:v16i8 (ROTQMBYv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 (ANDIi8i32:i32 R8C:i8:$rSrc, 255:i32), VECREG:v16i8), 4:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), R64C:i64)
                0, // EndSwitchType
/*17764*/     /*Scope*/ 16, /*->17781*/
/*17765*/       OPC_CheckChild0Type, MVT::i32,
/*17767*/       OPC_CheckType, MVT::i128,
/*17769*/       OPC_EmitInteger, MVT::i32, 12, 
/*17772*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYIr128_zext_r32), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i128 R32C:i32:$rSrc) - Complexity = 3
                // Dst: (ROTQMBYIr128_zext_r32:i128 R32C:i32:$rSrc, 12:i32)
/*17781*/     /*Scope*/ 16, /*->17798*/
/*17782*/       OPC_CheckChild0Type, MVT::i64,
/*17784*/       OPC_CheckType, MVT::i128,
/*17786*/       OPC_EmitInteger, MVT::i32, 8, 
/*17789*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYIr128_zext_r64), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i128 R64C:i64:$rSrc) - Complexity = 3
                // Dst: (ROTQMBYIr128_zext_r64:i128 R64C:i64:$rSrc, 8:i32)
/*17798*/     /*Scope*/ 64, /*->17863*/
/*17799*/       OPC_CheckChild0Type, MVT::i16,
/*17801*/       OPC_SwitchType /*2 cases */, 22,  MVT::i32,// ->17826
/*17804*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*17809*/         OPC_EmitNode, TARGET_VAL(SPU::ILAr32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*17817*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ANDi16i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (zext:i32 R16C:i16:$rSrc) - Complexity = 3
                  // Dst: (ANDi16i32:i32 R16C:i16:$rSrc, (ILAr32:i32 65535:i32))
                /*SwitchType*/ 34,  MVT::i128,// ->17862
/*17828*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*17833*/         OPC_EmitNode, TARGET_VAL(SPU::ILAr32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*17841*/         OPC_EmitNode, TARGET_VAL(SPU::ANDi16i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*17850*/         OPC_EmitInteger, MVT::i32, 12, 
/*17853*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYIr128_zext_r32), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 3, 4, 
                  // Src: (zext:i128 R16C:i16:$rSrc) - Complexity = 3
                  // Dst: (ROTQMBYIr128_zext_r32:i128 (ANDi16i32:i32 R16C:i16:$rSrc, (ILAr32:i32 65535:i32)), 12:i32)
                0, // EndSwitchType
/*17863*/     0, /*End of Scope*/
/*17864*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_VAL(SPUISD::AFormAddr),// ->17949
/*17868*/   OPC_RecordChild0, // #0 = $in
/*17869*/   OPC_MoveChild, 0,
/*17871*/   OPC_SwitchOpcode /*4 cases */, 16,  TARGET_VAL(ISD::TargetGlobalAddress),// ->17891
/*17875*/     OPC_MoveParent,
/*17876*/     OPC_MoveChild, 1,
/*17878*/     OPC_CheckInteger, 0, 
/*17880*/     OPC_MoveParent,
/*17881*/     OPC_CheckType, MVT::i32,
/*17883*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILAlsa), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUaform:i32 (tglobaladdr:i32):$in, 0:i32) - Complexity = 11
              // Dst: (ILAlsa:i32 (tglobaladdr:i32):$in)
            /*SwitchOpcode*/ 16,  TARGET_VAL(ISD::TargetExternalSymbol),// ->17910
/*17894*/     OPC_MoveParent,
/*17895*/     OPC_MoveChild, 1,
/*17897*/     OPC_CheckInteger, 0, 
/*17899*/     OPC_MoveParent,
/*17900*/     OPC_CheckType, MVT::i32,
/*17902*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILAlsa), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUaform:i32 (texternalsym:i32):$in, 0:i32) - Complexity = 11
              // Dst: (ILAlsa:i32 (texternalsym:i32):$in)
            /*SwitchOpcode*/ 16,  TARGET_VAL(ISD::TargetJumpTable),// ->17929
/*17913*/     OPC_MoveParent,
/*17914*/     OPC_MoveChild, 1,
/*17916*/     OPC_CheckInteger, 0, 
/*17918*/     OPC_MoveParent,
/*17919*/     OPC_CheckType, MVT::i32,
/*17921*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILAlsa), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUaform:i32 (tjumptable:i32):$in, 0:i32) - Complexity = 11
              // Dst: (ILAlsa:i32 (tjumptable:i32):$in)
            /*SwitchOpcode*/ 16,  TARGET_VAL(ISD::TargetConstantPool),// ->17948
/*17932*/     OPC_MoveParent,
/*17933*/     OPC_MoveChild, 1,
/*17935*/     OPC_CheckInteger, 0, 
/*17937*/     OPC_MoveParent,
/*17938*/     OPC_CheckType, MVT::i32,
/*17940*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILAlsa), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUaform:i32 (tconstpool:i32):$in, 0:i32) - Complexity = 11
              // Dst: (ILAlsa:i32 (tconstpool:i32):$in)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 28|128,17/*2204*/,  TARGET_VAL(ISD::SELECT),// ->20157
/*17953*/   OPC_Scope, 56|128,15/*1976*/, /*->19932*/ // 2 children in Scope
/*17956*/     OPC_MoveChild, 0,
/*17958*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*17961*/     OPC_RecordChild0, // #0 = $rA
/*17962*/     OPC_Scope, 43|128,3/*427*/, /*->18392*/ // 4 children in Scope
/*17965*/       OPC_CheckChild0Type, MVT::i8,
/*17967*/       OPC_RecordChild1, // #1 = $imm
/*17968*/       OPC_Scope, 100|128,1/*228*/, /*->18199*/ // 2 children in Scope
/*17971*/         OPC_MoveChild, 1,
/*17973*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17976*/         OPC_Scope, 71, /*->18049*/ // 3 children in Scope
/*17978*/           OPC_CheckPredicate, 12, // Predicate_immSExt8
/*17980*/           OPC_MoveParent,
/*17981*/           OPC_MoveChild, 2,
/*17983*/           OPC_Scope, 31, /*->18016*/ // 2 children in Scope
/*17985*/             OPC_CheckCondCode, ISD::SETNE,
/*17987*/             OPC_MoveParent,
/*17988*/             OPC_CheckType, MVT::i8,
/*17990*/             OPC_MoveParent,
/*17991*/             OPC_RecordChild1, // #2 = $rTrue
/*17992*/             OPC_RecordChild2, // #3 = $rFalse
/*17993*/             OPC_CheckType, MVT::i8,
/*17995*/             OPC_EmitConvertToTarget, 1,
/*17997*/             OPC_EmitNode, TARGET_VAL(SPU::CEQBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18006*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETNE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                      // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*18016*/           /*Scope*/ 31, /*->18048*/
/*18017*/             OPC_CheckCondCode, ISD::SETLE,
/*18019*/             OPC_MoveParent,
/*18020*/             OPC_CheckType, MVT::i8,
/*18022*/             OPC_MoveParent,
/*18023*/             OPC_RecordChild1, // #2 = $rTrue
/*18024*/             OPC_RecordChild2, // #3 = $rFalse
/*18025*/             OPC_CheckType, MVT::i8,
/*18027*/             OPC_EmitConvertToTarget, 1,
/*18029*/             OPC_EmitNode, TARGET_VAL(SPU::CGTBr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18038*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETLE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                      // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CGTBr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*18048*/           0, /*End of Scope*/
/*18049*/         /*Scope*/ 36, /*->18086*/
/*18050*/           OPC_CheckPredicate, 2, // Predicate_immU8
/*18052*/           OPC_MoveParent,
/*18053*/           OPC_MoveChild, 2,
/*18055*/           OPC_CheckCondCode, ISD::SETULE,
/*18057*/           OPC_MoveParent,
/*18058*/           OPC_CheckType, MVT::i8,
/*18060*/           OPC_MoveParent,
/*18061*/           OPC_RecordChild1, // #2 = $rTrue
/*18062*/           OPC_RecordChild2, // #3 = $rFalse
/*18063*/           OPC_CheckType, MVT::i8,
/*18065*/           OPC_EmitConvertToTarget, 1,
/*18067*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18076*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 5, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm, SETULE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                    // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm))
/*18086*/         /*Scope*/ 111, /*->18198*/
/*18087*/           OPC_CheckPredicate, 12, // Predicate_immSExt8
/*18089*/           OPC_MoveParent,
/*18090*/           OPC_MoveChild, 2,
/*18092*/           OPC_Scope, 51, /*->18145*/ // 2 children in Scope
/*18094*/             OPC_CheckCondCode, ISD::SETGE,
/*18096*/             OPC_MoveParent,
/*18097*/             OPC_CheckType, MVT::i8,
/*18099*/             OPC_MoveParent,
/*18100*/             OPC_RecordChild1, // #2 = $rTrue
/*18101*/             OPC_RecordChild2, // #3 = $rFalse
/*18102*/             OPC_CheckType, MVT::i8,
/*18104*/             OPC_EmitConvertToTarget, 1,
/*18106*/             OPC_EmitNode, TARGET_VAL(SPU::CGTBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18115*/             OPC_EmitConvertToTarget, 1,
/*18117*/             OPC_EmitNode, TARGET_VAL(SPU::CEQBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18126*/             OPC_EmitNode, TARGET_VAL(SPU::ORr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18135*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 3, 2, 8, 
                      // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETGE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                      // Dst: (SELBr8:i8 R8C:i8:$rFalse, R8C:i8:$rTrue, (ORr8:i8 (CGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm)))
/*18145*/           /*Scope*/ 51, /*->18197*/
/*18146*/             OPC_CheckCondCode, ISD::SETUGE,
/*18148*/             OPC_MoveParent,
/*18149*/             OPC_CheckType, MVT::i8,
/*18151*/             OPC_MoveParent,
/*18152*/             OPC_RecordChild1, // #2 = $rTrue
/*18153*/             OPC_RecordChild2, // #3 = $rFalse
/*18154*/             OPC_CheckType, MVT::i8,
/*18156*/             OPC_EmitConvertToTarget, 1,
/*18158*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18167*/             OPC_EmitConvertToTarget, 1,
/*18169*/             OPC_EmitNode, TARGET_VAL(SPU::CEQBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18178*/             OPC_EmitNode, TARGET_VAL(SPU::ORr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18187*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 3, 2, 8, 
                      // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETUGE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                      // Dst: (SELBr8:i8 R8C:i8:$rFalse, R8C:i8:$rTrue, (ORr8:i8 (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm)))
/*18197*/           0, /*End of Scope*/
/*18198*/         0, /*End of Scope*/
/*18199*/       /*Scope*/ 62|128,1/*190*/, /*->18391*/
/*18201*/         OPC_MoveChild, 2,
/*18203*/         OPC_Scope, 29, /*->18234*/ // 5 children in Scope
/*18205*/           OPC_CheckCondCode, ISD::SETNE,
/*18207*/           OPC_MoveParent,
/*18208*/           OPC_CheckType, MVT::i8,
/*18210*/           OPC_MoveParent,
/*18211*/           OPC_RecordChild1, // #2 = $rTrue
/*18212*/           OPC_RecordChild2, // #3 = $rFalse
/*18213*/           OPC_CheckType, MVT::i8,
/*18215*/           OPC_EmitNode, TARGET_VAL(SPU::CEQBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18224*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETNE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*18234*/         /*Scope*/ 29, /*->18264*/
/*18235*/           OPC_CheckCondCode, ISD::SETLE,
/*18237*/           OPC_MoveParent,
/*18238*/           OPC_CheckType, MVT::i8,
/*18240*/           OPC_MoveParent,
/*18241*/           OPC_RecordChild1, // #2 = $rTrue
/*18242*/           OPC_RecordChild2, // #3 = $rFalse
/*18243*/           OPC_CheckType, MVT::i8,
/*18245*/           OPC_EmitNode, TARGET_VAL(SPU::CGTBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18254*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETLE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*18264*/         /*Scope*/ 29, /*->18294*/
/*18265*/           OPC_CheckCondCode, ISD::SETULE,
/*18267*/           OPC_MoveParent,
/*18268*/           OPC_CheckType, MVT::i8,
/*18270*/           OPC_MoveParent,
/*18271*/           OPC_RecordChild1, // #2 = $rTrue
/*18272*/           OPC_RecordChild2, // #3 = $rFalse
/*18273*/           OPC_CheckType, MVT::i8,
/*18275*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18284*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETULE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*18294*/         /*Scope*/ 47, /*->18342*/
/*18295*/           OPC_CheckCondCode, ISD::SETGE,
/*18297*/           OPC_MoveParent,
/*18298*/           OPC_CheckType, MVT::i8,
/*18300*/           OPC_MoveParent,
/*18301*/           OPC_RecordChild1, // #2 = $rTrue
/*18302*/           OPC_RecordChild2, // #3 = $rFalse
/*18303*/           OPC_CheckType, MVT::i8,
/*18305*/           OPC_EmitNode, TARGET_VAL(SPU::CGTBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18314*/           OPC_EmitNode, TARGET_VAL(SPU::CEQBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #5 
/*18323*/           OPC_EmitNode, TARGET_VAL(SPU::ORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*18332*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETGE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rFalse, R8C:i8:$rTrue, (ORr8:i8 (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB)))
/*18342*/         /*Scope*/ 47, /*->18390*/
/*18343*/           OPC_CheckCondCode, ISD::SETUGE,
/*18345*/           OPC_MoveParent,
/*18346*/           OPC_CheckType, MVT::i8,
/*18348*/           OPC_MoveParent,
/*18349*/           OPC_RecordChild1, // #2 = $rTrue
/*18350*/           OPC_RecordChild2, // #3 = $rFalse
/*18351*/           OPC_CheckType, MVT::i8,
/*18353*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18362*/           OPC_EmitNode, TARGET_VAL(SPU::CEQBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #5 
/*18371*/           OPC_EmitNode, TARGET_VAL(SPU::ORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*18380*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETUGE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rFalse, R8C:i8:$rTrue, (ORr8:i8 (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB)))
/*18390*/         0, /*End of Scope*/
/*18391*/       0, /*End of Scope*/
/*18392*/     /*Scope*/ 36|128,3/*420*/, /*->18814*/
/*18394*/       OPC_CheckChild0Type, MVT::i16,
/*18396*/       OPC_RecordChild1, // #1 = $imm
/*18397*/       OPC_Scope, 93|128,1/*221*/, /*->18621*/ // 2 children in Scope
/*18400*/         OPC_MoveChild, 1,
/*18402*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18405*/         OPC_Scope, 27|128,1/*155*/, /*->18563*/ // 2 children in Scope
/*18408*/           OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*18410*/           OPC_MoveParent,
/*18411*/           OPC_MoveChild, 2,
/*18413*/           OPC_Scope, 31, /*->18446*/ // 4 children in Scope
/*18415*/             OPC_CheckCondCode, ISD::SETNE,
/*18417*/             OPC_MoveParent,
/*18418*/             OPC_CheckType, MVT::i16,
/*18420*/             OPC_MoveParent,
/*18421*/             OPC_RecordChild1, // #2 = $rTrue
/*18422*/             OPC_RecordChild2, // #3 = $rFalse
/*18423*/             OPC_CheckType, MVT::i16,
/*18425*/             OPC_EmitConvertToTarget, 1,
/*18427*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18436*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETNE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                      // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*18446*/           /*Scope*/ 31, /*->18478*/
/*18447*/             OPC_CheckCondCode, ISD::SETLE,
/*18449*/             OPC_MoveParent,
/*18450*/             OPC_CheckType, MVT::i16,
/*18452*/             OPC_MoveParent,
/*18453*/             OPC_RecordChild1, // #2 = $rTrue
/*18454*/             OPC_RecordChild2, // #3 = $rFalse
/*18455*/             OPC_CheckType, MVT::i16,
/*18457*/             OPC_EmitConvertToTarget, 1,
/*18459*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18468*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETLE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                      // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*18478*/           /*Scope*/ 31, /*->18510*/
/*18479*/             OPC_CheckCondCode, ISD::SETULE,
/*18481*/             OPC_MoveParent,
/*18482*/             OPC_CheckType, MVT::i16,
/*18484*/             OPC_MoveParent,
/*18485*/             OPC_RecordChild1, // #2 = $rTrue
/*18486*/             OPC_RecordChild2, // #3 = $rFalse
/*18487*/             OPC_CheckType, MVT::i16,
/*18489*/             OPC_EmitConvertToTarget, 1,
/*18491*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18500*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETULE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                      // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*18510*/           /*Scope*/ 51, /*->18562*/
/*18511*/             OPC_CheckCondCode, ISD::SETGE,
/*18513*/             OPC_MoveParent,
/*18514*/             OPC_CheckType, MVT::i16,
/*18516*/             OPC_MoveParent,
/*18517*/             OPC_RecordChild1, // #2 = $rTrue
/*18518*/             OPC_RecordChild2, // #3 = $rFalse
/*18519*/             OPC_CheckType, MVT::i16,
/*18521*/             OPC_EmitConvertToTarget, 1,
/*18523*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18532*/             OPC_EmitConvertToTarget, 1,
/*18534*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18543*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18552*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 3, 2, 8, 
                      // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETGE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                      // Dst: (SELBr16:i16 R16C:i16:$rFalse, R16C:i16:$rTrue, (ORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm)))
/*18562*/           0, /*End of Scope*/
/*18563*/         /*Scope*/ 56, /*->18620*/
/*18564*/           OPC_CheckPredicate, 3, // Predicate_i16ImmUns10
/*18566*/           OPC_MoveParent,
/*18567*/           OPC_MoveChild, 2,
/*18569*/           OPC_CheckCondCode, ISD::SETUGE,
/*18571*/           OPC_MoveParent,
/*18572*/           OPC_CheckType, MVT::i16,
/*18574*/           OPC_MoveParent,
/*18575*/           OPC_RecordChild1, // #2 = $rTrue
/*18576*/           OPC_RecordChild2, // #3 = $rFalse
/*18577*/           OPC_CheckType, MVT::i16,
/*18579*/           OPC_EmitConvertToTarget, 1,
/*18581*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18590*/           OPC_EmitConvertToTarget, 1,
/*18592*/           OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18601*/           OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18610*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 3, 2, 8, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$imm, SETUGE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                    // Dst: (SELBr16:i16 R16C:i16:$rFalse, R16C:i16:$rTrue, (ORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$imm)))
/*18620*/         0, /*End of Scope*/
/*18621*/       /*Scope*/ 62|128,1/*190*/, /*->18813*/
/*18623*/         OPC_MoveChild, 2,
/*18625*/         OPC_Scope, 29, /*->18656*/ // 5 children in Scope
/*18627*/           OPC_CheckCondCode, ISD::SETNE,
/*18629*/           OPC_MoveParent,
/*18630*/           OPC_CheckType, MVT::i16,
/*18632*/           OPC_MoveParent,
/*18633*/           OPC_RecordChild1, // #2 = $rTrue
/*18634*/           OPC_RecordChild2, // #3 = $rFalse
/*18635*/           OPC_CheckType, MVT::i16,
/*18637*/           OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18646*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETNE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*18656*/         /*Scope*/ 29, /*->18686*/
/*18657*/           OPC_CheckCondCode, ISD::SETLE,
/*18659*/           OPC_MoveParent,
/*18660*/           OPC_CheckType, MVT::i16,
/*18662*/           OPC_MoveParent,
/*18663*/           OPC_RecordChild1, // #2 = $rTrue
/*18664*/           OPC_RecordChild2, // #3 = $rFalse
/*18665*/           OPC_CheckType, MVT::i16,
/*18667*/           OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18676*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*18686*/         /*Scope*/ 29, /*->18716*/
/*18687*/           OPC_CheckCondCode, ISD::SETULE,
/*18689*/           OPC_MoveParent,
/*18690*/           OPC_CheckType, MVT::i16,
/*18692*/           OPC_MoveParent,
/*18693*/           OPC_RecordChild1, // #2 = $rTrue
/*18694*/           OPC_RecordChild2, // #3 = $rFalse
/*18695*/           OPC_CheckType, MVT::i16,
/*18697*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18706*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*18716*/         /*Scope*/ 47, /*->18764*/
/*18717*/           OPC_CheckCondCode, ISD::SETGE,
/*18719*/           OPC_MoveParent,
/*18720*/           OPC_CheckType, MVT::i16,
/*18722*/           OPC_MoveParent,
/*18723*/           OPC_RecordChild1, // #2 = $rTrue
/*18724*/           OPC_RecordChild2, // #3 = $rFalse
/*18725*/           OPC_CheckType, MVT::i16,
/*18727*/           OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18736*/           OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #5 
/*18745*/           OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*18754*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rFalse, R16C:i16:$rTrue, (ORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB)))
/*18764*/         /*Scope*/ 47, /*->18812*/
/*18765*/           OPC_CheckCondCode, ISD::SETUGE,
/*18767*/           OPC_MoveParent,
/*18768*/           OPC_CheckType, MVT::i16,
/*18770*/           OPC_MoveParent,
/*18771*/           OPC_RecordChild1, // #2 = $rTrue
/*18772*/           OPC_RecordChild2, // #3 = $rFalse
/*18773*/           OPC_CheckType, MVT::i16,
/*18775*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18784*/           OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #5 
/*18793*/           OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*18802*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rFalse, R16C:i16:$rTrue, (ORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB)))
/*18812*/         0, /*End of Scope*/
/*18813*/       0, /*End of Scope*/
/*18814*/     /*Scope*/ 36|128,3/*420*/, /*->19236*/
/*18816*/       OPC_CheckChild0Type, MVT::i32,
/*18818*/       OPC_RecordChild1, // #1 = $imm
/*18819*/       OPC_Scope, 93|128,1/*221*/, /*->19043*/ // 2 children in Scope
/*18822*/         OPC_MoveChild, 1,
/*18824*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18827*/         OPC_Scope, 27|128,1/*155*/, /*->18985*/ // 2 children in Scope
/*18830*/           OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*18832*/           OPC_MoveParent,
/*18833*/           OPC_MoveChild, 2,
/*18835*/           OPC_Scope, 31, /*->18868*/ // 4 children in Scope
/*18837*/             OPC_CheckCondCode, ISD::SETNE,
/*18839*/             OPC_MoveParent,
/*18840*/             OPC_CheckType, MVT::i32,
/*18842*/             OPC_MoveParent,
/*18843*/             OPC_RecordChild1, // #2 = $rTrue
/*18844*/             OPC_RecordChild2, // #3 = $rFalse
/*18845*/             OPC_CheckType, MVT::i32,
/*18847*/             OPC_EmitConvertToTarget, 1,
/*18849*/             OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18858*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETNE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                      // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*18868*/           /*Scope*/ 31, /*->18900*/
/*18869*/             OPC_CheckCondCode, ISD::SETLE,
/*18871*/             OPC_MoveParent,
/*18872*/             OPC_CheckType, MVT::i32,
/*18874*/             OPC_MoveParent,
/*18875*/             OPC_RecordChild1, // #2 = $rTrue
/*18876*/             OPC_RecordChild2, // #3 = $rFalse
/*18877*/             OPC_CheckType, MVT::i32,
/*18879*/             OPC_EmitConvertToTarget, 1,
/*18881*/             OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18890*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETLE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                      // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*18900*/           /*Scope*/ 31, /*->18932*/
/*18901*/             OPC_CheckCondCode, ISD::SETULE,
/*18903*/             OPC_MoveParent,
/*18904*/             OPC_CheckType, MVT::i32,
/*18906*/             OPC_MoveParent,
/*18907*/             OPC_RecordChild1, // #2 = $rTrue
/*18908*/             OPC_RecordChild2, // #3 = $rFalse
/*18909*/             OPC_CheckType, MVT::i32,
/*18911*/             OPC_EmitConvertToTarget, 1,
/*18913*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18922*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETULE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                      // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*18932*/           /*Scope*/ 51, /*->18984*/
/*18933*/             OPC_CheckCondCode, ISD::SETGE,
/*18935*/             OPC_MoveParent,
/*18936*/             OPC_CheckType, MVT::i32,
/*18938*/             OPC_MoveParent,
/*18939*/             OPC_RecordChild1, // #2 = $rTrue
/*18940*/             OPC_RecordChild2, // #3 = $rFalse
/*18941*/             OPC_CheckType, MVT::i32,
/*18943*/             OPC_EmitConvertToTarget, 1,
/*18945*/             OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18954*/             OPC_EmitConvertToTarget, 1,
/*18956*/             OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18965*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18974*/             OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 8, 
                      // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETGE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                      // Dst: (SELBr32:i32 R32C:i32:$rFalse, R32C:i32:$rTrue, (ORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm)))
/*18984*/           0, /*End of Scope*/
/*18985*/         /*Scope*/ 56, /*->19042*/
/*18986*/           OPC_CheckPredicate, 13, // Predicate_i32ImmUns10
/*18988*/           OPC_MoveParent,
/*18989*/           OPC_MoveChild, 2,
/*18991*/           OPC_CheckCondCode, ISD::SETUGE,
/*18993*/           OPC_MoveParent,
/*18994*/           OPC_CheckType, MVT::i32,
/*18996*/           OPC_MoveParent,
/*18997*/           OPC_RecordChild1, // #2 = $rTrue
/*18998*/           OPC_RecordChild2, // #3 = $rFalse
/*18999*/           OPC_CheckType, MVT::i32,
/*19001*/           OPC_EmitConvertToTarget, 1,
/*19003*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19012*/           OPC_EmitConvertToTarget, 1,
/*19014*/           OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7 
/*19023*/           OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*19032*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 8, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmUns10>>:$imm, SETUGE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                    // Dst: (SELBr32:i32 R32C:i32:$rFalse, R32C:i32:$rTrue, (ORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmUns10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmUns10>>:$imm)))
/*19042*/         0, /*End of Scope*/
/*19043*/       /*Scope*/ 62|128,1/*190*/, /*->19235*/
/*19045*/         OPC_MoveChild, 2,
/*19047*/         OPC_Scope, 29, /*->19078*/ // 5 children in Scope
/*19049*/           OPC_CheckCondCode, ISD::SETNE,
/*19051*/           OPC_MoveParent,
/*19052*/           OPC_CheckType, MVT::i32,
/*19054*/           OPC_MoveParent,
/*19055*/           OPC_RecordChild1, // #2 = $rTrue
/*19056*/           OPC_RecordChild2, // #3 = $rFalse
/*19057*/           OPC_CheckType, MVT::i32,
/*19059*/           OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19068*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETNE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*19078*/         /*Scope*/ 29, /*->19108*/
/*19079*/           OPC_CheckCondCode, ISD::SETLE,
/*19081*/           OPC_MoveParent,
/*19082*/           OPC_CheckType, MVT::i32,
/*19084*/           OPC_MoveParent,
/*19085*/           OPC_RecordChild1, // #2 = $rTrue
/*19086*/           OPC_RecordChild2, // #3 = $rFalse
/*19087*/           OPC_CheckType, MVT::i32,
/*19089*/           OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19098*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*19108*/         /*Scope*/ 29, /*->19138*/
/*19109*/           OPC_CheckCondCode, ISD::SETULE,
/*19111*/           OPC_MoveParent,
/*19112*/           OPC_CheckType, MVT::i32,
/*19114*/           OPC_MoveParent,
/*19115*/           OPC_RecordChild1, // #2 = $rTrue
/*19116*/           OPC_RecordChild2, // #3 = $rFalse
/*19117*/           OPC_CheckType, MVT::i32,
/*19119*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19128*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*19138*/         /*Scope*/ 47, /*->19186*/
/*19139*/           OPC_CheckCondCode, ISD::SETGE,
/*19141*/           OPC_MoveParent,
/*19142*/           OPC_CheckType, MVT::i32,
/*19144*/           OPC_MoveParent,
/*19145*/           OPC_RecordChild1, // #2 = $rTrue
/*19146*/           OPC_RecordChild2, // #3 = $rFalse
/*19147*/           OPC_CheckType, MVT::i32,
/*19149*/           OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19158*/           OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #5 
/*19167*/           OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19176*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rFalse, R32C:i32:$rTrue, (ORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)))
/*19186*/         /*Scope*/ 47, /*->19234*/
/*19187*/           OPC_CheckCondCode, ISD::SETUGE,
/*19189*/           OPC_MoveParent,
/*19190*/           OPC_CheckType, MVT::i32,
/*19192*/           OPC_MoveParent,
/*19193*/           OPC_RecordChild1, // #2 = $rTrue
/*19194*/           OPC_RecordChild2, // #3 = $rFalse
/*19195*/           OPC_CheckType, MVT::i32,
/*19197*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19206*/           OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #5 
/*19215*/           OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19224*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rFalse, R32C:i32:$rTrue, (ORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)))
/*19234*/         0, /*End of Scope*/
/*19235*/       0, /*End of Scope*/
/*19236*/     /*Scope*/ 53|128,5/*693*/, /*->19931*/
/*19238*/       OPC_CheckChild0Type, MVT::i64,
/*19240*/       OPC_RecordChild1, // #1 = $rB
/*19241*/       OPC_MoveChild, 2,
/*19243*/       OPC_Scope, 93, /*->19338*/ // 5 children in Scope
/*19245*/         OPC_CheckCondCode, ISD::SETNE,
/*19247*/         OPC_MoveParent,
/*19248*/         OPC_CheckType, MVT::i32,
/*19250*/         OPC_MoveParent,
/*19251*/         OPC_RecordChild1, // #2 = $rTrue
/*19252*/         OPC_RecordChild2, // #3 = $rFalse
/*19253*/         OPC_CheckType, MVT::i64,
/*19255*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19258*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19267*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19270*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 6,  // Results = #7 
/*19279*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*19288*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8,  // Results = #9 
/*19296*/         OPC_EmitInteger, MVT::i16, 11, 
/*19299*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*19308*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*19311*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 11, 12,  // Results = #13 
/*19320*/         OPC_EmitNode, TARGET_VAL(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 13,  // Results = #14 
/*19328*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 14, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETNE:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), 11:i16), R32C:i32)))
/*19338*/       /*Scope*/ 7|128,1/*135*/, /*->19475*/
/*19340*/         OPC_CheckCondCode, ISD::SETULT,
/*19342*/         OPC_MoveParent,
/*19343*/         OPC_CheckType, MVT::i32,
/*19345*/         OPC_MoveParent,
/*19346*/         OPC_RecordChild1, // #2 = $rTrue
/*19347*/         OPC_RecordChild2, // #3 = $rFalse
/*19348*/         OPC_CheckType, MVT::i64,
/*19350*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19353*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19362*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19365*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 6,  // Results = #7 
/*19374*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*19383*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19386*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 9,  // Results = #10 
/*19395*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19398*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 11,  // Results = #12 
/*19407*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 10, 12,  // Results = #13 
/*19416*/         OPC_EmitNode, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 13,  // Results = #14 
/*19425*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14,  // Results = #15 
/*19433*/         OPC_EmitInteger, MVT::i16, 11, 
/*19436*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15, 16,  // Results = #17 
/*19445*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*19448*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 17, 18,  // Results = #19 
/*19457*/         OPC_EmitNode, TARGET_VAL(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19,  // Results = #20 
/*19465*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 20, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETULT:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)))), 11:i16), R32C:i32)))
/*19475*/       /*Scope*/ 7|128,1/*135*/, /*->19612*/
/*19477*/         OPC_CheckCondCode, ISD::SETLT,
/*19479*/         OPC_MoveParent,
/*19480*/         OPC_CheckType, MVT::i32,
/*19482*/         OPC_MoveParent,
/*19483*/         OPC_RecordChild1, // #2 = $rTrue
/*19484*/         OPC_RecordChild2, // #3 = $rFalse
/*19485*/         OPC_CheckType, MVT::i64,
/*19487*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19490*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19499*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19502*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 6,  // Results = #7 
/*19511*/         OPC_EmitNode, TARGET_VAL(SPU::CGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*19520*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19523*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 9,  // Results = #10 
/*19532*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19535*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 11,  // Results = #12 
/*19544*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 10, 12,  // Results = #13 
/*19553*/         OPC_EmitNode, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 13,  // Results = #14 
/*19562*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14,  // Results = #15 
/*19570*/         OPC_EmitInteger, MVT::i16, 11, 
/*19573*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15, 16,  // Results = #17 
/*19582*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*19585*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 17, 18,  // Results = #19 
/*19594*/         OPC_EmitNode, TARGET_VAL(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19,  // Results = #20 
/*19602*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 20, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETLT:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)))), 11:i16), R32C:i32)))
/*19612*/       /*Scope*/ 29|128,1/*157*/, /*->19771*/
/*19614*/         OPC_CheckCondCode, ISD::SETULE,
/*19616*/         OPC_MoveParent,
/*19617*/         OPC_CheckType, MVT::i32,
/*19619*/         OPC_MoveParent,
/*19620*/         OPC_RecordChild1, // #2 = $rTrue
/*19621*/         OPC_RecordChild2, // #3 = $rFalse
/*19622*/         OPC_CheckType, MVT::i64,
/*19624*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19627*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19636*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19639*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 6,  // Results = #7 
/*19648*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*19657*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19660*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 9,  // Results = #10 
/*19669*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19672*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 11,  // Results = #12 
/*19681*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 10, 12,  // Results = #13 
/*19690*/         OPC_EmitNode, TARGET_VAL(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 13,  // Results = #14 
/*19698*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19701*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 15,  // Results = #16 
/*19710*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19713*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 17,  // Results = #18 
/*19722*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16, 18,  // Results = #19 
/*19731*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 14, 19,  // Results = #20 
/*19741*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*19744*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*19753*/         OPC_EmitNode, TARGET_VAL(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22,  // Results = #23 
/*19761*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 23, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETULE:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (COPY_TO_REGCLASS:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), R32C:i32)))
/*19771*/       /*Scope*/ 29|128,1/*157*/, /*->19930*/
/*19773*/         OPC_CheckCondCode, ISD::SETLE,
/*19775*/         OPC_MoveParent,
/*19776*/         OPC_CheckType, MVT::i32,
/*19778*/         OPC_MoveParent,
/*19779*/         OPC_RecordChild1, // #2 = $rTrue
/*19780*/         OPC_RecordChild2, // #3 = $rFalse
/*19781*/         OPC_CheckType, MVT::i64,
/*19783*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19786*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19795*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19798*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 6,  // Results = #7 
/*19807*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*19816*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19819*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 9,  // Results = #10 
/*19828*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19831*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 11,  // Results = #12 
/*19840*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 10, 12,  // Results = #13 
/*19849*/         OPC_EmitNode, TARGET_VAL(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 13,  // Results = #14 
/*19857*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19860*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 15,  // Results = #16 
/*19869*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*19872*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 17,  // Results = #18 
/*19881*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16, 18,  // Results = #19 
/*19890*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 14, 19,  // Results = #20 
/*19900*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*19903*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*19912*/         OPC_EmitNode, TARGET_VAL(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22,  // Results = #23 
/*19920*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 23, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETLE:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (COPY_TO_REGCLASS:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), R32C:i32)))
/*19930*/       0, /*End of Scope*/
/*19931*/     0, /*End of Scope*/
/*19932*/   /*Scope*/ 94|128,1/*222*/, /*->20156*/
/*19934*/     OPC_RecordChild0, // #0 = $rC
/*19935*/     OPC_Scope, 38|128,1/*166*/, /*->20104*/ // 4 children in Scope
/*19938*/       OPC_CheckChild0Type, MVT::i32,
/*19940*/       OPC_RecordChild1, // #1 = $rB
/*19941*/       OPC_RecordChild2, // #2 = $rA
/*19942*/       OPC_SwitchType /*8 cases */, 10,  MVT::i32,// ->19955
/*19945*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32_cond), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                  // Src: (select:i32 R32C:i32:$rC, R32C:i32:$rB, R32C:i32:$rA) - Complexity = 3
                  // Dst: (SELBr32_cond:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
                /*SwitchType*/ 18,  MVT::i64,// ->19975
/*19957*/         OPC_EmitNode, TARGET_VAL(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #3 
/*19965*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 1, 3, 
                  // Src: (select:i64 R32C:i32:$rCond, R64C:i64:$rFalse, R64C:i64:$rTrue) - Complexity = 3
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 R32C:i32:$rCond))
                /*SwitchType*/ 10,  MVT::f32,// ->19987
/*19977*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBf32_cond), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                  // Src: (select:f32 R32C:i32:$rC, R32FP:f32:$rB, R32FP:f32:$rA) - Complexity = 3
                  // Dst: (SELBf32_cond:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32C:i32:$rC)
                /*SwitchType*/ 10,  MVT::f64,// ->19999
/*19989*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBf64_cond), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 1, 0, 
                  // Src: (select:f64 R32C:i32:$rC, R64FP:f64:$rB, R64FP:f64:$rA) - Complexity = 3
                  // Dst: (SELBf64_cond:f64 R64FP:f64:$rA, R64FP:f64:$rB, R32C:i32:$rC)
                /*SwitchType*/ 24,  MVT::v16i8,// ->20025
/*20001*/         OPC_Scope, 10, /*->20013*/ // 2 children in Scope
/*20003*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8_cond), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v16i8 R32C:i32:$rC, VECREG:v16i8:$rB, VECREG:v16i8:$rA) - Complexity = 3
                    // Dst: (SELBv16i8_cond:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, R32C:i32:$rC)
/*20013*/         /*Scope*/ 10, /*->20024*/
/*20014*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8_vcond), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v16i8 R32C:i32:$rC, VECREG:v16i8:$rB, VECREG:v16i8:$rA) - Complexity = 3
                    // Dst: (SELBv16i8_vcond:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, R32C:i32:$rC)
/*20024*/         0, /*End of Scope*/
                /*SwitchType*/ 24,  MVT::v8i16,// ->20051
/*20027*/         OPC_Scope, 10, /*->20039*/ // 2 children in Scope
/*20029*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16_cond), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v8i16 R32C:i32:$rC, VECREG:v8i16:$rB, VECREG:v8i16:$rA) - Complexity = 3
                    // Dst: (SELBv8i16_cond:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, R32C:i32:$rC)
/*20039*/         /*Scope*/ 10, /*->20050*/
/*20040*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16_vcond), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v8i16 R32C:i32:$rC, VECREG:v8i16:$rB, VECREG:v8i16:$rA) - Complexity = 3
                    // Dst: (SELBv8i16_vcond:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, R32C:i32:$rC)
/*20050*/         0, /*End of Scope*/
                /*SwitchType*/ 24,  MVT::v4i32,// ->20077
/*20053*/         OPC_Scope, 10, /*->20065*/ // 2 children in Scope
/*20055*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32_cond), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v4i32 R32C:i32:$rC, VECREG:v4i32:$rB, VECREG:v4i32:$rA) - Complexity = 3
                    // Dst: (SELBv4i32_cond:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, R32C:i32:$rC)
/*20065*/         /*Scope*/ 10, /*->20076*/
/*20066*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32_vcond), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v4i32 R32C:i32:$rC, VECREG:v4i32:$rB, VECREG:v4i32:$rA) - Complexity = 3
                    // Dst: (SELBv4i32_vcond:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, R32C:i32:$rC)
/*20076*/         0, /*End of Scope*/
                /*SwitchType*/ 24,  MVT::v2i64,// ->20103
/*20079*/         OPC_Scope, 10, /*->20091*/ // 2 children in Scope
/*20081*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64_cond), 0,
                        1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v2i64 R32C:i32:$rC, VECREG:v2i64:$rB, VECREG:v2i64:$rA) - Complexity = 3
                    // Dst: (SELBv2i64_cond:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, R32C:i32:$rC)
/*20091*/         /*Scope*/ 10, /*->20102*/
/*20092*/           OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64_vcond), 0,
                        1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v2i64 R32C:i32:$rC, VECREG:v2i64:$rB, VECREG:v2i64:$rA) - Complexity = 3
                    // Dst: (SELBv2i64_vcond:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, R32C:i32:$rC)
/*20102*/         0, /*End of Scope*/
                0, // EndSwitchType
/*20104*/     /*Scope*/ 16, /*->20121*/
/*20105*/       OPC_CheckChild0Type, MVT::i16,
/*20107*/       OPC_RecordChild1, // #1 = $rB
/*20108*/       OPC_RecordChild2, // #2 = $rA
/*20109*/       OPC_CheckType, MVT::i16,
/*20111*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16_cond), 0,
                    1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 R16C:i16:$rC, R16C:i16:$rB, R16C:i16:$rA) - Complexity = 3
                // Dst: (SELBr16_cond:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*20121*/     /*Scope*/ 16, /*->20138*/
/*20122*/       OPC_CheckChild0Type, MVT::i8,
/*20124*/       OPC_RecordChild1, // #1 = $rB
/*20125*/       OPC_RecordChild2, // #2 = $rA
/*20126*/       OPC_CheckType, MVT::i8,
/*20128*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8_cond), 0,
                    1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i8 R8C:i8:$rC, R8C:i8:$rB, R8C:i8:$rA) - Complexity = 3
                // Dst: (SELBr8_cond:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*20138*/     /*Scope*/ 16, /*->20155*/
/*20139*/       OPC_CheckChild0Type, MVT::v4i32,
/*20141*/       OPC_RecordChild1, // #1 = $rB
/*20142*/       OPC_RecordChild2, // #2 = $rA
/*20143*/       OPC_CheckType, MVT::v4f32,
/*20145*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4f32_cond), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:v4f32 VECREG:v4i32:$rC, VECREG:v4f32:$rB, VECREG:v4f32:$rA) - Complexity = 3
                // Dst: (SELBv4f32_cond:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4i32:$rC)
/*20155*/     0, /*End of Scope*/
/*20156*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 109|128,3/*493*/,  TARGET_VAL(ISD::MUL),// ->20654
/*20161*/   OPC_Scope, 29, /*->20192*/ // 2 children in Scope
/*20163*/     OPC_MoveChild, 0,
/*20165*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20168*/     OPC_RecordChild0, // #0 = $rA
/*20169*/     OPC_CheckChild0Type, MVT::i16,
/*20171*/     OPC_MoveParent,
/*20172*/     OPC_MoveChild, 1,
/*20174*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20177*/     OPC_RecordChild0, // #1 = $rB
/*20178*/     OPC_CheckChild0Type, MVT::i16,
/*20180*/     OPC_MoveParent,
/*20181*/     OPC_CheckType, MVT::i32,
/*20183*/     OPC_MorphNodeTo, TARGET_VAL(SPU::MPYUr16), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (mul:i32 (zext:i32 R16C:i16:$rA), (zext:i32 R16C:i16:$rB)) - Complexity = 9
              // Dst: (MPYUr16:i32 R16C:i16:$rA, R16C:i16:$rB)
/*20192*/   /*Scope*/ 75|128,3/*459*/, /*->20653*/
/*20194*/     OPC_RecordChild0, // #0 = $rA
/*20195*/     OPC_Scope, 44, /*->20241*/ // 3 children in Scope
/*20197*/       OPC_RecordChild1, // #1 = $val
/*20198*/       OPC_MoveChild, 1,
/*20200*/       OPC_SwitchOpcode /*2 cases */, 16,  TARGET_VAL(ISD::Constant),// ->20220
/*20204*/         OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*20206*/         OPC_MoveParent,
/*20207*/         OPC_CheckType, MVT::i16,
/*20209*/         OPC_EmitConvertToTarget, 1,
/*20211*/         OPC_MorphNodeTo, TARGET_VAL(SPU::MPYIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (mul:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (MPYIr16:i16 R16C:i16:$rA, (imm:i16):$val)
                /*SwitchOpcode*/ 17,  TARGET_VAL(ISD::BUILD_VECTOR),// ->20240
/*20223*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*20225*/         OPC_MoveParent,
/*20226*/         OPC_CheckType, MVT::v8i16,
/*20228*/         OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*20231*/         OPC_MorphNodeTo, TARGET_VAL(SPU::MPYIvec), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (mul:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (MPYIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
                0, // EndSwitchOpcode
/*20241*/     /*Scope*/ 23, /*->20265*/
/*20242*/       OPC_MoveChild, 0,
/*20244*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*20247*/       OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*20249*/       OPC_MoveParent,
/*20250*/       OPC_RecordChild1, // #1 = $rA
/*20251*/       OPC_CheckType, MVT::v8i16,
/*20253*/       OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*20256*/       OPC_MorphNodeTo, TARGET_VAL(SPU::MPYIvec), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                // Src: (mul:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                // Dst: (MPYIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*20265*/     /*Scope*/ 1|128,3/*385*/, /*->20652*/
/*20267*/       OPC_RecordChild1, // #1 = $rB
/*20268*/       OPC_SwitchType /*5 cases */, 9,  MVT::i16,// ->20280
/*20271*/         OPC_MorphNodeTo, TARGET_VAL(SPU::MPYr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (MPYr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 45,  MVT::i32,// ->20327
/*20282*/         OPC_EmitNode, TARGET_VAL(SPU::MPYHr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*20291*/         OPC_EmitNode, TARGET_VAL(SPU::MPYHr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3 
/*20300*/         OPC_EmitNode, TARGET_VAL(SPU::Ar32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*20309*/         OPC_EmitNode, TARGET_VAL(SPU::MPYUr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #5 
/*20318*/         OPC_MorphNodeTo, TARGET_VAL(SPU::Ar32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (mul:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (Ar32:i32 (Ar32:i32 (MPYHr32:i32 R32C:i32:$rA, R32C:i32:$rB), (MPYHr32:i32 R32C:i32:$rB, R32C:i32:$rA)), (MPYUr32:i32 R32C:i32:$rA, R32C:i32:$rB))
                /*SwitchType*/ 53,  MVT::v8i16,// ->20382
/*20329*/         OPC_EmitNode, TARGET_VAL(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*20338*/         OPC_EmitNode, TARGET_VAL(SPU::MPYHHv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*20347*/         OPC_EmitInteger, MVT::i32, 16, 
/*20350*/         OPC_EmitNode, TARGET_VAL(SPU::SHLIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 4,  // Results = #5 
/*20359*/         OPC_EmitInteger, MVT::i16, 76|128,25|128,3/*52428*/, 
/*20364*/         OPC_EmitNode, TARGET_VAL(SPU::FSMBIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6,  // Results = #7 
/*20372*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 5, 7, 
                  // Src: (mul:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (SELBv8i16:v8i16 (MPYv8i16:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (SHLIv4i32:v16i8 (MPYHHv8i16:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB), 16:i32), (FSMBIv8i16:v16i8 52428:i16))
                /*SwitchType*/ 45,  MVT::v4i32,// ->20429
/*20384*/         OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*20393*/         OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0,  // Results = #3 
/*20402*/         OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*20411*/         OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1,  // Results = #5 
/*20420*/         OPC_MorphNodeTo, TARGET_VAL(SPU::Av4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 4, 5, 
                  // Src: (mul:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (Av4i32:v4i32 (Av4i32:v4i32 (MPYHv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (MPYHv4i32:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)), (MPYUv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB))
                /*SwitchType*/ 91|128,1/*219*/,  MVT::v16i8,// ->20651
/*20432*/         OPC_EmitNode, TARGET_VAL(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*20441*/         OPC_EmitInteger, MVT::i32, 8, 
/*20444*/         OPC_EmitNode, TARGET_VAL(SPU::ROTMAHIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*20453*/         OPC_EmitInteger, MVT::i32, 8, 
/*20456*/         OPC_EmitNode, TARGET_VAL(SPU::ROTMAHIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 5,  // Results = #6 
/*20465*/         OPC_EmitNode, TARGET_VAL(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 6,  // Results = #7 
/*20474*/         OPC_EmitInteger, MVT::i16, 8, 
/*20477*/         OPC_EmitNode, TARGET_VAL(SPU::SHLHIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*20486*/         OPC_EmitInteger, MVT::i16, 34|128,68/*8738*/, 
/*20490*/         OPC_EmitNode, TARGET_VAL(SPU::FSMBIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10,  // Results = #11 
/*20498*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 9, 11,  // Results = #12 
/*20508*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*20513*/         OPC_EmitNode, TARGET_VAL(SPU::ILAv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 13,  // Results = #14 
/*20521*/         OPC_EmitNode, TARGET_VAL(SPU::ANDv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 12, 14,  // Results = #15 
/*20530*/         OPC_EmitInteger, MVT::i32, 16, 
/*20533*/         OPC_EmitNode, TARGET_VAL(SPU::ROTMAIv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 16,  // Results = #17 
/*20542*/         OPC_EmitInteger, MVT::i32, 16, 
/*20545*/         OPC_EmitNode, TARGET_VAL(SPU::ROTMAIv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 18,  // Results = #19 
/*20554*/         OPC_EmitNode, TARGET_VAL(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 17, 19,  // Results = #20 
/*20563*/         OPC_EmitInteger, MVT::i32, 8, 
/*20566*/         OPC_EmitNode, TARGET_VAL(SPU::ROTMAIv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 21,  // Results = #22 
/*20575*/         OPC_EmitInteger, MVT::i32, 8, 
/*20578*/         OPC_EmitNode, TARGET_VAL(SPU::ROTMAIv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 23,  // Results = #24 
/*20587*/         OPC_EmitNode, TARGET_VAL(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 22, 24,  // Results = #25 
/*20596*/         OPC_EmitInteger, MVT::i16, 8, 
/*20599*/         OPC_EmitNode, TARGET_VAL(SPU::SHLHIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25, 26,  // Results = #27 
/*20608*/         OPC_EmitInteger, MVT::i16, 34|128,68/*8738*/, 
/*20612*/         OPC_EmitNode, TARGET_VAL(SPU::FSMBIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28,  // Results = #29 
/*20620*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 20, 27, 29,  // Results = #30 
/*20630*/         OPC_EmitInteger, MVT::i32, 16, 
/*20633*/         OPC_EmitNode, TARGET_VAL(SPU::SHLIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30, 31,  // Results = #32 
/*20642*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15, 32, 
                  // Src: (mul:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (ORv4i32:v16i8 (ANDv4i32:v16i8 (SELBv4i32:v16i8 (MPYv8i16:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (SHLHIv8i16:v16i8 (MPYv8i16:v16i8 (ROTMAHIv8i16:v16i8 VECREG:v16i8:$rA, 8:i32), (ROTMAHIv8i16:v16i8 VECREG:v16i8:$rB, 8:i32)), 8:i16), (FSMBIv8i16:v16i8 8738:i16)), (ILAv4i32:v16i8 65535:i32)), (SHLIv4i32:v16i8 (SELBv4i32:v16i8 (MPYv8i16:v16i8 (ROTMAIv4i32_i32:v16i8 VECREG:v16i8:$rA, 16:i32), (ROTMAIv4i32_i32:v16i8 VECREG:v16i8:$rB, 16:i32)), (SHLHIv8i16:v16i8 (MPYv8i16:v16i8 (ROTMAIv4i32_i32:v16i8 VECREG:v16i8:$rA, 8:i32), (ROTMAIv4i32_i32:v16i8 VECREG:v16i8:$rB, 8:i32)), 8:i16), (FSMBIv8i16:v16i8 8738:i16)), 16:i32))
                0, // EndSwitchType
/*20652*/     0, /*End of Scope*/
/*20653*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 84|128,31/*4052*/,  TARGET_VAL(ISD::SETCC),// ->24710
/*20658*/   OPC_Scope, 80, /*->20740*/ // 4 children in Scope
/*20660*/     OPC_MoveChild, 0,
/*20662*/     OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*20665*/     OPC_RecordChild0, // #0 = $rA
/*20666*/     OPC_CheckType, MVT::f32,
/*20668*/     OPC_MoveParent,
/*20669*/     OPC_MoveChild, 1,
/*20671*/     OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*20674*/     OPC_RecordChild0, // #1 = $rB
/*20675*/     OPC_MoveParent,
/*20676*/     OPC_MoveChild, 2,
/*20678*/     OPC_Scope, 14, /*->20694*/ // 4 children in Scope
/*20680*/       OPC_CheckCondCode, ISD::SETUEQ,
/*20682*/       OPC_MoveParent,
/*20683*/       OPC_CheckType, MVT::i32,
/*20685*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FCMEQf32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (setcc:i32 (fabs:f32 R32FP:f32:$rA), (fabs:f32 R32FP:f32:$rB), SETUEQ:Other) - Complexity = 9
                // Dst: (FCMEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*20694*/     /*Scope*/ 14, /*->20709*/
/*20695*/       OPC_CheckCondCode, ISD::SETOEQ,
/*20697*/       OPC_MoveParent,
/*20698*/       OPC_CheckType, MVT::i32,
/*20700*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FCMEQf32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (setcc:i32 (fabs:f32 R32FP:f32:$rA), (fabs:f32 R32FP:f32:$rB), SETOEQ:Other) - Complexity = 9
                // Dst: (FCMEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*20709*/     /*Scope*/ 14, /*->20724*/
/*20710*/       OPC_CheckCondCode, ISD::SETUGT,
/*20712*/       OPC_MoveParent,
/*20713*/       OPC_CheckType, MVT::i32,
/*20715*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FCMGTf32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (setcc:i32 (fabs:f32 R32FP:f32:$rA), (fabs:f32 R32FP:f32:$rB), SETUGT:Other) - Complexity = 9
                // Dst: (FCMGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*20724*/     /*Scope*/ 14, /*->20739*/
/*20725*/       OPC_CheckCondCode, ISD::SETOGT,
/*20727*/       OPC_MoveParent,
/*20728*/       OPC_CheckType, MVT::i32,
/*20730*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FCMGTf32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (setcc:i32 (fabs:f32 R32FP:f32:$rA), (fabs:f32 R32FP:f32:$rB), SETOGT:Other) - Complexity = 9
                // Dst: (FCMGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*20739*/     0, /*End of Scope*/
/*20740*/   /*Scope*/ 77|128,7/*973*/, /*->21715*/
/*20742*/     OPC_RecordChild0, // #0 = $rA
/*20743*/     OPC_Scope, 76|128,2/*332*/, /*->21078*/ // 3 children in Scope
/*20746*/       OPC_CheckChild0Type, MVT::i8,
/*20748*/       OPC_RecordChild1, // #1 = $val
/*20749*/       OPC_MoveChild, 1,
/*20751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20754*/       OPC_Scope, 96, /*->20852*/ // 3 children in Scope
/*20756*/         OPC_CheckPredicate, 12, // Predicate_immSExt8
/*20758*/         OPC_MoveParent,
/*20759*/         OPC_MoveChild, 2,
/*20761*/         OPC_Scope, 16, /*->20779*/ // 4 children in Scope
/*20763*/           OPC_CheckCondCode, ISD::SETEQ,
/*20765*/           OPC_MoveParent,
/*20766*/           OPC_CheckType, MVT::i8,
/*20768*/           OPC_EmitConvertToTarget, 1,
/*20770*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$val, SETEQ:Other) - Complexity = 7
                    // Dst: (CEQBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*20779*/         /*Scope*/ 16, /*->20796*/
/*20780*/           OPC_CheckCondCode, ISD::SETGT,
/*20782*/           OPC_MoveParent,
/*20783*/           OPC_CheckType, MVT::i8,
/*20785*/           OPC_EmitConvertToTarget, 1,
/*20787*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$val, SETGT:Other) - Complexity = 7
                    // Dst: (CGTBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*20796*/         /*Scope*/ 16, /*->20813*/
/*20797*/           OPC_CheckCondCode, ISD::SETUGT,
/*20799*/           OPC_MoveParent,
/*20800*/           OPC_CheckType, MVT::i8,
/*20802*/           OPC_EmitConvertToTarget, 1,
/*20804*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$val, SETUGT:Other) - Complexity = 7
                    // Dst: (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*20813*/         /*Scope*/ 37, /*->20851*/
/*20814*/           OPC_CheckCondCode, ISD::SETNE,
/*20816*/           OPC_MoveParent,
/*20817*/           OPC_CheckType, MVT::i8,
/*20819*/           OPC_EmitConvertToTarget, 1,
/*20821*/           OPC_EmitNode, TARGET_VAL(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*20830*/           OPC_EmitInteger, MVT::i8, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20842*/           OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 4, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETNE:Other) - Complexity = 7
                    // Dst: (XORBIr8:i8 (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), -1:i8)
/*20851*/         0, /*End of Scope*/
/*20852*/       /*Scope*/ 67, /*->20920*/
/*20853*/         OPC_CheckPredicate, 2, // Predicate_immU8
/*20855*/         OPC_MoveParent,
/*20856*/         OPC_MoveChild, 2,
/*20858*/         OPC_Scope, 29, /*->20889*/ // 2 children in Scope
/*20860*/           OPC_CheckCondCode, ISD::SETLE,
/*20862*/           OPC_MoveParent,
/*20863*/           OPC_CheckType, MVT::i8,
/*20865*/           OPC_EmitConvertToTarget, 1,
/*20867*/           OPC_EmitNode, TARGET_VAL(SPU::CGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*20876*/           OPC_EmitInteger, MVT::i8, 127|128,1/*255*/, 
/*20880*/           OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 4, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm, SETLE:Other) - Complexity = 7
                    // Dst: (XORBIr8:i8 (CGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm), 255:i8)
/*20889*/         /*Scope*/ 29, /*->20919*/
/*20890*/           OPC_CheckCondCode, ISD::SETULE,
/*20892*/           OPC_MoveParent,
/*20893*/           OPC_CheckType, MVT::i8,
/*20895*/           OPC_EmitConvertToTarget, 1,
/*20897*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*20906*/           OPC_EmitInteger, MVT::i8, 127|128,1/*255*/, 
/*20910*/           OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 4, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm, SETULE:Other) - Complexity = 7
                    // Dst: (XORBIr8:i8 (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm), 255:i8)
/*20919*/         0, /*End of Scope*/
/*20920*/       /*Scope*/ 27|128,1/*155*/, /*->21077*/
/*20922*/         OPC_CheckPredicate, 12, // Predicate_immSExt8
/*20924*/         OPC_MoveParent,
/*20925*/         OPC_MoveChild, 2,
/*20927*/         OPC_Scope, 36, /*->20965*/ // 4 children in Scope
/*20929*/           OPC_CheckCondCode, ISD::SETGE,
/*20931*/           OPC_MoveParent,
/*20932*/           OPC_CheckType, MVT::i8,
/*20934*/           OPC_EmitConvertToTarget, 1,
/*20936*/           OPC_EmitNode, TARGET_VAL(SPU::CGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*20945*/           OPC_EmitConvertToTarget, 1,
/*20947*/           OPC_EmitNode, TARGET_VAL(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*20956*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 5, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETGE:Other) - Complexity = 7
                    // Dst: (ORr8:i8 (CGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*20965*/         /*Scope*/ 36, /*->21002*/
/*20966*/           OPC_CheckCondCode, ISD::SETLT,
/*20968*/           OPC_MoveParent,
/*20969*/           OPC_CheckType, MVT::i8,
/*20971*/           OPC_EmitConvertToTarget, 1,
/*20973*/           OPC_EmitNode, TARGET_VAL(SPU::CGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*20982*/           OPC_EmitConvertToTarget, 1,
/*20984*/           OPC_EmitNode, TARGET_VAL(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*20993*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 5, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETLT:Other) - Complexity = 7
                    // Dst: (NORr8:i8 (CGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*21002*/         /*Scope*/ 36, /*->21039*/
/*21003*/           OPC_CheckCondCode, ISD::SETUGE,
/*21005*/           OPC_MoveParent,
/*21006*/           OPC_CheckType, MVT::i8,
/*21008*/           OPC_EmitConvertToTarget, 1,
/*21010*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21019*/           OPC_EmitConvertToTarget, 1,
/*21021*/           OPC_EmitNode, TARGET_VAL(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21030*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 5, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETUGE:Other) - Complexity = 7
                    // Dst: (ORr8:i8 (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*21039*/         /*Scope*/ 36, /*->21076*/
/*21040*/           OPC_CheckCondCode, ISD::SETULT,
/*21042*/           OPC_MoveParent,
/*21043*/           OPC_CheckType, MVT::i8,
/*21045*/           OPC_EmitConvertToTarget, 1,
/*21047*/           OPC_EmitNode, TARGET_VAL(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21056*/           OPC_EmitConvertToTarget, 1,
/*21058*/           OPC_EmitNode, TARGET_VAL(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21067*/           OPC_MorphNodeTo, TARGET_VAL(SPU::NORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 5, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETULT:Other) - Complexity = 7
                    // Dst: (NORr8:i8 (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*21076*/         0, /*End of Scope*/
/*21077*/       0, /*End of Scope*/
/*21078*/     /*Scope*/ 58|128,2/*314*/, /*->21394*/
/*21080*/       OPC_CheckChild0Type, MVT::i16,
/*21082*/       OPC_RecordChild1, // #1 = $val
/*21083*/       OPC_MoveChild, 1,
/*21085*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21088*/       OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*21090*/       OPC_MoveParent,
/*21091*/       OPC_MoveChild, 2,
/*21093*/       OPC_Scope, 16, /*->21111*/ // 10 children in Scope
/*21095*/         OPC_CheckCondCode, ISD::SETEQ,
/*21097*/         OPC_MoveParent,
/*21098*/         OPC_CheckType, MVT::i16,
/*21100*/         OPC_EmitConvertToTarget, 1,
/*21102*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETEQ:Other) - Complexity = 7
                  // Dst: (CEQHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*21111*/       /*Scope*/ 16, /*->21128*/
/*21112*/         OPC_CheckCondCode, ISD::SETGT,
/*21114*/         OPC_MoveParent,
/*21115*/         OPC_CheckType, MVT::i16,
/*21117*/         OPC_EmitConvertToTarget, 1,
/*21119*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETGT:Other) - Complexity = 7
                  // Dst: (CGTHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*21128*/       /*Scope*/ 16, /*->21145*/
/*21129*/         OPC_CheckCondCode, ISD::SETUGT,
/*21131*/         OPC_MoveParent,
/*21132*/         OPC_CheckType, MVT::i16,
/*21134*/         OPC_EmitConvertToTarget, 1,
/*21136*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETUGT:Other) - Complexity = 7
                  // Dst: (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*21145*/       /*Scope*/ 37, /*->21183*/
/*21146*/         OPC_CheckCondCode, ISD::SETNE,
/*21148*/         OPC_MoveParent,
/*21149*/         OPC_CheckType, MVT::i16,
/*21151*/         OPC_EmitConvertToTarget, 1,
/*21153*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21162*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21174*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETNE:Other) - Complexity = 7
                  // Dst: (XORHIr16:i16 (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), -1:i16)
/*21183*/       /*Scope*/ 30, /*->21214*/
/*21184*/         OPC_CheckCondCode, ISD::SETLE,
/*21186*/         OPC_MoveParent,
/*21187*/         OPC_CheckType, MVT::i16,
/*21189*/         OPC_EmitConvertToTarget, 1,
/*21191*/         OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21200*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,3/*65535*/, 
/*21205*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETLE:Other) - Complexity = 7
                  // Dst: (XORHIr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), 65535:i16)
/*21214*/       /*Scope*/ 30, /*->21245*/
/*21215*/         OPC_CheckCondCode, ISD::SETULE,
/*21217*/         OPC_MoveParent,
/*21218*/         OPC_CheckType, MVT::i16,
/*21220*/         OPC_EmitConvertToTarget, 1,
/*21222*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21231*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,3/*65535*/, 
/*21236*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETULE:Other) - Complexity = 7
                  // Dst: (XORHIr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), 65535:i16)
/*21245*/       /*Scope*/ 36, /*->21282*/
/*21246*/         OPC_CheckCondCode, ISD::SETGE,
/*21248*/         OPC_MoveParent,
/*21249*/         OPC_CheckType, MVT::i16,
/*21251*/         OPC_EmitConvertToTarget, 1,
/*21253*/         OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21262*/         OPC_EmitConvertToTarget, 1,
/*21264*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21273*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETGE:Other) - Complexity = 7
                  // Dst: (ORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*21282*/       /*Scope*/ 36, /*->21319*/
/*21283*/         OPC_CheckCondCode, ISD::SETLT,
/*21285*/         OPC_MoveParent,
/*21286*/         OPC_CheckType, MVT::i16,
/*21288*/         OPC_EmitConvertToTarget, 1,
/*21290*/         OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21299*/         OPC_EmitConvertToTarget, 1,
/*21301*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21310*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETLT:Other) - Complexity = 7
                  // Dst: (NORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*21319*/       /*Scope*/ 36, /*->21356*/
/*21320*/         OPC_CheckCondCode, ISD::SETUGE,
/*21322*/         OPC_MoveParent,
/*21323*/         OPC_CheckType, MVT::i16,
/*21325*/         OPC_EmitConvertToTarget, 1,
/*21327*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21336*/         OPC_EmitConvertToTarget, 1,
/*21338*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21347*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETUGE:Other) - Complexity = 7
                  // Dst: (ORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*21356*/       /*Scope*/ 36, /*->21393*/
/*21357*/         OPC_CheckCondCode, ISD::SETULT,
/*21359*/         OPC_MoveParent,
/*21360*/         OPC_CheckType, MVT::i16,
/*21362*/         OPC_EmitConvertToTarget, 1,
/*21364*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21373*/         OPC_EmitConvertToTarget, 1,
/*21375*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21384*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETULT:Other) - Complexity = 7
                  // Dst: (NORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*21393*/       0, /*End of Scope*/
/*21394*/     /*Scope*/ 62|128,2/*318*/, /*->21714*/
/*21396*/       OPC_CheckChild0Type, MVT::i32,
/*21398*/       OPC_RecordChild1, // #1 = $val
/*21399*/       OPC_MoveChild, 1,
/*21401*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21404*/       OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*21406*/       OPC_MoveParent,
/*21407*/       OPC_MoveChild, 2,
/*21409*/       OPC_Scope, 16, /*->21427*/ // 10 children in Scope
/*21411*/         OPC_CheckCondCode, ISD::SETEQ,
/*21413*/         OPC_MoveParent,
/*21414*/         OPC_CheckType, MVT::i32,
/*21416*/         OPC_EmitConvertToTarget, 1,
/*21418*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETEQ:Other) - Complexity = 7
                  // Dst: (CEQIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*21427*/       /*Scope*/ 16, /*->21444*/
/*21428*/         OPC_CheckCondCode, ISD::SETGT,
/*21430*/         OPC_MoveParent,
/*21431*/         OPC_CheckType, MVT::i32,
/*21433*/         OPC_EmitConvertToTarget, 1,
/*21435*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETGT:Other) - Complexity = 7
                  // Dst: (CGTIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*21444*/       /*Scope*/ 16, /*->21461*/
/*21445*/         OPC_CheckCondCode, ISD::SETUGT,
/*21447*/         OPC_MoveParent,
/*21448*/         OPC_CheckType, MVT::i32,
/*21450*/         OPC_EmitConvertToTarget, 1,
/*21452*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETUGT:Other) - Complexity = 7
                  // Dst: (CLGTIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*21461*/       /*Scope*/ 37, /*->21499*/
/*21462*/         OPC_CheckCondCode, ISD::SETNE,
/*21464*/         OPC_MoveParent,
/*21465*/         OPC_CheckType, MVT::i32,
/*21467*/         OPC_EmitConvertToTarget, 1,
/*21469*/         OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21478*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21490*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETNE:Other) - Complexity = 7
                  // Dst: (XORIr32:i32 (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), -1:i32)
/*21499*/       /*Scope*/ 32, /*->21532*/
/*21500*/         OPC_CheckCondCode, ISD::SETLE,
/*21502*/         OPC_MoveParent,
/*21503*/         OPC_CheckType, MVT::i32,
/*21505*/         OPC_EmitConvertToTarget, 1,
/*21507*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21516*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21523*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETLE:Other) - Complexity = 7
                  // Dst: (XORIr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), 4294967295:i32)
/*21532*/       /*Scope*/ 32, /*->21565*/
/*21533*/         OPC_CheckCondCode, ISD::SETULE,
/*21535*/         OPC_MoveParent,
/*21536*/         OPC_CheckType, MVT::i32,
/*21538*/         OPC_EmitConvertToTarget, 1,
/*21540*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21549*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21556*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETULE:Other) - Complexity = 7
                  // Dst: (XORIr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), 4294967295:i32)
/*21565*/       /*Scope*/ 36, /*->21602*/
/*21566*/         OPC_CheckCondCode, ISD::SETGE,
/*21568*/         OPC_MoveParent,
/*21569*/         OPC_CheckType, MVT::i32,
/*21571*/         OPC_EmitConvertToTarget, 1,
/*21573*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21582*/         OPC_EmitConvertToTarget, 1,
/*21584*/         OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21593*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETGE:Other) - Complexity = 7
                  // Dst: (ORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*21602*/       /*Scope*/ 36, /*->21639*/
/*21603*/         OPC_CheckCondCode, ISD::SETLT,
/*21605*/         OPC_MoveParent,
/*21606*/         OPC_CheckType, MVT::i32,
/*21608*/         OPC_EmitConvertToTarget, 1,
/*21610*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21619*/         OPC_EmitConvertToTarget, 1,
/*21621*/         OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21630*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETLT:Other) - Complexity = 7
                  // Dst: (NORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*21639*/       /*Scope*/ 36, /*->21676*/
/*21640*/         OPC_CheckCondCode, ISD::SETUGE,
/*21642*/         OPC_MoveParent,
/*21643*/         OPC_CheckType, MVT::i32,
/*21645*/         OPC_EmitConvertToTarget, 1,
/*21647*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21656*/         OPC_EmitConvertToTarget, 1,
/*21658*/         OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21667*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETUGE:Other) - Complexity = 7
                  // Dst: (ORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*21676*/       /*Scope*/ 36, /*->21713*/
/*21677*/         OPC_CheckCondCode, ISD::SETULT,
/*21679*/         OPC_MoveParent,
/*21680*/         OPC_CheckType, MVT::i32,
/*21682*/         OPC_EmitConvertToTarget, 1,
/*21684*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21693*/         OPC_EmitConvertToTarget, 1,
/*21695*/         OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21704*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETULT:Other) - Complexity = 7
                  // Dst: (NORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*21713*/       0, /*End of Scope*/
/*21714*/     0, /*End of Scope*/
/*21715*/   /*Scope*/ 39, /*->21755*/
/*21716*/     OPC_MoveChild, 0,
/*21718*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*21721*/     OPC_RecordChild0, // #0 = $rA
/*21722*/     OPC_CheckChild0Type, MVT::v4f32,
/*21724*/     OPC_CheckType, MVT::v4i32,
/*21726*/     OPC_MoveParent,
/*21727*/     OPC_RecordChild1, // #1 = $val
/*21728*/     OPC_MoveChild, 1,
/*21730*/     OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*21733*/     OPC_CheckPredicate, 14, // Predicate_v4i32SExt16Imm
/*21735*/     OPC_MoveParent,
/*21736*/     OPC_MoveChild, 2,
/*21738*/     OPC_CheckCondCode, ISD::SETGT,
/*21740*/     OPC_MoveParent,
/*21741*/     OPC_CheckType, MVT::v4i32,
/*21743*/     OPC_EmitNodeXForm, 5, 1, // v4i32SExt16Imm_xform
/*21746*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CGTIv4f32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (setcc:v4i32 (bitconvert:v4i32 VECREG:v4f32:$rA), (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val, SETGT:Other) - Complexity = 10
              // Dst: (CGTIv4f32:v4i32 VECREG:v4f32:$rA, (v4i32SExt16Imm_xform:i16 (build_vector:v4i32):$val))
/*21755*/   /*Scope*/ 8|128,23/*2952*/, /*->24709*/
/*21757*/     OPC_RecordChild0, // #0 = $rA
/*21758*/     OPC_Scope, 69, /*->21829*/ // 9 children in Scope
/*21760*/       OPC_CheckChild0Type, MVT::v16i8,
/*21762*/       OPC_RecordChild1, // #1 = $val
/*21763*/       OPC_MoveChild, 1,
/*21765*/       OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*21768*/       OPC_CheckPredicate, 15, // Predicate_v16i8SExt8Imm
/*21770*/       OPC_MoveParent,
/*21771*/       OPC_MoveChild, 2,
/*21773*/       OPC_Scope, 17, /*->21792*/ // 3 children in Scope
/*21775*/         OPC_CheckCondCode, ISD::SETEQ,
/*21777*/         OPC_MoveParent,
/*21778*/         OPC_CheckType, MVT::v16i8,
/*21780*/         OPC_EmitNodeXForm, 6, 1, // v16i8SExt8Imm_xform
/*21783*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CEQBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8SExt8Imm>><<X:v16i8SExt8Imm_xform>>:$val, SETEQ:Other) - Complexity = 7
                  // Dst: (CEQBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8SExt8Imm_xform:i8 (build_vector:v16i8):$val))
/*21792*/       /*Scope*/ 17, /*->21810*/
/*21793*/         OPC_CheckCondCode, ISD::SETGT,
/*21795*/         OPC_MoveParent,
/*21796*/         OPC_CheckType, MVT::v16i8,
/*21798*/         OPC_EmitNodeXForm, 6, 1, // v16i8SExt8Imm_xform
/*21801*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CGTBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8SExt8Imm>><<X:v16i8SExt8Imm_xform>>:$val, SETGT:Other) - Complexity = 7
                  // Dst: (CGTBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8SExt8Imm_xform:i8 (build_vector:v16i8):$val))
/*21810*/       /*Scope*/ 17, /*->21828*/
/*21811*/         OPC_CheckCondCode, ISD::SETUGT,
/*21813*/         OPC_MoveParent,
/*21814*/         OPC_CheckType, MVT::v16i8,
/*21816*/         OPC_EmitNodeXForm, 6, 1, // v16i8SExt8Imm_xform
/*21819*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8SExt8Imm>><<X:v16i8SExt8Imm_xform>>:$val, SETUGT:Other) - Complexity = 7
                  // Dst: (CLGTBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8SExt8Imm_xform:i8 (build_vector:v16i8):$val))
/*21828*/       0, /*End of Scope*/
/*21829*/     /*Scope*/ 33|128,1/*161*/, /*->21992*/
/*21831*/       OPC_CheckChild0Type, MVT::v8i16,
/*21833*/       OPC_RecordChild1, // #1 = $val
/*21834*/       OPC_Scope, 66, /*->21902*/ // 2 children in Scope
/*21836*/         OPC_MoveChild, 1,
/*21838*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*21841*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*21843*/         OPC_MoveParent,
/*21844*/         OPC_MoveChild, 2,
/*21846*/         OPC_Scope, 17, /*->21865*/ // 3 children in Scope
/*21848*/           OPC_CheckCondCode, ISD::SETEQ,
/*21850*/           OPC_MoveParent,
/*21851*/           OPC_CheckType, MVT::v8i16,
/*21853*/           OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*21856*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CEQHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, SETEQ:Other) - Complexity = 7
                    // Dst: (CEQHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*21865*/         /*Scope*/ 17, /*->21883*/
/*21866*/           OPC_CheckCondCode, ISD::SETGT,
/*21868*/           OPC_MoveParent,
/*21869*/           OPC_CheckType, MVT::v8i16,
/*21871*/           OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*21874*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CGTHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, SETGT:Other) - Complexity = 7
                    // Dst: (CGTHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*21883*/         /*Scope*/ 17, /*->21901*/
/*21884*/           OPC_CheckCondCode, ISD::SETUGT,
/*21886*/           OPC_MoveParent,
/*21887*/           OPC_CheckType, MVT::v8i16,
/*21889*/           OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*21892*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, SETUGT:Other) - Complexity = 7
                    // Dst: (CLGTHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*21901*/         0, /*End of Scope*/
/*21902*/       /*Scope*/ 88, /*->21991*/
/*21903*/         OPC_MoveChild, 2,
/*21905*/         OPC_Scope, 27, /*->21934*/ // 3 children in Scope
/*21907*/           OPC_CheckCondCode, ISD::SETEQ,
/*21909*/           OPC_MoveParent,
/*21910*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->21922
/*21913*/             OPC_MorphNodeTo, TARGET_VAL(SPU::CEQBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETEQ:Other) - Complexity = 3
                      // Dst: (CEQBv16i8:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->21933
/*21924*/             OPC_MorphNodeTo, TARGET_VAL(SPU::CEQHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETEQ:Other) - Complexity = 3
                      // Dst: (CEQHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*21934*/         /*Scope*/ 27, /*->21962*/
/*21935*/           OPC_CheckCondCode, ISD::SETGT,
/*21937*/           OPC_MoveParent,
/*21938*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->21950
/*21941*/             OPC_MorphNodeTo, TARGET_VAL(SPU::CGTBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETGT:Other) - Complexity = 3
                      // Dst: (CGTBv16i8:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->21961
/*21952*/             OPC_MorphNodeTo, TARGET_VAL(SPU::CGTHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETGT:Other) - Complexity = 3
                      // Dst: (CGTHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*21962*/         /*Scope*/ 27, /*->21990*/
/*21963*/           OPC_CheckCondCode, ISD::SETUGT,
/*21965*/           OPC_MoveParent,
/*21966*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->21978
/*21969*/             OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETUGT:Other) - Complexity = 3
                      // Dst: (CLGTBv16i8:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->21989
/*21980*/             OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETUGT:Other) - Complexity = 3
                      // Dst: (CLGTHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*21990*/         0, /*End of Scope*/
/*21991*/       0, /*End of Scope*/
/*21992*/     /*Scope*/ 122, /*->22115*/
/*21993*/       OPC_CheckChild0Type, MVT::v4i32,
/*21995*/       OPC_RecordChild1, // #1 = $val
/*21996*/       OPC_Scope, 66, /*->22064*/ // 2 children in Scope
/*21998*/         OPC_MoveChild, 1,
/*22000*/         OPC_CheckOpcode, TARGET_VAL(ISD::BUILD_VECTOR),
/*22003*/         OPC_CheckPredicate, 14, // Predicate_v4i32SExt16Imm
/*22005*/         OPC_MoveParent,
/*22006*/         OPC_MoveChild, 2,
/*22008*/         OPC_Scope, 17, /*->22027*/ // 3 children in Scope
/*22010*/           OPC_CheckCondCode, ISD::SETEQ,
/*22012*/           OPC_MoveParent,
/*22013*/           OPC_CheckType, MVT::v4i32,
/*22015*/           OPC_EmitNodeXForm, 5, 1, // v4i32SExt16Imm_xform
/*22018*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CEQIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val, SETEQ:Other) - Complexity = 7
                    // Dst: (CEQIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt16Imm_xform:i16 (build_vector:v4i32):$val))
/*22027*/         /*Scope*/ 17, /*->22045*/
/*22028*/           OPC_CheckCondCode, ISD::SETGT,
/*22030*/           OPC_MoveParent,
/*22031*/           OPC_CheckType, MVT::v4i32,
/*22033*/           OPC_EmitNodeXForm, 5, 1, // v4i32SExt16Imm_xform
/*22036*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CGTIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val, SETGT:Other) - Complexity = 7
                    // Dst: (CGTIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt16Imm_xform:i16 (build_vector:v4i32):$val))
/*22045*/         /*Scope*/ 17, /*->22063*/
/*22046*/           OPC_CheckCondCode, ISD::SETUGT,
/*22048*/           OPC_MoveParent,
/*22049*/           OPC_CheckType, MVT::v4i32,
/*22051*/           OPC_EmitNodeXForm, 5, 1, // v4i32SExt16Imm_xform
/*22054*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val, SETUGT:Other) - Complexity = 7
                    // Dst: (CLGTIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt16Imm_xform:i16 (build_vector:v4i32):$val))
/*22063*/         0, /*End of Scope*/
/*22064*/       /*Scope*/ 49, /*->22114*/
/*22065*/         OPC_MoveChild, 2,
/*22067*/         OPC_Scope, 14, /*->22083*/ // 3 children in Scope
/*22069*/           OPC_CheckCondCode, ISD::SETEQ,
/*22071*/           OPC_MoveParent,
/*22072*/           OPC_CheckType, MVT::v4i32,
/*22074*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CEQv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, SETEQ:Other) - Complexity = 3
                    // Dst: (CEQv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*22083*/         /*Scope*/ 14, /*->22098*/
/*22084*/           OPC_CheckCondCode, ISD::SETGT,
/*22086*/           OPC_MoveParent,
/*22087*/           OPC_CheckType, MVT::v4i32,
/*22089*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CGTv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, SETGT:Other) - Complexity = 3
                    // Dst: (CGTv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*22098*/         /*Scope*/ 14, /*->22113*/
/*22099*/           OPC_CheckCondCode, ISD::SETUGT,
/*22101*/           OPC_MoveParent,
/*22102*/           OPC_CheckType, MVT::v4i32,
/*22104*/           OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, SETUGT:Other) - Complexity = 3
                    // Dst: (CLGTv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*22113*/         0, /*End of Scope*/
/*22114*/       0, /*End of Scope*/
/*22115*/     /*Scope*/ 20|128,2/*276*/, /*->22393*/
/*22117*/       OPC_CheckChild0Type, MVT::i8,
/*22119*/       OPC_RecordChild1, // #1 = $rB
/*22120*/       OPC_MoveChild, 2,
/*22122*/       OPC_Scope, 14, /*->22138*/ // 10 children in Scope
/*22124*/         OPC_CheckCondCode, ISD::SETEQ,
/*22126*/         OPC_MoveParent,
/*22127*/         OPC_CheckType, MVT::i8,
/*22129*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*22138*/       /*Scope*/ 14, /*->22153*/
/*22139*/         OPC_CheckCondCode, ISD::SETGT,
/*22141*/         OPC_MoveParent,
/*22142*/         OPC_CheckType, MVT::i8,
/*22144*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETGT:Other) - Complexity = 3
                  // Dst: (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*22153*/       /*Scope*/ 14, /*->22168*/
/*22154*/         OPC_CheckCondCode, ISD::SETUGT,
/*22156*/         OPC_MoveParent,
/*22157*/         OPC_CheckType, MVT::i8,
/*22159*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*22168*/       /*Scope*/ 35, /*->22204*/
/*22169*/         OPC_CheckCondCode, ISD::SETNE,
/*22171*/         OPC_MoveParent,
/*22172*/         OPC_CheckType, MVT::i8,
/*22174*/         OPC_EmitNode, TARGET_VAL(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22183*/         OPC_EmitInteger, MVT::i8, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22195*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETNE:Other) - Complexity = 3
                  // Dst: (XORBIr8:i8 (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8)
/*22204*/       /*Scope*/ 27, /*->22232*/
/*22205*/         OPC_CheckCondCode, ISD::SETLE,
/*22207*/         OPC_MoveParent,
/*22208*/         OPC_CheckType, MVT::i8,
/*22210*/         OPC_EmitNode, TARGET_VAL(SPU::CGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22219*/         OPC_EmitInteger, MVT::i8, 127|128,1/*255*/, 
/*22223*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETLE:Other) - Complexity = 3
                  // Dst: (XORBIr8:i8 (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), 255:i8)
/*22232*/       /*Scope*/ 27, /*->22260*/
/*22233*/         OPC_CheckCondCode, ISD::SETULE,
/*22235*/         OPC_MoveParent,
/*22236*/         OPC_CheckType, MVT::i8,
/*22238*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22247*/         OPC_EmitInteger, MVT::i8, 127|128,1/*255*/, 
/*22251*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORBIr8:i8 (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), 255:i8)
/*22260*/       /*Scope*/ 32, /*->22293*/
/*22261*/         OPC_CheckCondCode, ISD::SETGE,
/*22263*/         OPC_MoveParent,
/*22264*/         OPC_CheckType, MVT::i8,
/*22266*/         OPC_EmitNode, TARGET_VAL(SPU::CGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22275*/         OPC_EmitNode, TARGET_VAL(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22284*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (ORr8:i8 (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*22293*/       /*Scope*/ 32, /*->22326*/
/*22294*/         OPC_CheckCondCode, ISD::SETLT,
/*22296*/         OPC_MoveParent,
/*22297*/         OPC_CheckType, MVT::i8,
/*22299*/         OPC_EmitNode, TARGET_VAL(SPU::CGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22308*/         OPC_EmitNode, TARGET_VAL(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22317*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETLT:Other) - Complexity = 3
                  // Dst: (NORr8:i8 (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*22326*/       /*Scope*/ 32, /*->22359*/
/*22327*/         OPC_CheckCondCode, ISD::SETUGE,
/*22329*/         OPC_MoveParent,
/*22330*/         OPC_CheckType, MVT::i8,
/*22332*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22341*/         OPC_EmitNode, TARGET_VAL(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22350*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORr8:i8 (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*22359*/       /*Scope*/ 32, /*->22392*/
/*22360*/         OPC_CheckCondCode, ISD::SETULT,
/*22362*/         OPC_MoveParent,
/*22363*/         OPC_CheckType, MVT::i8,
/*22365*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22374*/         OPC_EmitNode, TARGET_VAL(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22383*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (NORr8:i8 (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*22392*/       0, /*End of Scope*/
/*22393*/     /*Scope*/ 22|128,2/*278*/, /*->22673*/
/*22395*/       OPC_CheckChild0Type, MVT::i16,
/*22397*/       OPC_RecordChild1, // #1 = $rB
/*22398*/       OPC_MoveChild, 2,
/*22400*/       OPC_Scope, 14, /*->22416*/ // 10 children in Scope
/*22402*/         OPC_CheckCondCode, ISD::SETEQ,
/*22404*/         OPC_MoveParent,
/*22405*/         OPC_CheckType, MVT::i16,
/*22407*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*22416*/       /*Scope*/ 14, /*->22431*/
/*22417*/         OPC_CheckCondCode, ISD::SETGT,
/*22419*/         OPC_MoveParent,
/*22420*/         OPC_CheckType, MVT::i16,
/*22422*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGT:Other) - Complexity = 3
                  // Dst: (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*22431*/       /*Scope*/ 14, /*->22446*/
/*22432*/         OPC_CheckCondCode, ISD::SETUGT,
/*22434*/         OPC_MoveParent,
/*22435*/         OPC_CheckType, MVT::i16,
/*22437*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*22446*/       /*Scope*/ 35, /*->22482*/
/*22447*/         OPC_CheckCondCode, ISD::SETNE,
/*22449*/         OPC_MoveParent,
/*22450*/         OPC_CheckType, MVT::i16,
/*22452*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22461*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22473*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETNE:Other) - Complexity = 3
                  // Dst: (XORHIr16:i16 (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16)
/*22482*/       /*Scope*/ 28, /*->22511*/
/*22483*/         OPC_CheckCondCode, ISD::SETLE,
/*22485*/         OPC_MoveParent,
/*22486*/         OPC_CheckType, MVT::i16,
/*22488*/         OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22497*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,3/*65535*/, 
/*22502*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLE:Other) - Complexity = 3
                  // Dst: (XORHIr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), 65535:i16)
/*22511*/       /*Scope*/ 28, /*->22540*/
/*22512*/         OPC_CheckCondCode, ISD::SETULE,
/*22514*/         OPC_MoveParent,
/*22515*/         OPC_CheckType, MVT::i16,
/*22517*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22526*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,3/*65535*/, 
/*22531*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORHIr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), 65535:i16)
/*22540*/       /*Scope*/ 32, /*->22573*/
/*22541*/         OPC_CheckCondCode, ISD::SETGE,
/*22543*/         OPC_MoveParent,
/*22544*/         OPC_CheckType, MVT::i16,
/*22546*/         OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22555*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22564*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (ORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*22573*/       /*Scope*/ 32, /*->22606*/
/*22574*/         OPC_CheckCondCode, ISD::SETLT,
/*22576*/         OPC_MoveParent,
/*22577*/         OPC_CheckType, MVT::i16,
/*22579*/         OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22588*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22597*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLT:Other) - Complexity = 3
                  // Dst: (NORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*22606*/       /*Scope*/ 32, /*->22639*/
/*22607*/         OPC_CheckCondCode, ISD::SETUGE,
/*22609*/         OPC_MoveParent,
/*22610*/         OPC_CheckType, MVT::i16,
/*22612*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22621*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22630*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*22639*/       /*Scope*/ 32, /*->22672*/
/*22640*/         OPC_CheckCondCode, ISD::SETULT,
/*22642*/         OPC_MoveParent,
/*22643*/         OPC_CheckType, MVT::i16,
/*22645*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22654*/         OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22663*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (NORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*22672*/       0, /*End of Scope*/
/*22673*/     /*Scope*/ 26|128,2/*282*/, /*->22957*/
/*22675*/       OPC_CheckChild0Type, MVT::i32,
/*22677*/       OPC_RecordChild1, // #1 = $rB
/*22678*/       OPC_MoveChild, 2,
/*22680*/       OPC_Scope, 14, /*->22696*/ // 10 children in Scope
/*22682*/         OPC_CheckCondCode, ISD::SETEQ,
/*22684*/         OPC_MoveParent,
/*22685*/         OPC_CheckType, MVT::i32,
/*22687*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*22696*/       /*Scope*/ 14, /*->22711*/
/*22697*/         OPC_CheckCondCode, ISD::SETGT,
/*22699*/         OPC_MoveParent,
/*22700*/         OPC_CheckType, MVT::i32,
/*22702*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGT:Other) - Complexity = 3
                  // Dst: (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*22711*/       /*Scope*/ 14, /*->22726*/
/*22712*/         OPC_CheckCondCode, ISD::SETUGT,
/*22714*/         OPC_MoveParent,
/*22715*/         OPC_CheckType, MVT::i32,
/*22717*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CLGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*22726*/       /*Scope*/ 35, /*->22762*/
/*22727*/         OPC_CheckCondCode, ISD::SETNE,
/*22729*/         OPC_MoveParent,
/*22730*/         OPC_CheckType, MVT::i32,
/*22732*/         OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22741*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22753*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETNE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32)
/*22762*/       /*Scope*/ 30, /*->22793*/
/*22763*/         OPC_CheckCondCode, ISD::SETLE,
/*22765*/         OPC_MoveParent,
/*22766*/         OPC_CheckType, MVT::i32,
/*22768*/         OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22777*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22784*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), 4294967295:i32)
/*22793*/       /*Scope*/ 30, /*->22824*/
/*22794*/         OPC_CheckCondCode, ISD::SETULE,
/*22796*/         OPC_MoveParent,
/*22797*/         OPC_CheckType, MVT::i32,
/*22799*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22808*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22815*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), 4294967295:i32)
/*22824*/       /*Scope*/ 32, /*->22857*/
/*22825*/         OPC_CheckCondCode, ISD::SETGE,
/*22827*/         OPC_MoveParent,
/*22828*/         OPC_CheckType, MVT::i32,
/*22830*/         OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22839*/         OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22848*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (ORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*22857*/       /*Scope*/ 32, /*->22890*/
/*22858*/         OPC_CheckCondCode, ISD::SETLT,
/*22860*/         OPC_MoveParent,
/*22861*/         OPC_CheckType, MVT::i32,
/*22863*/         OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22872*/         OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22881*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLT:Other) - Complexity = 3
                  // Dst: (NORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*22890*/       /*Scope*/ 32, /*->22923*/
/*22891*/         OPC_CheckCondCode, ISD::SETUGE,
/*22893*/         OPC_MoveParent,
/*22894*/         OPC_CheckType, MVT::i32,
/*22896*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22905*/         OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22914*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*22923*/       /*Scope*/ 32, /*->22956*/
/*22924*/         OPC_CheckCondCode, ISD::SETULT,
/*22926*/         OPC_MoveParent,
/*22927*/         OPC_CheckType, MVT::i32,
/*22929*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22938*/         OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22947*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (NORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*22956*/       0, /*End of Scope*/
/*22957*/     /*Scope*/ 77|128,2/*333*/, /*->23292*/
/*22959*/       OPC_CheckChild0Type, MVT::f32,
/*22961*/       OPC_RecordChild1, // #1 = $rB
/*22962*/       OPC_MoveChild, 2,
/*22964*/       OPC_Scope, 14, /*->22980*/ // 12 children in Scope
/*22966*/         OPC_CheckCondCode, ISD::SETUEQ,
/*22968*/         OPC_MoveParent,
/*22969*/         OPC_CheckType, MVT::i32,
/*22971*/         OPC_MorphNodeTo, TARGET_VAL(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETUEQ:Other) - Complexity = 3
                  // Dst: (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*22980*/       /*Scope*/ 14, /*->22995*/
/*22981*/         OPC_CheckCondCode, ISD::SETOEQ,
/*22983*/         OPC_MoveParent,
/*22984*/         OPC_CheckType, MVT::i32,
/*22986*/         OPC_MorphNodeTo, TARGET_VAL(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOEQ:Other) - Complexity = 3
                  // Dst: (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*22995*/       /*Scope*/ 14, /*->23010*/
/*22996*/         OPC_CheckCondCode, ISD::SETUGT,
/*22998*/         OPC_MoveParent,
/*22999*/         OPC_CheckType, MVT::i32,
/*23001*/         OPC_MorphNodeTo, TARGET_VAL(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*23010*/       /*Scope*/ 14, /*->23025*/
/*23011*/         OPC_CheckCondCode, ISD::SETOGT,
/*23013*/         OPC_MoveParent,
/*23014*/         OPC_CheckType, MVT::i32,
/*23016*/         OPC_MorphNodeTo, TARGET_VAL(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOGT:Other) - Complexity = 3
                  // Dst: (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*23025*/       /*Scope*/ 35, /*->23061*/
/*23026*/         OPC_CheckCondCode, ISD::SETUNE,
/*23028*/         OPC_MoveParent,
/*23029*/         OPC_CheckType, MVT::i32,
/*23031*/         OPC_EmitNode, TARGET_VAL(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23040*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23052*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETUNE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), -1:i32)
/*23061*/       /*Scope*/ 35, /*->23097*/
/*23062*/         OPC_CheckCondCode, ISD::SETONE,
/*23064*/         OPC_MoveParent,
/*23065*/         OPC_CheckType, MVT::i32,
/*23067*/         OPC_EmitNode, TARGET_VAL(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23076*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23088*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETONE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), -1:i32)
/*23097*/       /*Scope*/ 30, /*->23128*/
/*23098*/         OPC_CheckCondCode, ISD::SETULE,
/*23100*/         OPC_MoveParent,
/*23101*/         OPC_CheckType, MVT::i32,
/*23103*/         OPC_EmitNode, TARGET_VAL(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23112*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*23119*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), 4294967295:i32)
/*23128*/       /*Scope*/ 30, /*->23159*/
/*23129*/         OPC_CheckCondCode, ISD::SETOLE,
/*23131*/         OPC_MoveParent,
/*23132*/         OPC_CheckType, MVT::i32,
/*23134*/         OPC_EmitNode, TARGET_VAL(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23143*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*23150*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOLE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), 4294967295:i32)
/*23159*/       /*Scope*/ 32, /*->23192*/
/*23160*/         OPC_CheckCondCode, ISD::SETUGE,
/*23162*/         OPC_MoveParent,
/*23163*/         OPC_CheckType, MVT::i32,
/*23165*/         OPC_EmitNode, TARGET_VAL(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23174*/         OPC_EmitNode, TARGET_VAL(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23183*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB))
/*23192*/       /*Scope*/ 32, /*->23225*/
/*23193*/         OPC_CheckCondCode, ISD::SETOGE,
/*23195*/         OPC_MoveParent,
/*23196*/         OPC_CheckType, MVT::i32,
/*23198*/         OPC_EmitNode, TARGET_VAL(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23207*/         OPC_EmitNode, TARGET_VAL(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23216*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOGE:Other) - Complexity = 3
                  // Dst: (ORr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB))
/*23225*/       /*Scope*/ 32, /*->23258*/
/*23226*/         OPC_CheckCondCode, ISD::SETULT,
/*23228*/         OPC_MoveParent,
/*23229*/         OPC_CheckType, MVT::i32,
/*23231*/         OPC_EmitNode, TARGET_VAL(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23240*/         OPC_EmitNode, TARGET_VAL(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23249*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (NORr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB))
/*23258*/       /*Scope*/ 32, /*->23291*/
/*23259*/         OPC_CheckCondCode, ISD::SETOLT,
/*23261*/         OPC_MoveParent,
/*23262*/         OPC_CheckType, MVT::i32,
/*23264*/         OPC_EmitNode, TARGET_VAL(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23273*/         OPC_EmitNode, TARGET_VAL(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23282*/         OPC_MorphNodeTo, TARGET_VAL(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOLT:Other) - Complexity = 3
                  // Dst: (NORr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB))
/*23291*/       0, /*End of Scope*/
/*23292*/     /*Scope*/ 32|128,1/*160*/, /*->23454*/
/*23294*/       OPC_CheckChild0Type, MVT::v2i64,
/*23296*/       OPC_RecordChild1, // #1 = $rB
/*23297*/       OPC_MoveChild, 2,
/*23299*/       OPC_Scope, 46, /*->23347*/ // 3 children in Scope
/*23301*/         OPC_CheckCondCode, ISD::SETEQ,
/*23303*/         OPC_MoveParent,
/*23304*/         OPC_CheckType, MVT::i32,
/*23306*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23315*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2,  // Results = #3 
/*23323*/         OPC_EmitInteger, MVT::i16, 15, 
/*23326*/         OPC_EmitNode, TARGET_VAL(SPU::CEQIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 4,  // Results = #5 
/*23335*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*23338*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 6, 
                  // Src: (setcc:i32 VECREG:v2i64:$rA, VECREG:v2i64:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i32 (CEQIv4i32:v16i8 (GBv4i32:v16i8 (CEQv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB)), 15:i16), R32C:i32)
/*23347*/       /*Scope*/ 52, /*->23400*/
/*23348*/         OPC_CheckCondCode, ISD::SETUGE,
/*23350*/         OPC_MoveParent,
/*23351*/         OPC_CheckType, MVT::v2i64,
/*23353*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23362*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23371*/         OPC_EmitNode, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23380*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4,  // Results = #5 
/*23388*/         OPC_EmitInteger, MVT::i16, 15, 
/*23391*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CEQIv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 5, 6, 
                  // Src: (setcc:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (CEQIv4i32:v2i64 (GBv4i32:v16i8 (ORv4i32:v16i8 (CLGTv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (CEQv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB))), 15:i16)
/*23400*/       /*Scope*/ 52, /*->23453*/
/*23401*/         OPC_CheckCondCode, ISD::SETGE,
/*23403*/         OPC_MoveParent,
/*23404*/         OPC_CheckType, MVT::v2i64,
/*23406*/         OPC_EmitNode, TARGET_VAL(SPU::CGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23415*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23424*/         OPC_EmitNode, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23433*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4,  // Results = #5 
/*23441*/         OPC_EmitInteger, MVT::i16, 15, 
/*23444*/         OPC_MorphNodeTo, TARGET_VAL(SPU::CEQIv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 5, 6, 
                  // Src: (setcc:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (CEQIv4i32:v2i64 (GBv4i32:v16i8 (ORv4i32:v16i8 (CGTv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (CEQv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB))), 15:i16)
/*23453*/       0, /*End of Scope*/
/*23454*/     /*Scope*/ 100|128,9/*1252*/, /*->24708*/
/*23456*/       OPC_CheckChild0Type, MVT::i64,
/*23458*/       OPC_RecordChild1, // #1 = $rB
/*23459*/       OPC_MoveChild, 2,
/*23461*/       OPC_Scope, 70, /*->23533*/ // 10 children in Scope
/*23463*/         OPC_CheckCondCode, ISD::SETEQ,
/*23465*/         OPC_MoveParent,
/*23466*/         OPC_CheckType, MVT::i32,
/*23468*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23471*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*23480*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23483*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*23492*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*23501*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6,  // Results = #7 
/*23509*/         OPC_EmitInteger, MVT::i16, 11, 
/*23512*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*23521*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*23524*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 9, 10, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), 11:i16), R32C:i32)
/*23533*/       /*Scope*/ 91, /*->23625*/
/*23534*/         OPC_CheckCondCode, ISD::SETNE,
/*23536*/         OPC_MoveParent,
/*23537*/         OPC_CheckType, MVT::i32,
/*23539*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23542*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*23551*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23554*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*23563*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*23572*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6,  // Results = #7 
/*23580*/         OPC_EmitInteger, MVT::i16, 11, 
/*23583*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*23592*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*23595*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 9, 10,  // Results = #11 
/*23604*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23616*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 11, 12, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETNE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), 11:i16), R32C:i32), -1:i32)
/*23625*/       /*Scope*/ 112, /*->23738*/
/*23626*/         OPC_CheckCondCode, ISD::SETUGE,
/*23628*/         OPC_MoveParent,
/*23629*/         OPC_CheckType, MVT::i32,
/*23631*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23634*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*23643*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23646*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*23655*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*23664*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23667*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*23676*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23679*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*23688*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*23697*/         OPC_EmitNode, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 11,  // Results = #12 
/*23706*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12,  // Results = #13 
/*23714*/         OPC_EmitInteger, MVT::i16, 11, 
/*23717*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13, 14,  // Results = #15 
/*23726*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*23729*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 15, 16, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)))), 11:i16), R32C:i32)
/*23738*/       /*Scope*/ 112, /*->23851*/
/*23739*/         OPC_CheckCondCode, ISD::SETGE,
/*23741*/         OPC_MoveParent,
/*23742*/         OPC_CheckType, MVT::i32,
/*23744*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23747*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*23756*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23759*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*23768*/         OPC_EmitNode, TARGET_VAL(SPU::CGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*23777*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23780*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*23789*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23792*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*23801*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*23810*/         OPC_EmitNode, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 11,  // Results = #12 
/*23819*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12,  // Results = #13 
/*23827*/         OPC_EmitInteger, MVT::i16, 11, 
/*23830*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13, 14,  // Results = #15 
/*23839*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*23842*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 15, 16, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)))), 11:i16), R32C:i32)
/*23851*/       /*Scope*/ 5|128,1/*133*/, /*->23986*/
/*23853*/         OPC_CheckCondCode, ISD::SETULT,
/*23855*/         OPC_MoveParent,
/*23856*/         OPC_CheckType, MVT::i32,
/*23858*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23861*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*23870*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23873*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*23882*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*23891*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23894*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*23903*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23906*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*23915*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*23924*/         OPC_EmitNode, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 11,  // Results = #12 
/*23933*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12,  // Results = #13 
/*23941*/         OPC_EmitInteger, MVT::i16, 11, 
/*23944*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13, 14,  // Results = #15 
/*23953*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*23956*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 15, 16,  // Results = #17 
/*23965*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23977*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 17, 18, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)))), 11:i16), R32C:i32), -1:i32)
/*23986*/       /*Scope*/ 5|128,1/*133*/, /*->24121*/
/*23988*/         OPC_CheckCondCode, ISD::SETLT,
/*23990*/         OPC_MoveParent,
/*23991*/         OPC_CheckType, MVT::i32,
/*23993*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*23996*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*24005*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24008*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24017*/         OPC_EmitNode, TARGET_VAL(SPU::CGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*24026*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24029*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*24038*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24041*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*24050*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*24059*/         OPC_EmitNode, TARGET_VAL(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 11,  // Results = #12 
/*24068*/         OPC_EmitNode, TARGET_VAL(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12,  // Results = #13 
/*24076*/         OPC_EmitInteger, MVT::i16, 11, 
/*24079*/         OPC_EmitNode, TARGET_VAL(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13, 14,  // Results = #15 
/*24088*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*24091*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 15, 16,  // Results = #17 
/*24100*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24112*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 17, 18, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETLT:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (COPY_TO_REGCLASS:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)))), 11:i16), R32C:i32), -1:i32)
/*24121*/       /*Scope*/ 6|128,1/*134*/, /*->24257*/
/*24123*/         OPC_CheckCondCode, ISD::SETUGT,
/*24125*/         OPC_MoveParent,
/*24126*/         OPC_CheckType, MVT::i32,
/*24128*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24131*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*24140*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24143*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24152*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*24161*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24164*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*24173*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24176*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*24185*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*24194*/         OPC_EmitNode, TARGET_VAL(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11,  // Results = #12 
/*24202*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24205*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 13,  // Results = #14 
/*24214*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24217*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 15,  // Results = #16 
/*24226*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14, 16,  // Results = #17 
/*24235*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6, 12, 17,  // Results = #18 
/*24245*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*24248*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 18, 19, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), R32C:i32)
/*24257*/       /*Scope*/ 6|128,1/*134*/, /*->24393*/
/*24259*/         OPC_CheckCondCode, ISD::SETGT,
/*24261*/         OPC_MoveParent,
/*24262*/         OPC_CheckType, MVT::i32,
/*24264*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24267*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*24276*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24279*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24288*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*24297*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24300*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*24309*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24312*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*24321*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*24330*/         OPC_EmitNode, TARGET_VAL(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11,  // Results = #12 
/*24338*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24341*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 13,  // Results = #14 
/*24350*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24353*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 15,  // Results = #16 
/*24362*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14, 16,  // Results = #17 
/*24371*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6, 12, 17,  // Results = #18 
/*24381*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*24384*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 18, 19, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETGT:Other) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), R32C:i32)
/*24393*/       /*Scope*/ 27|128,1/*155*/, /*->24550*/
/*24395*/         OPC_CheckCondCode, ISD::SETULE,
/*24397*/         OPC_MoveParent,
/*24398*/         OPC_CheckType, MVT::i32,
/*24400*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24403*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*24412*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24415*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24424*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*24433*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24436*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*24445*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24448*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*24457*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*24466*/         OPC_EmitNode, TARGET_VAL(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11,  // Results = #12 
/*24474*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24477*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 13,  // Results = #14 
/*24486*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24489*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 15,  // Results = #16 
/*24498*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14, 16,  // Results = #17 
/*24507*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6, 12, 17,  // Results = #18 
/*24517*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*24520*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 18, 19,  // Results = #20 
/*24529*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24541*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (COPY_TO_REGCLASS:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), R32C:i32), -1:i32)
/*24550*/       /*Scope*/ 27|128,1/*155*/, /*->24707*/
/*24552*/         OPC_CheckCondCode, ISD::SETLE,
/*24554*/         OPC_MoveParent,
/*24555*/         OPC_CheckType, MVT::i32,
/*24557*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24560*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*24569*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24572*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24581*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 5,  // Results = #6 
/*24590*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24593*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*24602*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24605*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*24614*/         OPC_EmitNode, TARGET_VAL(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*24623*/         OPC_EmitNode, TARGET_VAL(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11,  // Results = #12 
/*24631*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24634*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 13,  // Results = #14 
/*24643*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*24646*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 15,  // Results = #16 
/*24655*/         OPC_EmitNode, TARGET_VAL(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14, 16,  // Results = #17 
/*24664*/         OPC_EmitNode, TARGET_VAL(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6, 12, 17,  // Results = #18 
/*24674*/         OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*24677*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 18, 19,  // Results = #20 
/*24686*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24698*/         OPC_MorphNodeTo, TARGET_VAL(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETLE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (COPY_TO_REGCLASS:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), (CEQv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8))), R32C:i32), -1:i32)
/*24707*/       0, /*End of Scope*/
/*24708*/     0, /*End of Scope*/
/*24709*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 12|128,1/*140*/,  TARGET_VAL(ISD::SUB),// ->24854
/*24714*/   OPC_RecordChild0, // #0 = $val
/*24715*/   OPC_Scope, 88, /*->24805*/ // 2 children in Scope
/*24717*/     OPC_MoveChild, 0,
/*24719*/     OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::Constant),// ->24761
/*24723*/       OPC_Scope, 17, /*->24742*/ // 2 children in Scope
/*24725*/         OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*24727*/         OPC_MoveParent,
/*24728*/         OPC_RecordChild1, // #1 = $rA
/*24729*/         OPC_CheckType, MVT::i16,
/*24731*/         OPC_EmitConvertToTarget, 0,
/*24733*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SFHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2, 
                  // Src: (sub:i16 (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, R16C:i16:$rA) - Complexity = 7
                  // Dst: (SFHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*24742*/       /*Scope*/ 17, /*->24760*/
/*24743*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*24745*/         OPC_MoveParent,
/*24746*/         OPC_RecordChild1, // #1 = $rA
/*24747*/         OPC_CheckType, MVT::i32,
/*24749*/         OPC_EmitConvertToTarget, 0,
/*24751*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SFIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, R32C:i32:$rA) - Complexity = 7
                  // Dst: (SFIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*24760*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 40,  TARGET_VAL(ISD::BUILD_VECTOR),// ->24804
/*24764*/       OPC_Scope, 18, /*->24784*/ // 2 children in Scope
/*24766*/         OPC_CheckPredicate, 8, // Predicate_v8i16SExt10Imm
/*24768*/         OPC_MoveParent,
/*24769*/         OPC_RecordChild1, // #1 = $rA
/*24770*/         OPC_CheckType, MVT::v8i16,
/*24772*/         OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*24775*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SFHIvec), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (sub:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (SFHIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*24784*/       /*Scope*/ 18, /*->24803*/
/*24785*/         OPC_CheckPredicate, 9, // Predicate_v4i32SExt10Imm
/*24787*/         OPC_MoveParent,
/*24788*/         OPC_RecordChild1, // #1 = $rA
/*24789*/         OPC_CheckType, MVT::v4i32,
/*24791*/         OPC_EmitNodeXForm, 4, 0, // v4i32SExt10Imm_xform
/*24794*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SFIvec), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (sub:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (SFIvec:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*24803*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24805*/   /*Scope*/ 47, /*->24853*/
/*24806*/     OPC_RecordChild1, // #1 = $rA
/*24807*/     OPC_SwitchType /*4 cases */, 9,  MVT::i16,// ->24819
/*24810*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SFHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                // Src: (sub:i16 R16C:i16:$rB, R16C:i16:$rA) - Complexity = 3
                // Dst: (SFHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->24830
/*24821*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SFr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                // Src: (sub:i32 R32C:i32:$rB, R32C:i32:$rA) - Complexity = 3
                // Dst: (SFr32:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->24841
/*24832*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SFHvec), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                // Dst: (SFHvec:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->24852
/*24843*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SFvec), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (sub:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA) - Complexity = 3
                // Dst: (SFvec:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
              0, // EndSwitchType
/*24853*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 69|128,1/*197*/,  TARGET_VAL(ISD::SHL),// ->25055
/*24858*/   OPC_RecordChild0, // #0 = $rA
/*24859*/   OPC_RecordChild1, // #1 = $val
/*24860*/   OPC_Scope, 103, /*->24965*/ // 5 children in Scope
/*24862*/     OPC_MoveChild, 1,
/*24864*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24867*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*24869*/     OPC_SwitchType /*2 cases */, 29,  MVT::i16,// ->24901
/*24872*/       OPC_MoveParent,
/*24873*/       OPC_SwitchType /*2 cases */, 11,  MVT::i16,// ->24887
/*24876*/         OPC_EmitConvertToTarget, 1,
/*24878*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SHLHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (shl:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
                /*SwitchType*/ 11,  MVT::v8i16,// ->24900
/*24889*/         OPC_EmitConvertToTarget, 1,
/*24891*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SHLHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_shl:v8i16 VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLHIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
                0, // EndSwitchType
              /*SwitchType*/ 61,  MVT::i32,// ->24964
/*24903*/       OPC_MoveParent,
/*24904*/       OPC_SwitchType /*4 cases */, 14,  MVT::i16,// ->24921
/*24907*/         OPC_EmitConvertToTarget, 1,
/*24909*/         OPC_EmitNodeXForm, 7, 2, // TO_IMM16
/*24912*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SHLHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                  // Src: (shl:i16 R16C:i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLHIr16:i16 R16C:i16:$rA, (TO_IMM16:i16 (imm:i32)<<P:Predicate_uimm7>>:$val))
                /*SwitchType*/ 11,  MVT::i32,// ->24934
/*24923*/         OPC_EmitConvertToTarget, 1,
/*24925*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SHLIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (shl:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLIr32:i32 R32C:i32:$rA, (imm:i32):$val)
                /*SwitchType*/ 14,  MVT::v8i16,// ->24950
/*24936*/         OPC_EmitConvertToTarget, 1,
/*24938*/         OPC_EmitNodeXForm, 7, 2, // TO_IMM16
/*24941*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SHLHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_shl:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLHIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM16:i16 (imm:i32)<<P:Predicate_uimm7>>:$val))
                /*SwitchType*/ 11,  MVT::v4i32,// ->24963
/*24952*/         OPC_EmitConvertToTarget, 1,
/*24954*/         OPC_MorphNodeTo, TARGET_VAL(SPU::SHLIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_shl:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
                0, // EndSwitchType
              0, // EndSwitchType
/*24965*/   /*Scope*/ 13, /*->24979*/
/*24966*/     OPC_CheckChild1Type, MVT::i16,
/*24968*/     OPC_CheckType, MVT::i16,
/*24970*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SHLHr16), 0,
                  1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
              // Src: (shl:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
              // Dst: (SHLHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*24979*/   /*Scope*/ 46, /*->25026*/
/*24980*/     OPC_CheckChild1Type, MVT::i32,
/*24982*/     OPC_SwitchType /*3 cases */, 9,  MVT::i16,// ->24994
/*24985*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLHr16_r32), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i16 R16C:i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLHr16_r32:i16 R16C:i16:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->25005
/*24996*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLr32:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 18,  MVT::i128,// ->25025
/*25007*/       OPC_EmitNode, TARGET_VAL(SPU::SHLQBIr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1,  // Results = #2 
/*25016*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYBIr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 1, 
                // Src: (shl:i128 GPRC:i128:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYBIr128:i128 (SHLQBIr128:i128 GPRC:i128:$rA, R32C:i32:$rB), R32C:i32:$rB)
              0, // EndSwitchType
/*25026*/   /*Scope*/ 13, /*->25040*/
/*25027*/     OPC_CheckChild1Type, MVT::v8i16,
/*25029*/     OPC_CheckType, MVT::v8i16,
/*25031*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SHLHv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec_shl:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
              // Dst: (SHLHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*25040*/   /*Scope*/ 13, /*->25054*/
/*25041*/     OPC_CheckChild1Type, MVT::v4i32,
/*25043*/     OPC_CheckType, MVT::v4i32,
/*25045*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SHLv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec_shl:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
              // Dst: (SHLv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*25054*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62|128,1/*190*/,  TARGET_VAL(SPUISD::SHL_BYTES),// ->25249
/*25059*/   OPC_RecordChild0, // #0 = $rA
/*25060*/   OPC_RecordChild1, // #1 = $val
/*25061*/   OPC_Scope, 103, /*->25166*/ // 2 children in Scope
/*25063*/     OPC_MoveChild, 1,
/*25065*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25068*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*25070*/     OPC_CheckType, MVT::i32,
/*25072*/     OPC_MoveParent,
/*25073*/     OPC_SwitchType /*7 cases */, 11,  MVT::i128,// ->25087
/*25076*/       OPC_EmitConvertToTarget, 1,
/*25078*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYIr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:i128 GPRC:i128:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIr128:i128 GPRC:i128:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v16i8,// ->25100
/*25089*/       OPC_EmitConvertToTarget, 1,
/*25091*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v16i8 VECREG:v16i8:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv16i8:v16i8 VECREG:v16i8:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v8i16,// ->25113
/*25102*/       OPC_EmitConvertToTarget, 1,
/*25104*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v4i32,// ->25126
/*25115*/       OPC_EmitConvertToTarget, 1,
/*25117*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v2i64,// ->25139
/*25128*/       OPC_EmitConvertToTarget, 1,
/*25130*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v2i64 VECREG:v2i64:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv2i64:v2i64 VECREG:v2i64:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v4f32,// ->25152
/*25141*/       OPC_EmitConvertToTarget, 1,
/*25143*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYIv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v4f32 VECREG:v4f32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv4f32:v4f32 VECREG:v4f32:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v2f64,// ->25165
/*25154*/       OPC_EmitConvertToTarget, 1,
/*25156*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYIv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v2f64 VECREG:v2f64:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv2f64:v2f64 VECREG:v2f64:$rA, (imm:i32):$val)
              0, // EndSwitchType
/*25166*/   /*Scope*/ 81, /*->25248*/
/*25167*/     OPC_CheckChild1Type, MVT::i32,
/*25169*/     OPC_SwitchType /*7 cases */, 9,  MVT::i128,// ->25181
/*25172*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:i128 GPRC:i128:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYr128:i128 GPRC:i128:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v16i8,// ->25192
/*25183*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv16i8:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->25203
/*25194*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv8i16:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->25214
/*25205*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv4i32:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2i64,// ->25225
/*25216*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv2i64:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4f32,// ->25236
/*25227*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv4f32:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2f64,// ->25247
/*25238*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv2f64:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB)
              0, // EndSwitchType
/*25248*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 0|128,2/*256*/,  TARGET_VAL(ISD::ROTL),// ->25509
/*25253*/   OPC_RecordChild0, // #0 = $rA
/*25254*/   OPC_Scope, 88, /*->25344*/ // 3 children in Scope
/*25256*/     OPC_RecordChild1, // #1 = $val
/*25257*/     OPC_MoveChild, 1,
/*25259*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25262*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*25264*/     OPC_SwitchType /*3 cases */, 29,  MVT::i16,// ->25296
/*25267*/       OPC_MoveParent,
/*25268*/       OPC_SwitchType /*2 cases */, 11,  MVT::i16,// ->25282
/*25271*/         OPC_EmitConvertToTarget, 1,
/*25273*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (rotl:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
                /*SwitchType*/ 11,  MVT::i32,// ->25295
/*25284*/         OPC_EmitConvertToTarget, 1,
/*25286*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTIr32_i16), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (rotl:i32 R32C:i32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTIr32_i16:i32 R32C:i32:$rA, (imm:i16):$val)
                0, // EndSwitchType
              /*SwitchType*/ 29,  MVT::i32,// ->25327
/*25298*/       OPC_MoveParent,
/*25299*/       OPC_SwitchType /*2 cases */, 11,  MVT::i16,// ->25313
/*25302*/         OPC_EmitConvertToTarget, 1,
/*25304*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHIr16_r32), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (rotl:i16 R16C:i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTHIr16_r32:i16 R16C:i16:$rA, (imm:i32):$val)
                /*SwitchType*/ 11,  MVT::i32,// ->25326
/*25315*/         OPC_EmitConvertToTarget, 1,
/*25317*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (rotl:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTIr32:i32 R32C:i32:$rA, (imm:i32):$val)
                0, // EndSwitchType
              /*SwitchType*/ 14,  MVT::i8,// ->25343
/*25329*/       OPC_MoveParent,
/*25330*/       OPC_CheckType, MVT::i32,
/*25332*/       OPC_EmitConvertToTarget, 1,
/*25334*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTIr32_i8), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (rotl:i32 R32C:i32:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTIr32_i8:i32 R32C:i32:$rA, (imm:i8):$val)
              0, // EndSwitchType
/*25344*/   /*Scope*/ 118, /*->25463*/
/*25345*/     OPC_MoveChild, 1,
/*25347*/     OPC_SwitchOpcode /*3 cases */, 35,  TARGET_VAL(ISD::ANY_EXTEND),// ->25386
/*25351*/       OPC_RecordChild0, // #1 = $rB
/*25352*/       OPC_CheckType, MVT::i32,
/*25354*/       OPC_Scope, 14, /*->25370*/ // 2 children in Scope
/*25356*/         OPC_CheckChild0Type, MVT::i16,
/*25358*/         OPC_MoveParent,
/*25359*/         OPC_CheckType, MVT::i32,
/*25361*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTr32_r16_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (anyext:i32 R16C:i16:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r16_anyext:i32 R32C:i32:$rA, R16C:i16:$rB)
/*25370*/       /*Scope*/ 14, /*->25385*/
/*25371*/         OPC_CheckChild0Type, MVT::i8,
/*25373*/         OPC_MoveParent,
/*25374*/         OPC_CheckType, MVT::i32,
/*25376*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTr32_r8_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (anyext:i32 R8C:i8:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r8_anyext:i32 R32C:i32:$rA, R8C:i8:$rB)
/*25385*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::ZERO_EXTEND),// ->25424
/*25389*/       OPC_RecordChild0, // #1 = $rB
/*25390*/       OPC_CheckType, MVT::i32,
/*25392*/       OPC_Scope, 14, /*->25408*/ // 2 children in Scope
/*25394*/         OPC_CheckChild0Type, MVT::i16,
/*25396*/         OPC_MoveParent,
/*25397*/         OPC_CheckType, MVT::i32,
/*25399*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTr32_r16_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (zext:i32 R16C:i16:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r16_anyext:i32 R32C:i32:$rA, R16C:i16:$rB)
/*25408*/       /*Scope*/ 14, /*->25423*/
/*25409*/         OPC_CheckChild0Type, MVT::i8,
/*25411*/         OPC_MoveParent,
/*25412*/         OPC_CheckType, MVT::i32,
/*25414*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTr32_r8_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (zext:i32 R8C:i8:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r8_anyext:i32 R32C:i32:$rA, R8C:i8:$rB)
/*25423*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::SIGN_EXTEND),// ->25462
/*25427*/       OPC_RecordChild0, // #1 = $rB
/*25428*/       OPC_CheckType, MVT::i32,
/*25430*/       OPC_Scope, 14, /*->25446*/ // 2 children in Scope
/*25432*/         OPC_CheckChild0Type, MVT::i16,
/*25434*/         OPC_MoveParent,
/*25435*/         OPC_CheckType, MVT::i32,
/*25437*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTr32_r16_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (sext:i32 R16C:i16:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r16_anyext:i32 R32C:i32:$rA, R16C:i16:$rB)
/*25446*/       /*Scope*/ 14, /*->25461*/
/*25447*/         OPC_CheckChild0Type, MVT::i8,
/*25449*/         OPC_MoveParent,
/*25450*/         OPC_CheckType, MVT::i32,
/*25452*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTr32_r8_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (sext:i32 R8C:i8:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r8_anyext:i32 R32C:i32:$rA, R8C:i8:$rB)
/*25461*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25463*/   /*Scope*/ 44, /*->25508*/
/*25464*/     OPC_RecordChild1, // #1 = $rB
/*25465*/     OPC_Scope, 13, /*->25480*/ // 2 children in Scope
/*25467*/       OPC_CheckChild1Type, MVT::i16,
/*25469*/       OPC_CheckType, MVT::i16,
/*25471*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (rotl:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*25480*/     /*Scope*/ 26, /*->25507*/
/*25481*/       OPC_CheckChild1Type, MVT::i32,
/*25483*/       OPC_SwitchType /*2 cases */, 9,  MVT::i16,// ->25495
/*25486*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHr16_r32), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i16 R16C:i16:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (ROTHr16_r32:i16 R16C:i16:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->25506
/*25497*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (ROTr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                0, // EndSwitchType
/*25507*/     0, /*End of Scope*/
/*25508*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62|128,1/*190*/,  TARGET_VAL(SPUISD::ROTBYTES_LEFT),// ->25703
/*25513*/   OPC_RecordChild0, // #0 = $rA
/*25514*/   OPC_RecordChild1, // #1 = $val
/*25515*/   OPC_Scope, 103, /*->25620*/ // 2 children in Scope
/*25517*/     OPC_MoveChild, 1,
/*25519*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25522*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*25524*/     OPC_CheckType, MVT::i16,
/*25526*/     OPC_MoveParent,
/*25527*/     OPC_SwitchType /*7 cases */, 11,  MVT::i128,// ->25541
/*25530*/       OPC_EmitConvertToTarget, 1,
/*25532*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYIi128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:i128 GPRC:i128:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIi128:i128 GPRC:i128:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v16i8,// ->25554
/*25543*/       OPC_EmitConvertToTarget, 1,
/*25545*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v16i8 VECREG:v16i8:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv16i8:v16i8 VECREG:v16i8:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v8i16,// ->25567
/*25556*/       OPC_EmitConvertToTarget, 1,
/*25558*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v8i16 VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v4i32,// ->25580
/*25569*/       OPC_EmitConvertToTarget, 1,
/*25571*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v4i32 VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v2i64,// ->25593
/*25582*/       OPC_EmitConvertToTarget, 1,
/*25584*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v2i64 VECREG:v2i64:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv2i64:v2i64 VECREG:v2i64:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v4f32,// ->25606
/*25595*/       OPC_EmitConvertToTarget, 1,
/*25597*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYIv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v4f32 VECREG:v4f32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv4f32:v4f32 VECREG:v4f32:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v2f64,// ->25619
/*25608*/       OPC_EmitConvertToTarget, 1,
/*25610*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYIvfi64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v2f64 VECREG:v2f64:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIvfi64:v2f64 VECREG:v2f64:$rA, (imm:i16):$val)
              0, // EndSwitchType
/*25620*/   /*Scope*/ 81, /*->25702*/
/*25621*/     OPC_CheckChild1Type, MVT::i32,
/*25623*/     OPC_SwitchType /*7 cases */, 9,  MVT::i128,// ->25635
/*25626*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYi128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:i128 GPRC:i128:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYi128:i128 GPRC:i128:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v16i8,// ->25646
/*25637*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv16i8:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->25657
/*25648*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv8i16:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->25668
/*25659*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv4i32:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2i64,// ->25679
/*25670*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv2i64:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4f32,// ->25690
/*25681*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv4f32:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2f64,// ->25701
/*25692*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv2f64:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB)
              0, // EndSwitchType
/*25702*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14|128,4/*526*/,  TARGET_VAL(ISD::SRL),// ->26233
/*25707*/   OPC_RecordChild0, // #0 = $rA
/*25708*/   OPC_RecordChild1, // #1 = $val
/*25709*/   OPC_Scope, 95|128,1/*223*/, /*->25935*/ // 6 children in Scope
/*25712*/     OPC_MoveChild, 1,
/*25714*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25717*/     OPC_Scope, 122, /*->25841*/ // 4 children in Scope
/*25719*/       OPC_CheckPredicate, 16, // Predicate_uimm7
/*25721*/       OPC_SwitchType /*3 cases */, 42,  MVT::i32,// ->25766
/*25724*/         OPC_MoveParent,
/*25725*/         OPC_SwitchType /*3 cases */, 11,  MVT::i16,// ->25739
/*25728*/           OPC_EmitConvertToTarget, 1,
/*25730*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                    // Src: (srl:i16 R16C:i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTHMIr16:i16 R16C:i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val)
                  /*SwitchType*/ 11,  MVT::i32,// ->25752
/*25741*/           OPC_EmitConvertToTarget, 1,
/*25743*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMIr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                    // Src: (srl:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMIr32:i32 R32C:i32:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::v4i32,// ->25765
/*25754*/           OPC_EmitConvertToTarget, 1,
/*25756*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
                  0, // EndSwitchType
                /*SwitchType*/ 35,  MVT::i16,// ->25803
/*25768*/         OPC_MoveParent,
/*25769*/         OPC_SwitchType /*2 cases */, 14,  MVT::i16,// ->25786
/*25772*/           OPC_EmitConvertToTarget, 1,
/*25774*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25777*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (srl:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTHMIr16:i16 R16C:i16:$rA, (TO_IMM32:i32 (imm:i16)<<P:Predicate_uimm7>>:$val))
                  /*SwitchType*/ 14,  MVT::v4i32,// ->25802
/*25788*/           OPC_EmitConvertToTarget, 1,
/*25790*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25793*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
                    // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMIv4i32:v4i32 VECREG:v4i32:$rA, (TO_IMM32:i32 (imm:i16)<<P:Predicate_uimm7>>:$val))
                  0, // EndSwitchType
                /*SwitchType*/ 35,  MVT::i8,// ->25840
/*25805*/         OPC_MoveParent,
/*25806*/         OPC_SwitchType /*2 cases */, 14,  MVT::i16,// ->25823
/*25809*/           OPC_EmitConvertToTarget, 1,
/*25811*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25814*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (srl:i16 R16C:i16:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTHMIr16:i16 R16C:i16:$rA, (TO_IMM32:i32 (imm:i8)<<P:Predicate_uimm7>>:$val))
                  /*SwitchType*/ 14,  MVT::v4i32,// ->25839
/*25825*/           OPC_EmitConvertToTarget, 1,
/*25827*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25830*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
                    // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMIv4i32:v4i32 VECREG:v4i32:$rA, (TO_IMM32:i32 (imm:i8)<<P:Predicate_uimm7>>:$val))
                  0, // EndSwitchType
                0, // EndSwitchType
/*25841*/     /*Scope*/ 37, /*->25879*/
/*25842*/       OPC_CheckType, MVT::i16,
/*25844*/       OPC_MoveParent,
/*25845*/       OPC_SwitchType /*2 cases */, 14,  MVT::i32,// ->25862
/*25848*/         OPC_EmitConvertToTarget, 1,
/*25850*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25853*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                  // Src: (srl:i32 R32C:i32:$rA, (imm:i16):$val) - Complexity = 6
                  // Dst: (ROTMIr32:i32 R32C:i32:$rA, (TO_IMM32:i32 (imm:i16)<<P:Predicate_uimm7>>:$val))
                /*SwitchType*/ 14,  MVT::v8i16,// ->25878
/*25864*/         OPC_EmitConvertToTarget, 1,
/*25866*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25869*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, (imm:i16):$val) - Complexity = 6
                  // Dst: (ROTHMIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM32:i32 (imm:i16):$val))
                0, // EndSwitchType
/*25879*/     /*Scope*/ 37, /*->25917*/
/*25880*/       OPC_CheckType, MVT::i8,
/*25882*/       OPC_MoveParent,
/*25883*/       OPC_SwitchType /*2 cases */, 14,  MVT::i32,// ->25900
/*25886*/         OPC_EmitConvertToTarget, 1,
/*25888*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25891*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                  // Src: (srl:i32 R32C:i32:$rA, (imm:i8):$val) - Complexity = 6
                  // Dst: (ROTMIr32:i32 R32C:i32:$rA, (TO_IMM32:i32 (imm:i8)<<P:Predicate_uimm7>>:$val))
                /*SwitchType*/ 14,  MVT::v8i16,// ->25916
/*25902*/         OPC_EmitConvertToTarget, 1,
/*25904*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25907*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, (imm:i8):$val) - Complexity = 6
                  // Dst: (ROTHMIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM32:i32 (imm:i8):$val))
                0, // EndSwitchType
/*25917*/     /*Scope*/ 16, /*->25934*/
/*25918*/       OPC_CheckType, MVT::i32,
/*25920*/       OPC_MoveParent,
/*25921*/       OPC_CheckType, MVT::v8i16,
/*25923*/       OPC_EmitConvertToTarget, 1,
/*25925*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, (imm:i32):$val) - Complexity = 6
                // Dst: (ROTHMIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i32):$val)
/*25934*/     0, /*End of Scope*/
/*25935*/   /*Scope*/ 94, /*->26030*/
/*25936*/     OPC_CheckChild1Type, MVT::i32,
/*25938*/     OPC_SwitchType /*3 cases */, 21,  MVT::i16,// ->25962
/*25941*/       OPC_EmitInteger, MVT::i32, 0, 
/*25944*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*25953*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                // Src: (srl:i16 R16C:i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTHMr16:i16 R16C:i16:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 21,  MVT::i32,// ->25985
/*25964*/       OPC_EmitInteger, MVT::i32, 0, 
/*25967*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*25976*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (srl:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMr32:i32 R32C:i32:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 42,  MVT::i128,// ->26029
/*25987*/       OPC_EmitInteger, MVT::i32, 0, 
/*25990*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*25999*/       OPC_EmitNode, TARGET_VAL(SPU::ROTQMBIr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 3,  // Results = #4 
/*26008*/       OPC_EmitInteger, MVT::i32, 0, 
/*26011*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*26020*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYBIr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 4, 6, 
                // Src: (srl:i128 GPRC:i128:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQMBYBIr128:i128 (ROTQMBIr128:i128 GPRC:i128:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32)), (SFIr32:i32 R32C:i32:$rB, 0:i32))
              0, // EndSwitchType
/*26030*/   /*Scope*/ 66, /*->26097*/
/*26031*/     OPC_CheckChild1Type, MVT::i16,
/*26033*/     OPC_SwitchType /*2 cases */, 29,  MVT::i16,// ->26065
/*26036*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26044*/       OPC_EmitInteger, MVT::i32, 0, 
/*26047*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*26056*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4, 
                // Src: (srl:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTHMr16:i16 R16C:i16:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              /*SwitchType*/ 29,  MVT::i32,// ->26096
/*26067*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26075*/       OPC_EmitInteger, MVT::i32, 0, 
/*26078*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*26087*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4, 
                // Src: (srl:i32 R32C:i32:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMr32:i32 R32C:i32:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              0, // EndSwitchType
/*26097*/   /*Scope*/ 82, /*->26180*/
/*26098*/     OPC_CheckChild1Type, MVT::i8,
/*26100*/     OPC_SwitchType /*2 cases */, 37,  MVT::i16,// ->26140
/*26103*/       OPC_EmitNode, TARGET_VAL(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26111*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26119*/       OPC_EmitInteger, MVT::i32, 0, 
/*26122*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26131*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 5, 
                // Src: (srl:i16 R16C:i16:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTHMr16:i16 R16C:i16:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              /*SwitchType*/ 37,  MVT::i32,// ->26179
/*26142*/       OPC_EmitNode, TARGET_VAL(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26150*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26158*/       OPC_EmitInteger, MVT::i32, 0, 
/*26161*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26170*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5, 
                // Src: (srl:i32 R32C:i32:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMr32:i32 R32C:i32:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              0, // EndSwitchType
/*26180*/   /*Scope*/ 25, /*->26206*/
/*26181*/     OPC_CheckChild1Type, MVT::v8i16,
/*26183*/     OPC_CheckType, MVT::v8i16,
/*26185*/     OPC_EmitInteger, MVT::i16, 0, 
/*26188*/     OPC_EmitNode, TARGET_VAL(SPU::SFHIvec), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26197*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHMv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
              // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
              // Dst: (ROTHMv8i16:v8i16 VECREG:v8i16:$rA, (SFHIvec:v16i8 VECREG:v8i16:$rB, 0:i16))
/*26206*/   /*Scope*/ 25, /*->26232*/
/*26207*/     OPC_CheckChild1Type, MVT::v4i32,
/*26209*/     OPC_CheckType, MVT::v4i32,
/*26211*/     OPC_EmitInteger, MVT::i16, 0, 
/*26214*/     OPC_EmitNode, TARGET_VAL(SPU::SFIvec), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26223*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
              // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
              // Dst: (ROTMv4i32:v4i32 VECREG:v4i32:$rA, (SFIvec:v16i8 VECREG:v4i32:$rB, 0:i16))
/*26232*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50|128,3/*434*/,  TARGET_VAL(ISD::SRA),// ->26671
/*26237*/   OPC_RecordChild0, // #0 = $rA
/*26238*/   OPC_RecordChild1, // #1 = $val
/*26239*/   OPC_Scope, 47|128,1/*175*/, /*->26417*/ // 6 children in Scope
/*26242*/     OPC_MoveChild, 1,
/*26244*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26247*/     OPC_Scope, 127, /*->26376*/ // 3 children in Scope
/*26249*/       OPC_CheckPredicate, 16, // Predicate_uimm7
/*26251*/       OPC_SwitchType /*3 cases */, 32,  MVT::i16,// ->26286
/*26254*/         OPC_MoveParent,
/*26255*/         OPC_SwitchType /*2 cases */, 11,  MVT::i16,// ->26269
/*26258*/           OPC_EmitConvertToTarget, 1,
/*26260*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                    // Src: (sra:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
                  /*SwitchType*/ 14,  MVT::v8i16,// ->26285
/*26271*/           OPC_EmitConvertToTarget, 1,
/*26273*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*26276*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                    // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAHIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM32:i32 (imm:i16)<<P:Predicate_uimm7>>:$val))
                  0, // EndSwitchType
                /*SwitchType*/ 68,  MVT::i32,// ->26356
/*26288*/         OPC_MoveParent,
/*26289*/         OPC_SwitchType /*5 cases */, 11,  MVT::i64,// ->26303
/*26292*/           OPC_EmitConvertToTarget, 1,
/*26294*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAIr64_i32), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 2, 
                    // Src: (sra:i64 R64C:i64:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAIr64_i32:i64 R64C:i64:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::i32,// ->26316
/*26305*/           OPC_EmitConvertToTarget, 1,
/*26307*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAIr32_i32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                    // Src: (sra:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAIr32_i32:i32 R32C:i32:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::v8i16,// ->26329
/*26318*/           OPC_EmitConvertToTarget, 1,
/*26320*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                    // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAHIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::v2i64,// ->26342
/*26331*/           OPC_EmitConvertToTarget, 1,
/*26333*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAIv2i64_i32), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 2, 
                    // Src: (SPUvec_sra:v2i64 VECREG:v2i64:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAIv2i64_i32:v2i64 VECREG:v2i64:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::v4i32,// ->26355
/*26344*/           OPC_EmitConvertToTarget, 1,
/*26346*/           OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAIv4i32_i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (SPUvec_sra:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAIv4i32_i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
                  0, // EndSwitchType
                /*SwitchType*/ 17,  MVT::i8,// ->26375
/*26358*/         OPC_MoveParent,
/*26359*/         OPC_CheckType, MVT::v8i16,
/*26361*/         OPC_EmitConvertToTarget, 1,
/*26363*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*26366*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTMAHIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM32:i32 (imm:i8)<<P:Predicate_uimm7>>:$val))
                0, // EndSwitchType
/*26376*/     /*Scope*/ 19, /*->26396*/
/*26377*/       OPC_CheckType, MVT::i32,
/*26379*/       OPC_MoveParent,
/*26380*/       OPC_CheckType, MVT::i16,
/*26382*/       OPC_EmitConvertToTarget, 1,
/*26384*/       OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*26387*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHIr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                // Src: (sra:i16 R16C:i16:$rA, (imm:i32):$val) - Complexity = 6
                // Dst: (ROTMAHIr16:i16 R16C:i16:$rA, (TO_IMM32:i16 (imm:i32)<<P:Predicate_uimm7>>:$val))
/*26396*/     /*Scope*/ 19, /*->26416*/
/*26397*/       OPC_CheckType, MVT::i8,
/*26399*/       OPC_MoveParent,
/*26400*/       OPC_CheckType, MVT::i16,
/*26402*/       OPC_EmitConvertToTarget, 1,
/*26404*/       OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*26407*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHIr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                // Src: (sra:i16 R16C:i16:$rA, (imm:i8):$val) - Complexity = 6
                // Dst: (ROTMAHIr16:i16 R16C:i16:$rA, (TO_IMM32:i16 (imm:i8)<<P:Predicate_uimm7>>:$val))
/*26416*/     0, /*End of Scope*/
/*26417*/   /*Scope*/ 50, /*->26468*/
/*26418*/     OPC_CheckChild1Type, MVT::i32,
/*26420*/     OPC_SwitchType /*2 cases */, 21,  MVT::i16,// ->26444
/*26423*/       OPC_EmitInteger, MVT::i32, 0, 
/*26426*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26435*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                // Src: (sra:i16 R16C:i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMAHr16:i16 R16C:i16:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 21,  MVT::i32,// ->26467
/*26446*/       OPC_EmitInteger, MVT::i32, 0, 
/*26449*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26458*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (sra:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMAr32:i32 R32C:i32:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              0, // EndSwitchType
/*26468*/   /*Scope*/ 66, /*->26535*/
/*26469*/     OPC_CheckChild1Type, MVT::i16,
/*26471*/     OPC_SwitchType /*2 cases */, 29,  MVT::i16,// ->26503
/*26474*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26482*/       OPC_EmitInteger, MVT::i32, 0, 
/*26485*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*26494*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4, 
                // Src: (sra:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMAHr16:i16 R16C:i16:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              /*SwitchType*/ 29,  MVT::i32,// ->26534
/*26505*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26513*/       OPC_EmitInteger, MVT::i32, 0, 
/*26516*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*26525*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4, 
                // Src: (sra:i32 R32C:i32:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMAr32:i32 R32C:i32:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              0, // EndSwitchType
/*26535*/   /*Scope*/ 82, /*->26618*/
/*26536*/     OPC_CheckChild1Type, MVT::i8,
/*26538*/     OPC_SwitchType /*2 cases */, 37,  MVT::i16,// ->26578
/*26541*/       OPC_EmitNode, TARGET_VAL(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26549*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26557*/       OPC_EmitInteger, MVT::i32, 0, 
/*26560*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26569*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 5, 
                // Src: (sra:i16 R16C:i16:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMAHr16:i16 R16C:i16:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              /*SwitchType*/ 37,  MVT::i32,// ->26617
/*26580*/       OPC_EmitNode, TARGET_VAL(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26588*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26596*/       OPC_EmitInteger, MVT::i32, 0, 
/*26599*/       OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26608*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5, 
                // Src: (sra:i32 R32C:i32:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMAr32:i32 R32C:i32:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              0, // EndSwitchType
/*26618*/   /*Scope*/ 25, /*->26644*/
/*26619*/     OPC_CheckChild1Type, MVT::v8i16,
/*26621*/     OPC_CheckType, MVT::v8i16,
/*26623*/     OPC_EmitInteger, MVT::i16, 0, 
/*26626*/     OPC_EmitNode, TARGET_VAL(SPU::SFHIvec), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26635*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAHv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
              // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
              // Dst: (ROTMAHv8i16:v8i16 VECREG:v8i16:$rA, (SFHIvec:v16i8 VECREG:v8i16:$rB, 0:i16))
/*26644*/   /*Scope*/ 25, /*->26670*/
/*26645*/     OPC_CheckChild1Type, MVT::v4i32,
/*26647*/     OPC_CheckType, MVT::v4i32,
/*26649*/     OPC_EmitInteger, MVT::i16, 0, 
/*26652*/     OPC_EmitNode, TARGET_VAL(SPU::SFIvec), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26661*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTMAv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
              // Src: (SPUvec_sra:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
              // Dst: (ROTMAv4i32:v4i32 VECREG:v4i32:$rA, (SFIvec:v16i8 VECREG:v4i32:$rB, 0:i16))
/*26670*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 26|128,1/*154*/,  TARGET_VAL(ISD::FNEG),// ->26829
/*26675*/   OPC_Scope, 99, /*->26776*/ // 2 children in Scope
/*26677*/     OPC_MoveChild, 0,
/*26679*/     OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*26682*/     OPC_Scope, 22, /*->26706*/ // 4 children in Scope
/*26684*/       OPC_RecordChild0, // #0 = $rC
/*26685*/       OPC_MoveChild, 1,
/*26687*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*26690*/       OPC_RecordChild0, // #1 = $rA
/*26691*/       OPC_RecordChild1, // #2 = $rB
/*26692*/       OPC_MoveParent,
/*26693*/       OPC_MoveParent,
/*26694*/       OPC_CheckType, MVT::f64,
/*26696*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FNMAf64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fneg:f64 (fadd:f64 R64FP:f64:$rC, (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB))) - Complexity = 9
                // Dst: (FNMAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
/*26706*/     /*Scope*/ 22, /*->26729*/
/*26707*/       OPC_MoveChild, 0,
/*26709*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*26712*/       OPC_RecordChild0, // #0 = $rA
/*26713*/       OPC_RecordChild1, // #1 = $rB
/*26714*/       OPC_MoveParent,
/*26715*/       OPC_RecordChild1, // #2 = $rC
/*26716*/       OPC_MoveParent,
/*26717*/       OPC_CheckType, MVT::f64,
/*26719*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FNMAf64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 (fadd:f64 (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB), R64FP:f64:$rC)) - Complexity = 9
                // Dst: (FNMAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
/*26729*/     /*Scope*/ 22, /*->26752*/
/*26730*/       OPC_RecordChild0, // #0 = $rC
/*26731*/       OPC_MoveChild, 1,
/*26733*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*26736*/       OPC_RecordChild0, // #1 = $rA
/*26737*/       OPC_RecordChild1, // #2 = $rB
/*26738*/       OPC_MoveParent,
/*26739*/       OPC_MoveParent,
/*26740*/       OPC_CheckType, MVT::v2f64,
/*26742*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FNMAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fneg:v2f64 (fadd:v2f64 VECREG:v2f64:$rC, (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB))) - Complexity = 9
                // Dst: (FNMAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
/*26752*/     /*Scope*/ 22, /*->26775*/
/*26753*/       OPC_MoveChild, 0,
/*26755*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*26758*/       OPC_RecordChild0, // #0 = $rA
/*26759*/       OPC_RecordChild1, // #1 = $rB
/*26760*/       OPC_MoveParent,
/*26761*/       OPC_RecordChild1, // #2 = $rC
/*26762*/       OPC_MoveParent,
/*26763*/       OPC_CheckType, MVT::v2f64,
/*26765*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FNMAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f64 (fadd:v2f64 (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB), VECREG:v2f64:$rC)) - Complexity = 9
                // Dst: (FNMAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
/*26775*/     0, /*End of Scope*/
/*26776*/   /*Scope*/ 51, /*->26828*/
/*26777*/     OPC_RecordChild0, // #0 = $rA
/*26778*/     OPC_SwitchType /*2 cases */, 22,  MVT::f32,// ->26803
/*26781*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*26786*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26794*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XORfneg32), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (fneg:f32 R32FP:f32:$rA) - Complexity = 3
                // Dst: (XORfneg32:f32 R32FP:f32:$rA, (ILHUr32:i32 32768:i32))
              /*SwitchType*/ 22,  MVT::v4f32,// ->26827
/*26805*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*26810*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1,  // Results = #2 
/*26818*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XORfnegvec), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2, 
                // Src: (fneg:v4f32 VECREG:v4f32:$rA) - Complexity = 3
                // Dst: (XORfnegvec:v4f32 VECREG:v4f32:$rA, (ILHUv4i32:v4f32 32768:i32))
              0, // EndSwitchType
/*26828*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 109,  TARGET_VAL(SPUISD::CALL),// ->26941
/*26832*/   OPC_RecordNode,   // #0 = 'SPUcall' chained node
/*26833*/   OPC_CaptureGlueInput,
/*26834*/   OPC_Scope, 92, /*->26928*/ // 2 children in Scope
/*26836*/     OPC_MoveChild, 1,
/*26838*/     OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(SPUISD::PCRelAddr),// ->26883
/*26842*/       OPC_RecordChild0, // #1 = $func
/*26843*/       OPC_MoveChild, 0,
/*26845*/       OPC_SwitchOpcode /*2 cases */, 15,  TARGET_VAL(ISD::TargetGlobalAddress),// ->26864
/*26849*/         OPC_MoveParent,
/*26850*/         OPC_MoveChild, 1,
/*26852*/         OPC_CheckInteger, 0, 
/*26854*/         OPC_MoveParent,
/*26855*/         OPC_MoveParent,
/*26856*/         OPC_EmitMergeInputChains1_0,
/*26857*/         OPC_MorphNodeTo, TARGET_VAL(SPU::BRSL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (SPUcall (SPUpcrel:iPTR (tglobaladdr:iPTR):$func, 0:iPTR)) - Complexity = 14
                  // Dst: (BRSL (tglobaladdr:iPTR):$func)
                /*SwitchOpcode*/ 15,  TARGET_VAL(ISD::TargetExternalSymbol),// ->26882
/*26867*/         OPC_MoveParent,
/*26868*/         OPC_MoveChild, 1,
/*26870*/         OPC_CheckInteger, 0, 
/*26872*/         OPC_MoveParent,
/*26873*/         OPC_MoveParent,
/*26874*/         OPC_EmitMergeInputChains1_0,
/*26875*/         OPC_MorphNodeTo, TARGET_VAL(SPU::BRSL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (SPUcall (SPUpcrel:iPTR (texternalsym:iPTR):$func, 0:iPTR)) - Complexity = 14
                  // Dst: (BRSL (texternalsym:iPTR):$func)
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 41,  TARGET_VAL(SPUISD::AFormAddr),// ->26927
/*26886*/       OPC_RecordChild0, // #1 = $func
/*26887*/       OPC_MoveChild, 0,
/*26889*/       OPC_SwitchOpcode /*2 cases */, 15,  TARGET_VAL(ISD::TargetGlobalAddress),// ->26908
/*26893*/         OPC_MoveParent,
/*26894*/         OPC_MoveChild, 1,
/*26896*/         OPC_CheckInteger, 0, 
/*26898*/         OPC_MoveParent,
/*26899*/         OPC_MoveParent,
/*26900*/         OPC_EmitMergeInputChains1_0,
/*26901*/         OPC_MorphNodeTo, TARGET_VAL(SPU::BRASL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (SPUcall (SPUaform:iPTR (tglobaladdr:iPTR):$func, 0:iPTR)) - Complexity = 14
                  // Dst: (BRASL (tglobaladdr:iPTR):$func)
                /*SwitchOpcode*/ 15,  TARGET_VAL(ISD::TargetExternalSymbol),// ->26926
/*26911*/         OPC_MoveParent,
/*26912*/         OPC_MoveChild, 1,
/*26914*/         OPC_CheckInteger, 0, 
/*26916*/         OPC_MoveParent,
/*26917*/         OPC_MoveParent,
/*26918*/         OPC_EmitMergeInputChains1_0,
/*26919*/         OPC_MorphNodeTo, TARGET_VAL(SPU::BRASL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (SPUcall (SPUaform:iPTR (texternalsym:iPTR):$func, 0:iPTR)) - Complexity = 14
                  // Dst: (BRASL (texternalsym:iPTR):$func)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*26928*/   /*Scope*/ 11, /*->26940*/
/*26929*/     OPC_RecordChild1, // #1 = $func
/*26930*/     OPC_CheckChild1Type, MVT::i32,
/*26932*/     OPC_EmitMergeInputChains1_0,
/*26933*/     OPC_MorphNodeTo, TARGET_VAL(SPU::BISL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (SPUcall R32C:i32:$func) - Complexity = 3
              // Dst: (BISL R32C:i32:$func)
/*26940*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,5/*681*/,  TARGET_VAL(ISD::STORE),// ->27626
/*26945*/   OPC_RecordMemRef,
/*26946*/   OPC_RecordNode,   // #0 = 'st' chained node
/*26947*/   OPC_RecordChild1, // #1 = $rT
/*26948*/   OPC_Scope, 51, /*->27001*/ // 13 children in Scope
/*26950*/     OPC_CheckChild1Type, MVT::v16i8,
/*26952*/     OPC_RecordChild2, // #2 = $src
/*26953*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*26955*/     OPC_CheckPredicate, 18, // Predicate_store
/*26957*/     OPC_Scope, 13, /*->26972*/ // 3 children in Scope
/*26959*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*26962*/       OPC_EmitMergeInputChains1_0,
/*26963*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v16i8:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv16i8 VECREG:v16i8:$rT, dform_addr:iPTR:$src)
/*26972*/     /*Scope*/ 13, /*->26986*/
/*26973*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*26976*/       OPC_EmitMergeInputChains1_0,
/*26977*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v16i8:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv16i8 VECREG:v16i8:$rT, aform_addr:iPTR:$src)
/*26986*/     /*Scope*/ 13, /*->27000*/
/*26987*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*26990*/       OPC_EmitMergeInputChains1_0,
/*26991*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v16i8:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv16i8 VECREG:v16i8:$rT, xform_addr:iPTR:$src)
/*27000*/     0, /*End of Scope*/
/*27001*/   /*Scope*/ 51, /*->27053*/
/*27002*/     OPC_CheckChild1Type, MVT::v8i16,
/*27004*/     OPC_RecordChild2, // #2 = $src
/*27005*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27007*/     OPC_CheckPredicate, 18, // Predicate_store
/*27009*/     OPC_Scope, 13, /*->27024*/ // 3 children in Scope
/*27011*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27014*/       OPC_EmitMergeInputChains1_0,
/*27015*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v8i16:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv8i16 VECREG:v8i16:$rT, dform_addr:iPTR:$src)
/*27024*/     /*Scope*/ 13, /*->27038*/
/*27025*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27028*/       OPC_EmitMergeInputChains1_0,
/*27029*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v8i16:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv8i16 VECREG:v8i16:$rT, aform_addr:iPTR:$src)
/*27038*/     /*Scope*/ 13, /*->27052*/
/*27039*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27042*/       OPC_EmitMergeInputChains1_0,
/*27043*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v8i16:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv8i16 VECREG:v8i16:$rT, xform_addr:iPTR:$src)
/*27052*/     0, /*End of Scope*/
/*27053*/   /*Scope*/ 51, /*->27105*/
/*27054*/     OPC_CheckChild1Type, MVT::v4i32,
/*27056*/     OPC_RecordChild2, // #2 = $src
/*27057*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27059*/     OPC_CheckPredicate, 18, // Predicate_store
/*27061*/     OPC_Scope, 13, /*->27076*/ // 3 children in Scope
/*27063*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27066*/       OPC_EmitMergeInputChains1_0,
/*27067*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4i32:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv4i32 VECREG:v4i32:$rT, dform_addr:iPTR:$src)
/*27076*/     /*Scope*/ 13, /*->27090*/
/*27077*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27080*/       OPC_EmitMergeInputChains1_0,
/*27081*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4i32:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv4i32 VECREG:v4i32:$rT, aform_addr:iPTR:$src)
/*27090*/     /*Scope*/ 13, /*->27104*/
/*27091*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27094*/       OPC_EmitMergeInputChains1_0,
/*27095*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4i32:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv4i32 VECREG:v4i32:$rT, xform_addr:iPTR:$src)
/*27104*/     0, /*End of Scope*/
/*27105*/   /*Scope*/ 51, /*->27157*/
/*27106*/     OPC_CheckChild1Type, MVT::v2i64,
/*27108*/     OPC_RecordChild2, // #2 = $src
/*27109*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27111*/     OPC_CheckPredicate, 18, // Predicate_store
/*27113*/     OPC_Scope, 13, /*->27128*/ // 3 children in Scope
/*27115*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27118*/       OPC_EmitMergeInputChains1_0,
/*27119*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2i64:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv2i64 VECREG:v2i64:$rT, dform_addr:iPTR:$src)
/*27128*/     /*Scope*/ 13, /*->27142*/
/*27129*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27132*/       OPC_EmitMergeInputChains1_0,
/*27133*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2i64:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv2i64 VECREG:v2i64:$rT, aform_addr:iPTR:$src)
/*27142*/     /*Scope*/ 13, /*->27156*/
/*27143*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27146*/       OPC_EmitMergeInputChains1_0,
/*27147*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2i64:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv2i64 VECREG:v2i64:$rT, xform_addr:iPTR:$src)
/*27156*/     0, /*End of Scope*/
/*27157*/   /*Scope*/ 51, /*->27209*/
/*27158*/     OPC_CheckChild1Type, MVT::v4f32,
/*27160*/     OPC_RecordChild2, // #2 = $src
/*27161*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27163*/     OPC_CheckPredicate, 18, // Predicate_store
/*27165*/     OPC_Scope, 13, /*->27180*/ // 3 children in Scope
/*27167*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27170*/       OPC_EmitMergeInputChains1_0,
/*27171*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4f32:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv4f32 VECREG:v4f32:$rT, dform_addr:iPTR:$src)
/*27180*/     /*Scope*/ 13, /*->27194*/
/*27181*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27184*/       OPC_EmitMergeInputChains1_0,
/*27185*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4f32:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv4f32 VECREG:v4f32:$rT, aform_addr:iPTR:$src)
/*27194*/     /*Scope*/ 13, /*->27208*/
/*27195*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27198*/       OPC_EmitMergeInputChains1_0,
/*27199*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4f32:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv4f32 VECREG:v4f32:$rT, xform_addr:iPTR:$src)
/*27208*/     0, /*End of Scope*/
/*27209*/   /*Scope*/ 51, /*->27261*/
/*27210*/     OPC_CheckChild1Type, MVT::v2f64,
/*27212*/     OPC_RecordChild2, // #2 = $src
/*27213*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27215*/     OPC_CheckPredicate, 18, // Predicate_store
/*27217*/     OPC_Scope, 13, /*->27232*/ // 3 children in Scope
/*27219*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27222*/       OPC_EmitMergeInputChains1_0,
/*27223*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2f64:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv2f64 VECREG:v2f64:$rT, dform_addr:iPTR:$src)
/*27232*/     /*Scope*/ 13, /*->27246*/
/*27233*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27236*/       OPC_EmitMergeInputChains1_0,
/*27237*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2f64:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv2f64 VECREG:v2f64:$rT, aform_addr:iPTR:$src)
/*27246*/     /*Scope*/ 13, /*->27260*/
/*27247*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27250*/       OPC_EmitMergeInputChains1_0,
/*27251*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2f64:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv2f64 VECREG:v2f64:$rT, xform_addr:iPTR:$src)
/*27260*/     0, /*End of Scope*/
/*27261*/   /*Scope*/ 51, /*->27313*/
/*27262*/     OPC_CheckChild1Type, MVT::i128,
/*27264*/     OPC_RecordChild2, // #2 = $src
/*27265*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27267*/     OPC_CheckPredicate, 18, // Predicate_store
/*27269*/     OPC_Scope, 13, /*->27284*/ // 3 children in Scope
/*27271*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27274*/       OPC_EmitMergeInputChains1_0,
/*27275*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDr128), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st GPRC:i128:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr128 GPRC:i128:$rT, dform_addr:iPTR:$src)
/*27284*/     /*Scope*/ 13, /*->27298*/
/*27285*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27288*/       OPC_EmitMergeInputChains1_0,
/*27289*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAr128), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st GPRC:i128:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr128 GPRC:i128:$rT, aform_addr:iPTR:$src)
/*27298*/     /*Scope*/ 13, /*->27312*/
/*27299*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27302*/       OPC_EmitMergeInputChains1_0,
/*27303*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXr128), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st GPRC:i128:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr128 GPRC:i128:$rT, xform_addr:iPTR:$src)
/*27312*/     0, /*End of Scope*/
/*27313*/   /*Scope*/ 51, /*->27365*/
/*27314*/     OPC_CheckChild1Type, MVT::i64,
/*27316*/     OPC_RecordChild2, // #2 = $src
/*27317*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27319*/     OPC_CheckPredicate, 18, // Predicate_store
/*27321*/     OPC_Scope, 13, /*->27336*/ // 3 children in Scope
/*27323*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27326*/       OPC_EmitMergeInputChains1_0,
/*27327*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDr64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64C:i64:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr64 R64C:i64:$rT, dform_addr:iPTR:$src)
/*27336*/     /*Scope*/ 13, /*->27350*/
/*27337*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27340*/       OPC_EmitMergeInputChains1_0,
/*27341*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAr64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64C:i64:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr64 R64C:i64:$rT, aform_addr:iPTR:$src)
/*27350*/     /*Scope*/ 13, /*->27364*/
/*27351*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27354*/       OPC_EmitMergeInputChains1_0,
/*27355*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXr64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64C:i64:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr64 R64C:i64:$rT, xform_addr:iPTR:$src)
/*27364*/     0, /*End of Scope*/
/*27365*/   /*Scope*/ 51, /*->27417*/
/*27366*/     OPC_CheckChild1Type, MVT::i32,
/*27368*/     OPC_RecordChild2, // #2 = $src
/*27369*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27371*/     OPC_CheckPredicate, 18, // Predicate_store
/*27373*/     OPC_Scope, 13, /*->27388*/ // 3 children in Scope
/*27375*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27378*/       OPC_EmitMergeInputChains1_0,
/*27379*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDr32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32C:i32:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr32 R32C:i32:$rT, dform_addr:iPTR:$src)
/*27388*/     /*Scope*/ 13, /*->27402*/
/*27389*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27392*/       OPC_EmitMergeInputChains1_0,
/*27393*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAr32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32C:i32:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr32 R32C:i32:$rT, aform_addr:iPTR:$src)
/*27402*/     /*Scope*/ 13, /*->27416*/
/*27403*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27406*/       OPC_EmitMergeInputChains1_0,
/*27407*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXr32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32C:i32:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr32 R32C:i32:$rT, xform_addr:iPTR:$src)
/*27416*/     0, /*End of Scope*/
/*27417*/   /*Scope*/ 51, /*->27469*/
/*27418*/     OPC_CheckChild1Type, MVT::f32,
/*27420*/     OPC_RecordChild2, // #2 = $src
/*27421*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27423*/     OPC_CheckPredicate, 18, // Predicate_store
/*27425*/     OPC_Scope, 13, /*->27440*/ // 3 children in Scope
/*27427*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27430*/       OPC_EmitMergeInputChains1_0,
/*27431*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDf32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32FP:f32:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDf32 R32FP:f32:$rT, dform_addr:iPTR:$src)
/*27440*/     /*Scope*/ 13, /*->27454*/
/*27441*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27444*/       OPC_EmitMergeInputChains1_0,
/*27445*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAf32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32FP:f32:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAf32 R32FP:f32:$rT, aform_addr:iPTR:$src)
/*27454*/     /*Scope*/ 13, /*->27468*/
/*27455*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27458*/       OPC_EmitMergeInputChains1_0,
/*27459*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXf32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32FP:f32:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXf32 R32FP:f32:$rT, xform_addr:iPTR:$src)
/*27468*/     0, /*End of Scope*/
/*27469*/   /*Scope*/ 51, /*->27521*/
/*27470*/     OPC_CheckChild1Type, MVT::f64,
/*27472*/     OPC_RecordChild2, // #2 = $src
/*27473*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27475*/     OPC_CheckPredicate, 18, // Predicate_store
/*27477*/     OPC_Scope, 13, /*->27492*/ // 3 children in Scope
/*27479*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27482*/       OPC_EmitMergeInputChains1_0,
/*27483*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDf64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64FP:f64:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDf64 R64FP:f64:$rT, dform_addr:iPTR:$src)
/*27492*/     /*Scope*/ 13, /*->27506*/
/*27493*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27496*/       OPC_EmitMergeInputChains1_0,
/*27497*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAf64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64FP:f64:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAf64 R64FP:f64:$rT, aform_addr:iPTR:$src)
/*27506*/     /*Scope*/ 13, /*->27520*/
/*27507*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27510*/       OPC_EmitMergeInputChains1_0,
/*27511*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXf64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64FP:f64:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXf64 R64FP:f64:$rT, xform_addr:iPTR:$src)
/*27520*/     0, /*End of Scope*/
/*27521*/   /*Scope*/ 51, /*->27573*/
/*27522*/     OPC_CheckChild1Type, MVT::i16,
/*27524*/     OPC_RecordChild2, // #2 = $src
/*27525*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27527*/     OPC_CheckPredicate, 18, // Predicate_store
/*27529*/     OPC_Scope, 13, /*->27544*/ // 3 children in Scope
/*27531*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27534*/       OPC_EmitMergeInputChains1_0,
/*27535*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDr16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R16C:i16:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr16 R16C:i16:$rT, dform_addr:iPTR:$src)
/*27544*/     /*Scope*/ 13, /*->27558*/
/*27545*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27548*/       OPC_EmitMergeInputChains1_0,
/*27549*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAr16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R16C:i16:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr16 R16C:i16:$rT, aform_addr:iPTR:$src)
/*27558*/     /*Scope*/ 13, /*->27572*/
/*27559*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27562*/       OPC_EmitMergeInputChains1_0,
/*27563*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXr16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R16C:i16:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr16 R16C:i16:$rT, xform_addr:iPTR:$src)
/*27572*/     0, /*End of Scope*/
/*27573*/   /*Scope*/ 51, /*->27625*/
/*27574*/     OPC_CheckChild1Type, MVT::i8,
/*27576*/     OPC_RecordChild2, // #2 = $src
/*27577*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27579*/     OPC_CheckPredicate, 18, // Predicate_store
/*27581*/     OPC_Scope, 13, /*->27596*/ // 3 children in Scope
/*27583*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27586*/       OPC_EmitMergeInputChains1_0,
/*27587*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQDr8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R8C:i8:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr8 R8C:i8:$rT, dform_addr:iPTR:$src)
/*27596*/     /*Scope*/ 13, /*->27610*/
/*27597*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27600*/       OPC_EmitMergeInputChains1_0,
/*27601*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQAr8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R8C:i8:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr8 R8C:i8:$rT, aform_addr:iPTR:$src)
/*27610*/     /*Scope*/ 13, /*->27624*/
/*27611*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27614*/       OPC_EmitMergeInputChains1_0,
/*27615*/       OPC_MorphNodeTo, TARGET_VAL(SPU::STQXr8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R8C:i8:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr8 R8C:i8:$rT, xform_addr:iPTR:$src)
/*27624*/     0, /*End of Scope*/
/*27625*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57|128,1/*185*/,  TARGET_VAL(SPUISD::SHUFFLE_MASK),// ->27815
/*27630*/   OPC_RecordChild0, // #0 = $src
/*27631*/   OPC_CheckChild0Type, MVT::iPTR,
/*27633*/   OPC_SwitchType /*6 cases */, 28,  MVT::v16i8,// ->27664
/*27636*/     OPC_Scope, 12, /*->27650*/ // 2 children in Scope
/*27638*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27641*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CBD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v16i8 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CBD:v16i8 dform2_addr:iPTR:$src)
/*27650*/     /*Scope*/ 12, /*->27663*/
/*27651*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27654*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CBX), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v16i8 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CBX:v16i8 xform_addr:iPTR:$src)
/*27663*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v8i16,// ->27694
/*27666*/     OPC_Scope, 12, /*->27680*/ // 2 children in Scope
/*27668*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27671*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CHD), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v8i16 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CHD:v8i16 dform2_addr:iPTR:$src)
/*27680*/     /*Scope*/ 12, /*->27693*/
/*27681*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27684*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CHX), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v8i16 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CHX:v8i16 xform_addr:iPTR:$src)
/*27693*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v4i32,// ->27724
/*27696*/     OPC_Scope, 12, /*->27710*/ // 2 children in Scope
/*27698*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27701*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CWD), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v4i32 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CWD:v4i32 dform2_addr:iPTR:$src)
/*27710*/     /*Scope*/ 12, /*->27723*/
/*27711*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27714*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CWX), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v4i32 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CWX:v4i32 xform_addr:iPTR:$src)
/*27723*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v2i64,// ->27754
/*27726*/     OPC_Scope, 12, /*->27740*/ // 2 children in Scope
/*27728*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27731*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CDD), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v2i64 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CDD:v2i64 dform2_addr:iPTR:$src)
/*27740*/     /*Scope*/ 12, /*->27753*/
/*27741*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27744*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CDX), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v2i64 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CDX:v2i64 xform_addr:iPTR:$src)
/*27753*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v4f32,// ->27784
/*27756*/     OPC_Scope, 12, /*->27770*/ // 2 children in Scope
/*27758*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27761*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CWDf32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v4f32 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CWDf32:v4f32 dform2_addr:iPTR:$src)
/*27770*/     /*Scope*/ 12, /*->27783*/
/*27771*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27774*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CWXf32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v4f32 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CWXf32:v4f32 xform_addr:iPTR:$src)
/*27783*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v2f64,// ->27814
/*27786*/     OPC_Scope, 12, /*->27800*/ // 2 children in Scope
/*27788*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27791*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CDDf64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v2f64 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CDDf64:v2f64 dform2_addr:iPTR:$src)
/*27800*/     /*Scope*/ 12, /*->27813*/
/*27801*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27804*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CDXf64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v2f64 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CDXf64:v2f64 xform_addr:iPTR:$src)
/*27813*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 64|128,12/*1600*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->29419
/*27819*/   OPC_MoveChild, 0,
/*27821*/   OPC_Scope, 25, /*->27848*/ // 81 children in Scope
/*27823*/     OPC_CheckInteger, 23|128,8/*1047*/, 
/*27826*/     OPC_MoveParent,
/*27827*/     OPC_RecordChild1, // #0 = $rA
/*27828*/     OPC_RecordChild2, // #1 = $val
/*27829*/     OPC_MoveChild, 2,
/*27831*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27834*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27836*/     OPC_MoveParent,
/*27837*/     OPC_EmitConvertToTarget, 1,
/*27839*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKahi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 0, 
              // Src: (intrinsic_wo_chain:v8i16 1047:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKahi:v8i16 (imm:i16):$val, VECREG:v8i16:$rA)
/*27848*/   /*Scope*/ 25, /*->27874*/
/*27849*/     OPC_CheckInteger, 24|128,8/*1048*/, 
/*27852*/     OPC_MoveParent,
/*27853*/     OPC_RecordChild1, // #0 = $rA
/*27854*/     OPC_RecordChild2, // #1 = $val
/*27855*/     OPC_MoveChild, 2,
/*27857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27860*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*27862*/     OPC_MoveParent,
/*27863*/     OPC_EmitConvertToTarget, 1,
/*27865*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKai), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 0, 
              // Src: (intrinsic_wo_chain:v4i32 1048:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKai:v4i32 (imm:i16):$val, VECREG:v4i32:$rA)
/*27874*/   /*Scope*/ 25, /*->27900*/
/*27875*/     OPC_CheckInteger, 90|128,8/*1114*/, 
/*27878*/     OPC_MoveParent,
/*27879*/     OPC_RecordChild1, // #0 = $rA
/*27880*/     OPC_RecordChild2, // #1 = $val
/*27881*/     OPC_MoveChild, 2,
/*27883*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27886*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27888*/     OPC_MoveParent,
/*27889*/     OPC_EmitConvertToTarget, 1,
/*27891*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKsfhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 0, 
              // Src: (intrinsic_wo_chain:v8i16 1114:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKsfhi:v8i16 (imm:i16):$val, VECREG:v8i16:$rA)
/*27900*/   /*Scope*/ 25, /*->27926*/
/*27901*/     OPC_CheckInteger, 91|128,8/*1115*/, 
/*27904*/     OPC_MoveParent,
/*27905*/     OPC_RecordChild1, // #0 = $rA
/*27906*/     OPC_RecordChild2, // #1 = $val
/*27907*/     OPC_MoveChild, 2,
/*27909*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27912*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*27914*/     OPC_MoveParent,
/*27915*/     OPC_EmitConvertToTarget, 1,
/*27917*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKsfi), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 0, 
              // Src: (intrinsic_wo_chain:v4i32 1115:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKsfi:v4i32 (imm:i16):$val, VECREG:v4i32:$rA)
/*27926*/   /*Scope*/ 25, /*->27952*/
/*27927*/     OPC_CheckInteger, 77|128,8/*1101*/, 
/*27930*/     OPC_MoveParent,
/*27931*/     OPC_RecordChild1, // #0 = $rA
/*27932*/     OPC_RecordChild2, // #1 = $val
/*27933*/     OPC_MoveChild, 2,
/*27935*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27938*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27940*/     OPC_MoveParent,
/*27941*/     OPC_EmitConvertToTarget, 1,
/*27943*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpyi), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1101:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKmpyi:v4i32 VECREG:v8i16:$rA, (imm:i16):$val)
/*27952*/   /*Scope*/ 25, /*->27978*/
/*27953*/     OPC_CheckInteger, 80|128,8/*1104*/, 
/*27956*/     OPC_MoveParent,
/*27957*/     OPC_RecordChild1, // #0 = $rA
/*27958*/     OPC_RecordChild2, // #1 = $val
/*27959*/     OPC_MoveChild, 2,
/*27961*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27964*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27966*/     OPC_MoveParent,
/*27967*/     OPC_EmitConvertToTarget, 1,
/*27969*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpyui), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1104:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKmpyui:v4i32 VECREG:v8i16:$rA, (imm:i16):$val)
/*27978*/   /*Scope*/ 25, /*->28004*/
/*27979*/     OPC_CheckInteger, 26|128,8/*1050*/, 
/*27982*/     OPC_MoveParent,
/*27983*/     OPC_RecordChild1, // #0 = $rA
/*27984*/     OPC_RecordChild2, // #1 = $val
/*27985*/     OPC_MoveChild, 2,
/*27987*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27990*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*27992*/     OPC_MoveParent,
/*27993*/     OPC_EmitConvertToTarget, 1,
/*27995*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKandbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 1050:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKandbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28004*/   /*Scope*/ 25, /*->28030*/
/*28005*/     OPC_CheckInteger, 28|128,8/*1052*/, 
/*28008*/     OPC_MoveParent,
/*28009*/     OPC_RecordChild1, // #0 = $rA
/*28010*/     OPC_RecordChild2, // #1 = $val
/*28011*/     OPC_MoveChild, 2,
/*28013*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28016*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28018*/     OPC_MoveParent,
/*28019*/     OPC_EmitConvertToTarget, 1,
/*28021*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKandhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 1052:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKandhi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28030*/   /*Scope*/ 25, /*->28056*/
/*28031*/     OPC_CheckInteger, 29|128,8/*1053*/, 
/*28034*/     OPC_MoveParent,
/*28035*/     OPC_RecordChild1, // #0 = $rA
/*28036*/     OPC_RecordChild2, // #1 = $val
/*28037*/     OPC_MoveChild, 2,
/*28039*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28042*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28044*/     OPC_MoveParent,
/*28045*/     OPC_EmitConvertToTarget, 1,
/*28047*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKandi), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1053:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKandi:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28056*/   /*Scope*/ 25, /*->28082*/
/*28057*/     OPC_CheckInteger, 84|128,8/*1108*/, 
/*28060*/     OPC_MoveParent,
/*28061*/     OPC_RecordChild1, // #0 = $rA
/*28062*/     OPC_RecordChild2, // #1 = $val
/*28063*/     OPC_MoveChild, 2,
/*28065*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28068*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28070*/     OPC_MoveParent,
/*28071*/     OPC_EmitConvertToTarget, 1,
/*28073*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKorbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 1108:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKorbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28082*/   /*Scope*/ 25, /*->28108*/
/*28083*/     OPC_CheckInteger, 86|128,8/*1110*/, 
/*28086*/     OPC_MoveParent,
/*28087*/     OPC_RecordChild1, // #0 = $rA
/*28088*/     OPC_RecordChild2, // #1 = $val
/*28089*/     OPC_MoveChild, 2,
/*28091*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28094*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28096*/     OPC_MoveParent,
/*28097*/     OPC_EmitConvertToTarget, 1,
/*28099*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKorhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 1110:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKorhi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28108*/   /*Scope*/ 25, /*->28134*/
/*28109*/     OPC_CheckInteger, 87|128,8/*1111*/, 
/*28112*/     OPC_MoveParent,
/*28113*/     OPC_RecordChild1, // #0 = $rA
/*28114*/     OPC_RecordChild2, // #1 = $val
/*28115*/     OPC_MoveChild, 2,
/*28117*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28120*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28122*/     OPC_MoveParent,
/*28123*/     OPC_EmitConvertToTarget, 1,
/*28125*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKori), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1111:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKori:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28134*/   /*Scope*/ 25, /*->28160*/
/*28135*/     OPC_CheckInteger, 99|128,8/*1123*/, 
/*28138*/     OPC_MoveParent,
/*28139*/     OPC_RecordChild1, // #0 = $rA
/*28140*/     OPC_RecordChild2, // #1 = $val
/*28141*/     OPC_MoveChild, 2,
/*28143*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28146*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28148*/     OPC_MoveParent,
/*28149*/     OPC_EmitConvertToTarget, 1,
/*28151*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKxorbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 1123:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKxorbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28160*/   /*Scope*/ 25, /*->28186*/
/*28161*/     OPC_CheckInteger, 100|128,8/*1124*/, 
/*28164*/     OPC_MoveParent,
/*28165*/     OPC_RecordChild1, // #0 = $rA
/*28166*/     OPC_RecordChild2, // #1 = $val
/*28167*/     OPC_MoveChild, 2,
/*28169*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28172*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28174*/     OPC_MoveParent,
/*28175*/     OPC_EmitConvertToTarget, 1,
/*28177*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKxorhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 1124:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKxorhi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28186*/   /*Scope*/ 25, /*->28212*/
/*28187*/     OPC_CheckInteger, 101|128,8/*1125*/, 
/*28190*/     OPC_MoveParent,
/*28191*/     OPC_RecordChild1, // #0 = $rA
/*28192*/     OPC_RecordChild2, // #1 = $val
/*28193*/     OPC_MoveChild, 2,
/*28195*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28198*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28200*/     OPC_MoveParent,
/*28201*/     OPC_EmitConvertToTarget, 1,
/*28203*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKxori), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1125:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKxori:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28212*/   /*Scope*/ 28, /*->28241*/
/*28213*/     OPC_CheckInteger, 93|128,8/*1117*/, 
/*28216*/     OPC_MoveParent,
/*28217*/     OPC_RecordChild1, // #0 = $rA
/*28218*/     OPC_RecordChild2, // #1 = $val
/*28219*/     OPC_MoveChild, 2,
/*28221*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28224*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*28226*/     OPC_MoveParent,
/*28227*/     OPC_EmitConvertToTarget, 1,
/*28229*/     OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*28232*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SHLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
              // Src: (intrinsic_wo_chain:v4i32 1117:iPTR, VECREG:v4i32:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 12
              // Dst: (SHLIv4i32:v4i32 VECREG:v4i32:$rA, (TO_IMM32:i32 (imm:i8):$val))
/*28241*/   /*Scope*/ 28, /*->28270*/
/*28242*/     OPC_CheckInteger, 95|128,8/*1119*/, 
/*28245*/     OPC_MoveParent,
/*28246*/     OPC_RecordChild1, // #0 = $rA
/*28247*/     OPC_RecordChild2, // #1 = $val
/*28248*/     OPC_MoveChild, 2,
/*28250*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28253*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*28255*/     OPC_MoveParent,
/*28256*/     OPC_EmitConvertToTarget, 1,
/*28258*/     OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*28261*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3, 
              // Src: (intrinsic_wo_chain:v16i8 1119:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 12
              // Dst: (SHLQBIIv16i8:v16i8 VECREG:v16i8:$rA, (TO_IMM32:i32 (imm:i8):$val))
/*28270*/   /*Scope*/ 28, /*->28299*/
/*28271*/     OPC_CheckInteger, 97|128,8/*1121*/, 
/*28274*/     OPC_MoveParent,
/*28275*/     OPC_RecordChild1, // #0 = $rA
/*28276*/     OPC_RecordChild2, // #1 = $val
/*28277*/     OPC_MoveChild, 2,
/*28279*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28282*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*28284*/     OPC_MoveParent,
/*28285*/     OPC_EmitConvertToTarget, 1,
/*28287*/     OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*28290*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3, 
              // Src: (intrinsic_wo_chain:v16i8 1121:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 12
              // Dst: (SHLQBYIv16i8:v16i8 VECREG:v16i8:$rA, (TO_IMM32:i32 (imm:i8):$val))
/*28299*/   /*Scope*/ 25, /*->28325*/
/*28300*/     OPC_CheckInteger, 37|128,8/*1061*/, 
/*28303*/     OPC_MoveParent,
/*28304*/     OPC_RecordChild1, // #0 = $rA
/*28305*/     OPC_RecordChild2, // #1 = $val
/*28306*/     OPC_MoveChild, 2,
/*28308*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28311*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28313*/     OPC_MoveParent,
/*28314*/     OPC_EmitConvertToTarget, 1,
/*28316*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKceqi), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1061:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKceqi:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28325*/   /*Scope*/ 25, /*->28351*/
/*28326*/     OPC_CheckInteger, 34|128,8/*1058*/, 
/*28329*/     OPC_MoveParent,
/*28330*/     OPC_RecordChild1, // #0 = $rA
/*28331*/     OPC_RecordChild2, // #1 = $val
/*28332*/     OPC_MoveChild, 2,
/*28334*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28337*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28339*/     OPC_MoveParent,
/*28340*/     OPC_EmitConvertToTarget, 1,
/*28342*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKceqbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 1058:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKceqbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28351*/   /*Scope*/ 25, /*->28377*/
/*28352*/     OPC_CheckInteger, 36|128,8/*1060*/, 
/*28355*/     OPC_MoveParent,
/*28356*/     OPC_RecordChild1, // #0 = $rA
/*28357*/     OPC_RecordChild2, // #1 = $val
/*28358*/     OPC_MoveChild, 2,
/*28360*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28363*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28365*/     OPC_MoveParent,
/*28366*/     OPC_EmitConvertToTarget, 1,
/*28368*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKceqhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 1060:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKceqhi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28377*/   /*Scope*/ 25, /*->28403*/
/*28378*/     OPC_CheckInteger, 43|128,8/*1067*/, 
/*28381*/     OPC_MoveParent,
/*28382*/     OPC_RecordChild1, // #0 = $rA
/*28383*/     OPC_RecordChild2, // #1 = $val
/*28384*/     OPC_MoveChild, 2,
/*28386*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28389*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28391*/     OPC_MoveParent,
/*28392*/     OPC_EmitConvertToTarget, 1,
/*28394*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKcgthi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 1067:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKcgthi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28403*/   /*Scope*/ 25, /*->28429*/
/*28404*/     OPC_CheckInteger, 44|128,8/*1068*/, 
/*28407*/     OPC_MoveParent,
/*28408*/     OPC_RecordChild1, // #0 = $rA
/*28409*/     OPC_RecordChild2, // #1 = $val
/*28410*/     OPC_MoveChild, 2,
/*28412*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28415*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28417*/     OPC_MoveParent,
/*28418*/     OPC_EmitConvertToTarget, 1,
/*28420*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKcgti), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1068:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKcgti:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28429*/   /*Scope*/ 25, /*->28455*/
/*28430*/     OPC_CheckInteger, 41|128,8/*1065*/, 
/*28433*/     OPC_MoveParent,
/*28434*/     OPC_RecordChild1, // #0 = $rA
/*28435*/     OPC_RecordChild2, // #1 = $val
/*28436*/     OPC_MoveChild, 2,
/*28438*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28441*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28443*/     OPC_MoveParent,
/*28444*/     OPC_EmitConvertToTarget, 1,
/*28446*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKcgtbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 1065:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKcgtbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28455*/   /*Scope*/ 25, /*->28481*/
/*28456*/     OPC_CheckInteger, 50|128,8/*1074*/, 
/*28459*/     OPC_MoveParent,
/*28460*/     OPC_RecordChild1, // #0 = $rA
/*28461*/     OPC_RecordChild2, // #1 = $val
/*28462*/     OPC_MoveChild, 2,
/*28464*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28467*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28469*/     OPC_MoveParent,
/*28470*/     OPC_EmitConvertToTarget, 1,
/*28472*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKclgthi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 1074:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKclgthi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28481*/   /*Scope*/ 25, /*->28507*/
/*28482*/     OPC_CheckInteger, 51|128,8/*1075*/, 
/*28485*/     OPC_MoveParent,
/*28486*/     OPC_RecordChild1, // #0 = $rA
/*28487*/     OPC_RecordChild2, // #1 = $val
/*28488*/     OPC_MoveChild, 2,
/*28490*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28493*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28495*/     OPC_MoveParent,
/*28496*/     OPC_EmitConvertToTarget, 1,
/*28498*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKclgti), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1075:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKclgti:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28507*/   /*Scope*/ 25, /*->28533*/
/*28508*/     OPC_CheckInteger, 48|128,8/*1072*/, 
/*28511*/     OPC_MoveParent,
/*28512*/     OPC_RecordChild1, // #0 = $rA
/*28513*/     OPC_RecordChild2, // #1 = $val
/*28514*/     OPC_MoveChild, 2,
/*28516*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28519*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28521*/     OPC_MoveParent,
/*28522*/     OPC_EmitConvertToTarget, 1,
/*28524*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKclgtbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 1072:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKclgtbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28533*/   /*Scope*/ 28, /*->28562*/
/*28534*/     OPC_CheckInteger, 22|128,8/*1046*/, 
/*28537*/     OPC_MoveParent,
/*28538*/     OPC_RecordChild1, // #0 = $rA
/*28539*/     OPC_RecordChild2, // #1 = $rB
/*28540*/     OPC_Scope, 9, /*->28551*/ // 2 children in Scope
/*28542*/       OPC_MorphNodeTo, TARGET_VAL(SPU::AHv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v8i16 1046:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
                // Dst: (AHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28551*/     /*Scope*/ 9, /*->28561*/
/*28552*/       OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKah), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v8i16 1046:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
                // Dst: (CellSDKah:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28561*/     0, /*End of Scope*/
/*28562*/   /*Scope*/ 15, /*->28578*/
/*28563*/     OPC_CheckInteger, 20|128,8/*1044*/, 
/*28566*/     OPC_MoveParent,
/*28567*/     OPC_RecordChild1, // #0 = $rA
/*28568*/     OPC_RecordChild2, // #1 = $rB
/*28569*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKa), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1044:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKa:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28578*/   /*Scope*/ 15, /*->28594*/
/*28579*/     OPC_CheckInteger, 89|128,8/*1113*/, 
/*28582*/     OPC_MoveParent,
/*28583*/     OPC_RecordChild1, // #0 = $rA
/*28584*/     OPC_RecordChild2, // #1 = $rB
/*28585*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKsfh), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 1113:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKsfh:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28594*/   /*Scope*/ 15, /*->28610*/
/*28595*/     OPC_CheckInteger, 88|128,8/*1112*/, 
/*28598*/     OPC_MoveParent,
/*28599*/     OPC_RecordChild1, // #0 = $rA
/*28600*/     OPC_RecordChild2, // #1 = $rB
/*28601*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKsf), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1112:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKsf:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28610*/   /*Scope*/ 15, /*->28626*/
/*28611*/     OPC_CheckInteger, 21|128,8/*1045*/, 
/*28614*/     OPC_MoveParent,
/*28615*/     OPC_RecordChild1, // #0 = $rA
/*28616*/     OPC_RecordChild2, // #1 = $rB
/*28617*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKaddx), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1045:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKaddx:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28626*/   /*Scope*/ 15, /*->28642*/
/*28627*/     OPC_CheckInteger, 38|128,8/*1062*/, 
/*28630*/     OPC_MoveParent,
/*28631*/     OPC_RecordChild1, // #0 = $rA
/*28632*/     OPC_RecordChild2, // #1 = $rB
/*28633*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKcg), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1062:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKcg:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28642*/   /*Scope*/ 15, /*->28658*/
/*28643*/     OPC_CheckInteger, 45|128,8/*1069*/, 
/*28646*/     OPC_MoveParent,
/*28647*/     OPC_RecordChild1, // #0 = $rA
/*28648*/     OPC_RecordChild2, // #1 = $rB
/*28649*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKcgx), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1069:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKcgx:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28658*/   /*Scope*/ 15, /*->28674*/
/*28659*/     OPC_CheckInteger, 92|128,8/*1116*/, 
/*28662*/     OPC_MoveParent,
/*28663*/     OPC_RecordChild1, // #0 = $rA
/*28664*/     OPC_RecordChild2, // #1 = $rB
/*28665*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKsfx), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1116:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKsfx:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28674*/   /*Scope*/ 15, /*->28690*/
/*28675*/     OPC_CheckInteger, 30|128,8/*1054*/, 
/*28678*/     OPC_MoveParent,
/*28679*/     OPC_RecordChild1, // #0 = $rA
/*28680*/     OPC_RecordChild2, // #1 = $rB
/*28681*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKbg), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1054:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKbg:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28690*/   /*Scope*/ 15, /*->28706*/
/*28691*/     OPC_CheckInteger, 31|128,8/*1055*/, 
/*28694*/     OPC_MoveParent,
/*28695*/     OPC_RecordChild1, // #0 = $rA
/*28696*/     OPC_RecordChild2, // #1 = $rB
/*28697*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKbgx), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1055:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKbgx:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28706*/   /*Scope*/ 15, /*->28722*/
/*28707*/     OPC_CheckInteger, 70|128,8/*1094*/, 
/*28710*/     OPC_MoveParent,
/*28711*/     OPC_RecordChild1, // #0 = $rA
/*28712*/     OPC_RecordChild2, // #1 = $rB
/*28713*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpy), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1094:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpy:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28722*/   /*Scope*/ 15, /*->28738*/
/*28723*/     OPC_CheckInteger, 79|128,8/*1103*/, 
/*28726*/     OPC_MoveParent,
/*28727*/     OPC_RecordChild1, // #0 = $rA
/*28728*/     OPC_RecordChild2, // #1 = $rB
/*28729*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpyu), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1103:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyu:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28738*/   /*Scope*/ 17, /*->28756*/
/*28739*/     OPC_CheckInteger, 71|128,8/*1095*/, 
/*28742*/     OPC_MoveParent,
/*28743*/     OPC_RecordChild1, // #0 = $rA
/*28744*/     OPC_RecordChild2, // #1 = $rB
/*28745*/     OPC_RecordChild3, // #2 = $rC
/*28746*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpya), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 1095:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC) - Complexity = 8
              // Dst: (CellSDKmpya:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*28756*/   /*Scope*/ 15, /*->28772*/
/*28757*/     OPC_CheckInteger, 72|128,8/*1096*/, 
/*28760*/     OPC_MoveParent,
/*28761*/     OPC_RecordChild1, // #0 = $rA
/*28762*/     OPC_RecordChild2, // #1 = $rB
/*28763*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpyh), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1096:iPTR, VECREG:v4i32:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyh:v4i32 VECREG:v4i32:$rA, VECREG:v8i16:$rB)
/*28772*/   /*Scope*/ 15, /*->28788*/
/*28773*/     OPC_CheckInteger, 78|128,8/*1102*/, 
/*28776*/     OPC_MoveParent,
/*28777*/     OPC_RecordChild1, // #0 = $rA
/*28778*/     OPC_RecordChild2, // #1 = $rB
/*28779*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpys), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1102:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpys:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28788*/   /*Scope*/ 15, /*->28804*/
/*28789*/     OPC_CheckInteger, 73|128,8/*1097*/, 
/*28792*/     OPC_MoveParent,
/*28793*/     OPC_RecordChild1, // #0 = $rA
/*28794*/     OPC_RecordChild2, // #1 = $rB
/*28795*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpyhh), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1097:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyhh:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28804*/   /*Scope*/ 15, /*->28820*/
/*28805*/     OPC_CheckInteger, 74|128,8/*1098*/, 
/*28808*/     OPC_MoveParent,
/*28809*/     OPC_RecordChild1, // #0 = $rA
/*28810*/     OPC_RecordChild2, // #1 = $rB
/*28811*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpyhha), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1098:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyhha:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28820*/   /*Scope*/ 15, /*->28836*/
/*28821*/     OPC_CheckInteger, 76|128,8/*1100*/, 
/*28824*/     OPC_MoveParent,
/*28825*/     OPC_RecordChild1, // #0 = $rA
/*28826*/     OPC_RecordChild2, // #1 = $rB
/*28827*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpyhhu), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1100:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyhhu:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28836*/   /*Scope*/ 15, /*->28852*/
/*28837*/     OPC_CheckInteger, 75|128,8/*1099*/, 
/*28840*/     OPC_MoveParent,
/*28841*/     OPC_RecordChild1, // #0 = $rA
/*28842*/     OPC_RecordChild2, // #1 = $rB
/*28843*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKmpyhhau), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1099:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyhhau:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28852*/   /*Scope*/ 15, /*->28868*/
/*28853*/     OPC_CheckInteger, 25|128,8/*1049*/, 
/*28856*/     OPC_MoveParent,
/*28857*/     OPC_RecordChild1, // #0 = $rA
/*28858*/     OPC_RecordChild2, // #1 = $rB
/*28859*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKand), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1049:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKand:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28868*/   /*Scope*/ 15, /*->28884*/
/*28869*/     OPC_CheckInteger, 27|128,8/*1051*/, 
/*28872*/     OPC_MoveParent,
/*28873*/     OPC_RecordChild1, // #0 = $rA
/*28874*/     OPC_RecordChild2, // #1 = $rB
/*28875*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKandc), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1051:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKandc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28884*/   /*Scope*/ 15, /*->28900*/
/*28885*/     OPC_CheckInteger, 83|128,8/*1107*/, 
/*28888*/     OPC_MoveParent,
/*28889*/     OPC_RecordChild1, // #0 = $rA
/*28890*/     OPC_RecordChild2, // #1 = $rB
/*28891*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKor), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1107:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28900*/   /*Scope*/ 15, /*->28916*/
/*28901*/     OPC_CheckInteger, 85|128,8/*1109*/, 
/*28904*/     OPC_MoveParent,
/*28905*/     OPC_RecordChild1, // #0 = $rA
/*28906*/     OPC_RecordChild2, // #1 = $rB
/*28907*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKorc), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1109:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKorc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28916*/   /*Scope*/ 15, /*->28932*/
/*28917*/     OPC_CheckInteger, 98|128,8/*1122*/, 
/*28920*/     OPC_MoveParent,
/*28921*/     OPC_RecordChild1, // #0 = $rA
/*28922*/     OPC_RecordChild2, // #1 = $rB
/*28923*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKxor), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1122:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKxor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28932*/   /*Scope*/ 15, /*->28948*/
/*28933*/     OPC_CheckInteger, 82|128,8/*1106*/, 
/*28936*/     OPC_MoveParent,
/*28937*/     OPC_RecordChild1, // #0 = $rA
/*28938*/     OPC_RecordChild2, // #1 = $rB
/*28939*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKnor), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1106:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKnor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28948*/   /*Scope*/ 15, /*->28964*/
/*28949*/     OPC_CheckInteger, 81|128,8/*1105*/, 
/*28952*/     OPC_MoveParent,
/*28953*/     OPC_RecordChild1, // #0 = $rA
/*28954*/     OPC_RecordChild2, // #1 = $rB
/*28955*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKnand), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1105:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKnand:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28964*/   /*Scope*/ 15, /*->28980*/
/*28965*/     OPC_CheckInteger, 94|128,8/*1118*/, 
/*28968*/     OPC_MoveParent,
/*28969*/     OPC_RecordChild1, // #0 = $rA
/*28970*/     OPC_RecordChild2, // #1 = $rB
/*28971*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIv16i8), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 1118:iPTR, VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 8
              // Dst: (SHLQBIv16i8:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
/*28980*/   /*Scope*/ 15, /*->28996*/
/*28981*/     OPC_CheckInteger, 96|128,8/*1120*/, 
/*28984*/     OPC_MoveParent,
/*28985*/     OPC_RecordChild1, // #0 = $rA
/*28986*/     OPC_RecordChild2, // #1 = $rB
/*28987*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBYv16i8), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 1120:iPTR, VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 8
              // Dst: (SHLQBYv16i8:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
/*28996*/   /*Scope*/ 15, /*->29012*/
/*28997*/     OPC_CheckInteger, 32|128,8/*1056*/, 
/*29000*/     OPC_MoveParent,
/*29001*/     OPC_RecordChild1, // #0 = $rA
/*29002*/     OPC_RecordChild2, // #1 = $rB
/*29003*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKceq), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1056:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKceq:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*29012*/   /*Scope*/ 15, /*->29028*/
/*29013*/     OPC_CheckInteger, 33|128,8/*1057*/, 
/*29016*/     OPC_MoveParent,
/*29017*/     OPC_RecordChild1, // #0 = $rA
/*29018*/     OPC_RecordChild2, // #1 = $rB
/*29019*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKceqb), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v16i8 1057:iPTR, VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 8
              // Dst: (CellSDKceqb:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*29028*/   /*Scope*/ 15, /*->29044*/
/*29029*/     OPC_CheckInteger, 35|128,8/*1059*/, 
/*29032*/     OPC_MoveParent,
/*29033*/     OPC_RecordChild1, // #0 = $rA
/*29034*/     OPC_RecordChild2, // #1 = $rB
/*29035*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKceqh), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 1059:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKceqh:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*29044*/   /*Scope*/ 15, /*->29060*/
/*29045*/     OPC_CheckInteger, 42|128,8/*1066*/, 
/*29048*/     OPC_MoveParent,
/*29049*/     OPC_RecordChild1, // #0 = $rA
/*29050*/     OPC_RecordChild2, // #1 = $rB
/*29051*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKcgth), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 1066:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKcgth:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*29060*/   /*Scope*/ 15, /*->29076*/
/*29061*/     OPC_CheckInteger, 39|128,8/*1063*/, 
/*29064*/     OPC_MoveParent,
/*29065*/     OPC_RecordChild1, // #0 = $rA
/*29066*/     OPC_RecordChild2, // #1 = $rB
/*29067*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKcgt), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1063:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKcgt:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*29076*/   /*Scope*/ 15, /*->29092*/
/*29077*/     OPC_CheckInteger, 40|128,8/*1064*/, 
/*29080*/     OPC_MoveParent,
/*29081*/     OPC_RecordChild1, // #0 = $rA
/*29082*/     OPC_RecordChild2, // #1 = $rB
/*29083*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKcgtb), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v16i8 1064:iPTR, VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 8
              // Dst: (CellSDKcgtb:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*29092*/   /*Scope*/ 15, /*->29108*/
/*29093*/     OPC_CheckInteger, 49|128,8/*1073*/, 
/*29096*/     OPC_MoveParent,
/*29097*/     OPC_RecordChild1, // #0 = $rA
/*29098*/     OPC_RecordChild2, // #1 = $rB
/*29099*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKclgth), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 1073:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKclgth:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*29108*/   /*Scope*/ 15, /*->29124*/
/*29109*/     OPC_CheckInteger, 46|128,8/*1070*/, 
/*29112*/     OPC_MoveParent,
/*29113*/     OPC_RecordChild1, // #0 = $rA
/*29114*/     OPC_RecordChild2, // #1 = $rB
/*29115*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKclgt), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 1070:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKclgt:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*29124*/   /*Scope*/ 15, /*->29140*/
/*29125*/     OPC_CheckInteger, 47|128,8/*1071*/, 
/*29128*/     OPC_MoveParent,
/*29129*/     OPC_RecordChild1, // #0 = $rA
/*29130*/     OPC_RecordChild2, // #1 = $rB
/*29131*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKclgtb), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v16i8 1071:iPTR, VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 8
              // Dst: (CellSDKclgtb:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*29140*/   /*Scope*/ 15, /*->29156*/
/*29141*/     OPC_CheckInteger, 59|128,8/*1083*/, 
/*29144*/     OPC_MoveParent,
/*29145*/     OPC_RecordChild1, // #0 = $rA
/*29146*/     OPC_RecordChild2, // #1 = $rB
/*29147*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfa), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 1083:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfa:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29156*/   /*Scope*/ 15, /*->29172*/
/*29157*/     OPC_CheckInteger, 68|128,8/*1092*/, 
/*29160*/     OPC_MoveParent,
/*29161*/     OPC_RecordChild1, // #0 = $rA
/*29162*/     OPC_RecordChild2, // #1 = $rB
/*29163*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfs), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 1092:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfs:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29172*/   /*Scope*/ 15, /*->29188*/
/*29173*/     OPC_CheckInteger, 64|128,8/*1088*/, 
/*29176*/     OPC_MoveParent,
/*29177*/     OPC_RecordChild1, // #0 = $rA
/*29178*/     OPC_RecordChild2, // #1 = $rB
/*29179*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfm), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 1088:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfm:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29188*/   /*Scope*/ 15, /*->29204*/
/*29189*/     OPC_CheckInteger, 60|128,8/*1084*/, 
/*29192*/     OPC_MoveParent,
/*29193*/     OPC_RecordChild1, // #0 = $rA
/*29194*/     OPC_RecordChild2, // #1 = $rB
/*29195*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfceq), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 1084:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfceq:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29204*/   /*Scope*/ 15, /*->29220*/
/*29205*/     OPC_CheckInteger, 61|128,8/*1085*/, 
/*29208*/     OPC_MoveParent,
/*29209*/     OPC_RecordChild1, // #0 = $rA
/*29210*/     OPC_RecordChild2, // #1 = $rB
/*29211*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfcgt), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 1085:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfcgt:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29220*/   /*Scope*/ 15, /*->29236*/
/*29221*/     OPC_CheckInteger, 62|128,8/*1086*/, 
/*29224*/     OPC_MoveParent,
/*29225*/     OPC_RecordChild1, // #0 = $rA
/*29226*/     OPC_RecordChild2, // #1 = $rB
/*29227*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfcmeq), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 1086:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfcmeq:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29236*/   /*Scope*/ 15, /*->29252*/
/*29237*/     OPC_CheckInteger, 63|128,8/*1087*/, 
/*29240*/     OPC_MoveParent,
/*29241*/     OPC_RecordChild1, // #0 = $rA
/*29242*/     OPC_RecordChild2, // #1 = $rB
/*29243*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfcmgt), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 1087:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfcmgt:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29252*/   /*Scope*/ 17, /*->29270*/
/*29253*/     OPC_CheckInteger, 65|128,8/*1089*/, 
/*29256*/     OPC_MoveParent,
/*29257*/     OPC_RecordChild1, // #0 = $rA
/*29258*/     OPC_RecordChild2, // #1 = $rB
/*29259*/     OPC_RecordChild3, // #2 = $rC
/*29260*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfma), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 1089:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC) - Complexity = 8
              // Dst: (CellSDKfma:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*29270*/   /*Scope*/ 17, /*->29288*/
/*29271*/     OPC_CheckInteger, 67|128,8/*1091*/, 
/*29274*/     OPC_MoveParent,
/*29275*/     OPC_RecordChild1, // #0 = $rA
/*29276*/     OPC_RecordChild2, // #1 = $rB
/*29277*/     OPC_RecordChild3, // #2 = $rC
/*29278*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfnms), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 1091:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC) - Complexity = 8
              // Dst: (CellSDKfnms:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*29288*/   /*Scope*/ 17, /*->29306*/
/*29289*/     OPC_CheckInteger, 66|128,8/*1090*/, 
/*29292*/     OPC_MoveParent,
/*29293*/     OPC_RecordChild1, // #0 = $rA
/*29294*/     OPC_RecordChild2, // #1 = $rB
/*29295*/     OPC_RecordChild3, // #2 = $rC
/*29296*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKfms), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 1090:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC) - Complexity = 8
              // Dst: (CellSDKfms:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*29306*/   /*Scope*/ 15, /*->29322*/
/*29307*/     OPC_CheckInteger, 52|128,8/*1076*/, 
/*29310*/     OPC_MoveParent,
/*29311*/     OPC_RecordChild1, // #0 = $rA
/*29312*/     OPC_RecordChild2, // #1 = $rB
/*29313*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKdfa), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 1076:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfa:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29322*/   /*Scope*/ 15, /*->29338*/
/*29323*/     OPC_CheckInteger, 58|128,8/*1082*/, 
/*29326*/     OPC_MoveParent,
/*29327*/     OPC_RecordChild1, // #0 = $rA
/*29328*/     OPC_RecordChild2, // #1 = $rB
/*29329*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKdfs), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 1082:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfs:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29338*/   /*Scope*/ 15, /*->29354*/
/*29339*/     OPC_CheckInteger, 53|128,8/*1077*/, 
/*29342*/     OPC_MoveParent,
/*29343*/     OPC_RecordChild1, // #0 = $rA
/*29344*/     OPC_RecordChild2, // #1 = $rB
/*29345*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKdfm), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 1077:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfm:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29354*/   /*Scope*/ 15, /*->29370*/
/*29355*/     OPC_CheckInteger, 54|128,8/*1078*/, 
/*29358*/     OPC_MoveParent,
/*29359*/     OPC_RecordChild1, // #0 = $rA
/*29360*/     OPC_RecordChild2, // #1 = $rB
/*29361*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKdfma), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 1078:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfma:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29370*/   /*Scope*/ 15, /*->29386*/
/*29371*/     OPC_CheckInteger, 56|128,8/*1080*/, 
/*29374*/     OPC_MoveParent,
/*29375*/     OPC_RecordChild1, // #0 = $rA
/*29376*/     OPC_RecordChild2, // #1 = $rB
/*29377*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKdfnma), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 1080:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfnma:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29386*/   /*Scope*/ 15, /*->29402*/
/*29387*/     OPC_CheckInteger, 57|128,8/*1081*/, 
/*29390*/     OPC_MoveParent,
/*29391*/     OPC_RecordChild1, // #0 = $rA
/*29392*/     OPC_RecordChild2, // #1 = $rB
/*29393*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKdfnms), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 1081:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfnms:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29402*/   /*Scope*/ 15, /*->29418*/
/*29403*/     OPC_CheckInteger, 55|128,8/*1079*/, 
/*29406*/     OPC_MoveParent,
/*29407*/     OPC_RecordChild1, // #0 = $rA
/*29408*/     OPC_RecordChild2, // #1 = $rB
/*29409*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CellSDKdfms), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 1079:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfms:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29418*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 80|128,14/*1872*/,  TARGET_VAL(ISD::BRCOND),// ->31295
/*29423*/   OPC_RecordNode,   // #0 = 'brcond' chained node
/*29424*/   OPC_Scope, 14|128,14/*1806*/, /*->31233*/ // 2 children in Scope
/*29427*/     OPC_MoveChild, 1,
/*29429*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29432*/     OPC_RecordChild0, // #1 = $rA
/*29433*/     OPC_Scope, 1|128,7/*897*/, /*->30333*/ // 2 children in Scope
/*29436*/       OPC_CheckChild0Type, MVT::i16,
/*29438*/       OPC_Scope, 55, /*->29495*/ // 2 children in Scope
/*29440*/         OPC_MoveChild, 1,
/*29442*/         OPC_CheckInteger, 0, 
/*29444*/         OPC_MoveParent,
/*29445*/         OPC_MoveChild, 2,
/*29447*/         OPC_Scope, 22, /*->29471*/ // 2 children in Scope
/*29449*/           OPC_CheckCondCode, ISD::SETEQ,
/*29451*/           OPC_MoveParent,
/*29452*/           OPC_CheckType, MVT::i16,
/*29454*/           OPC_MoveParent,
/*29455*/           OPC_RecordChild2, // #2 = $dest
/*29456*/           OPC_MoveChild, 2,
/*29458*/           OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29461*/           OPC_MoveParent,
/*29462*/           OPC_EmitMergeInputChains1_0,
/*29463*/           OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (brcond (setcc:i16 R16C:i16:$rA, 0:i16, SETEQ:Other), (bb:Other):$dest) - Complexity = 11
                    // Dst: (BRHZr16 R16C:i16:$rA, (bb:Other):$dest)
/*29471*/         /*Scope*/ 22, /*->29494*/
/*29472*/           OPC_CheckCondCode, ISD::SETNE,
/*29474*/           OPC_MoveParent,
/*29475*/           OPC_CheckType, MVT::i16,
/*29477*/           OPC_MoveParent,
/*29478*/           OPC_RecordChild2, // #2 = $dest
/*29479*/           OPC_MoveChild, 2,
/*29481*/           OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29484*/           OPC_MoveParent,
/*29485*/           OPC_EmitMergeInputChains1_0,
/*29486*/           OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (brcond (setcc:i16 R16C:i16:$rA, 0:i16, SETNE:Other), (bb:Other):$dest) - Complexity = 11
                    // Dst: (BRHNZr16 R16C:i16:$rA, (bb:Other):$dest)
/*29494*/         0, /*End of Scope*/
/*29495*/       /*Scope*/ 67|128,6/*835*/, /*->30332*/
/*29497*/         OPC_RecordChild1, // #2 = $val
/*29498*/         OPC_Scope, 48|128,3/*432*/, /*->29933*/ // 2 children in Scope
/*29501*/           OPC_MoveChild, 1,
/*29503*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29506*/           OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*29508*/           OPC_MoveParent,
/*29509*/           OPC_MoveChild, 2,
/*29511*/           OPC_Scope, 33, /*->29546*/ // 10 children in Scope
/*29513*/             OPC_CheckCondCode, ISD::SETEQ,
/*29515*/             OPC_MoveParent,
/*29516*/             OPC_CheckType, MVT::i16,
/*29518*/             OPC_MoveParent,
/*29519*/             OPC_RecordChild2, // #3 = $dest
/*29520*/             OPC_MoveChild, 2,
/*29522*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29525*/             OPC_MoveParent,
/*29526*/             OPC_EmitMergeInputChains1_0,
/*29527*/             OPC_EmitConvertToTarget, 2,
/*29529*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29538*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETEQ:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29546*/           /*Scope*/ 33, /*->29580*/
/*29547*/             OPC_CheckCondCode, ISD::SETNE,
/*29549*/             OPC_MoveParent,
/*29550*/             OPC_CheckType, MVT::i16,
/*29552*/             OPC_MoveParent,
/*29553*/             OPC_RecordChild2, // #3 = $dest
/*29554*/             OPC_MoveChild, 2,
/*29556*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29559*/             OPC_MoveParent,
/*29560*/             OPC_EmitMergeInputChains1_0,
/*29561*/             OPC_EmitConvertToTarget, 2,
/*29563*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29572*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETNE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29580*/           /*Scope*/ 33, /*->29614*/
/*29581*/             OPC_CheckCondCode, ISD::SETUGT,
/*29583*/             OPC_MoveParent,
/*29584*/             OPC_CheckType, MVT::i16,
/*29586*/             OPC_MoveParent,
/*29587*/             OPC_RecordChild2, // #3 = $dest
/*29588*/             OPC_MoveChild, 2,
/*29590*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29593*/             OPC_MoveParent,
/*29594*/             OPC_EmitMergeInputChains1_0,
/*29595*/             OPC_EmitConvertToTarget, 2,
/*29597*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29606*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETUGT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29614*/           /*Scope*/ 33, /*->29648*/
/*29615*/             OPC_CheckCondCode, ISD::SETULE,
/*29617*/             OPC_MoveParent,
/*29618*/             OPC_CheckType, MVT::i16,
/*29620*/             OPC_MoveParent,
/*29621*/             OPC_RecordChild2, // #3 = $dest
/*29622*/             OPC_MoveChild, 2,
/*29624*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29627*/             OPC_MoveParent,
/*29628*/             OPC_EmitMergeInputChains1_0,
/*29629*/             OPC_EmitConvertToTarget, 2,
/*29631*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29640*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETULE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29648*/           /*Scope*/ 33, /*->29682*/
/*29649*/             OPC_CheckCondCode, ISD::SETGT,
/*29651*/             OPC_MoveParent,
/*29652*/             OPC_CheckType, MVT::i16,
/*29654*/             OPC_MoveParent,
/*29655*/             OPC_RecordChild2, // #3 = $dest
/*29656*/             OPC_MoveChild, 2,
/*29658*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29661*/             OPC_MoveParent,
/*29662*/             OPC_EmitMergeInputChains1_0,
/*29663*/             OPC_EmitConvertToTarget, 2,
/*29665*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29674*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETGT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29682*/           /*Scope*/ 33, /*->29716*/
/*29683*/             OPC_CheckCondCode, ISD::SETLE,
/*29685*/             OPC_MoveParent,
/*29686*/             OPC_CheckType, MVT::i16,
/*29688*/             OPC_MoveParent,
/*29689*/             OPC_RecordChild2, // #3 = $dest
/*29690*/             OPC_MoveChild, 2,
/*29692*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29695*/             OPC_MoveParent,
/*29696*/             OPC_EmitMergeInputChains1_0,
/*29697*/             OPC_EmitConvertToTarget, 2,
/*29699*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29708*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETLE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29716*/           /*Scope*/ 53, /*->29770*/
/*29717*/             OPC_CheckCondCode, ISD::SETUGE,
/*29719*/             OPC_MoveParent,
/*29720*/             OPC_CheckType, MVT::i16,
/*29722*/             OPC_MoveParent,
/*29723*/             OPC_RecordChild2, // #3 = $dest
/*29724*/             OPC_MoveChild, 2,
/*29726*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29729*/             OPC_MoveParent,
/*29730*/             OPC_EmitMergeInputChains1_0,
/*29731*/             OPC_EmitConvertToTarget, 2,
/*29733*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29742*/             OPC_EmitConvertToTarget, 2,
/*29744*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 6,  // Results = #7 
/*29753*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*29762*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETUGE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (ORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val)), (bb:Other):$dest)
/*29770*/           /*Scope*/ 53, /*->29824*/
/*29771*/             OPC_CheckCondCode, ISD::SETULT,
/*29773*/             OPC_MoveParent,
/*29774*/             OPC_CheckType, MVT::i16,
/*29776*/             OPC_MoveParent,
/*29777*/             OPC_RecordChild2, // #3 = $dest
/*29778*/             OPC_MoveChild, 2,
/*29780*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29783*/             OPC_MoveParent,
/*29784*/             OPC_EmitMergeInputChains1_0,
/*29785*/             OPC_EmitConvertToTarget, 2,
/*29787*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29796*/             OPC_EmitConvertToTarget, 2,
/*29798*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 6,  // Results = #7 
/*29807*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*29816*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETULT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (ORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val)), (bb:Other):$dest)
/*29824*/           /*Scope*/ 53, /*->29878*/
/*29825*/             OPC_CheckCondCode, ISD::SETGE,
/*29827*/             OPC_MoveParent,
/*29828*/             OPC_CheckType, MVT::i16,
/*29830*/             OPC_MoveParent,
/*29831*/             OPC_RecordChild2, // #3 = $dest
/*29832*/             OPC_MoveChild, 2,
/*29834*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29837*/             OPC_MoveParent,
/*29838*/             OPC_EmitMergeInputChains1_0,
/*29839*/             OPC_EmitConvertToTarget, 2,
/*29841*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29850*/             OPC_EmitConvertToTarget, 2,
/*29852*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 6,  // Results = #7 
/*29861*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*29870*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETGE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (ORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val)), (bb:Other):$dest)
/*29878*/           /*Scope*/ 53, /*->29932*/
/*29879*/             OPC_CheckCondCode, ISD::SETLT,
/*29881*/             OPC_MoveParent,
/*29882*/             OPC_CheckType, MVT::i16,
/*29884*/             OPC_MoveParent,
/*29885*/             OPC_RecordChild2, // #3 = $dest
/*29886*/             OPC_MoveChild, 2,
/*29888*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29891*/             OPC_MoveParent,
/*29892*/             OPC_EmitMergeInputChains1_0,
/*29893*/             OPC_EmitConvertToTarget, 2,
/*29895*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29904*/             OPC_EmitConvertToTarget, 2,
/*29906*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 6,  // Results = #7 
/*29915*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*29924*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETLT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (ORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val)), (bb:Other):$dest)
/*29932*/           0, /*End of Scope*/
/*29933*/         /*Scope*/ 12|128,3/*396*/, /*->30331*/
/*29935*/           OPC_MoveChild, 2,
/*29937*/           OPC_Scope, 31, /*->29970*/ // 10 children in Scope
/*29939*/             OPC_CheckCondCode, ISD::SETEQ,
/*29941*/             OPC_MoveParent,
/*29942*/             OPC_CheckType, MVT::i16,
/*29944*/             OPC_MoveParent,
/*29945*/             OPC_RecordChild2, // #3 = $dest
/*29946*/             OPC_MoveChild, 2,
/*29948*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29951*/             OPC_MoveParent,
/*29952*/             OPC_EmitMergeInputChains1_0,
/*29953*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*29962*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETEQ:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*29970*/           /*Scope*/ 31, /*->30002*/
/*29971*/             OPC_CheckCondCode, ISD::SETNE,
/*29973*/             OPC_MoveParent,
/*29974*/             OPC_CheckType, MVT::i16,
/*29976*/             OPC_MoveParent,
/*29977*/             OPC_RecordChild2, // #3 = $dest
/*29978*/             OPC_MoveChild, 2,
/*29980*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*29983*/             OPC_MoveParent,
/*29984*/             OPC_EmitMergeInputChains1_0,
/*29985*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*29994*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETNE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30002*/           /*Scope*/ 31, /*->30034*/
/*30003*/             OPC_CheckCondCode, ISD::SETUGT,
/*30005*/             OPC_MoveParent,
/*30006*/             OPC_CheckType, MVT::i16,
/*30008*/             OPC_MoveParent,
/*30009*/             OPC_RecordChild2, // #3 = $dest
/*30010*/             OPC_MoveChild, 2,
/*30012*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30015*/             OPC_MoveParent,
/*30016*/             OPC_EmitMergeInputChains1_0,
/*30017*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30026*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (CLGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30034*/           /*Scope*/ 31, /*->30066*/
/*30035*/             OPC_CheckCondCode, ISD::SETULE,
/*30037*/             OPC_MoveParent,
/*30038*/             OPC_CheckType, MVT::i16,
/*30040*/             OPC_MoveParent,
/*30041*/             OPC_RecordChild2, // #3 = $dest
/*30042*/             OPC_MoveChild, 2,
/*30044*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30047*/             OPC_MoveParent,
/*30048*/             OPC_EmitMergeInputChains1_0,
/*30049*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30058*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (CLGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30066*/           /*Scope*/ 31, /*->30098*/
/*30067*/             OPC_CheckCondCode, ISD::SETGT,
/*30069*/             OPC_MoveParent,
/*30070*/             OPC_CheckType, MVT::i16,
/*30072*/             OPC_MoveParent,
/*30073*/             OPC_RecordChild2, // #3 = $dest
/*30074*/             OPC_MoveChild, 2,
/*30076*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30079*/             OPC_MoveParent,
/*30080*/             OPC_EmitMergeInputChains1_0,
/*30081*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30090*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (CGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30098*/           /*Scope*/ 31, /*->30130*/
/*30099*/             OPC_CheckCondCode, ISD::SETLE,
/*30101*/             OPC_MoveParent,
/*30102*/             OPC_CheckType, MVT::i16,
/*30104*/             OPC_MoveParent,
/*30105*/             OPC_RecordChild2, // #3 = $dest
/*30106*/             OPC_MoveChild, 2,
/*30108*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30111*/             OPC_MoveParent,
/*30112*/             OPC_EmitMergeInputChains1_0,
/*30113*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30122*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (CGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30130*/           /*Scope*/ 49, /*->30180*/
/*30131*/             OPC_CheckCondCode, ISD::SETUGE,
/*30133*/             OPC_MoveParent,
/*30134*/             OPC_CheckType, MVT::i16,
/*30136*/             OPC_MoveParent,
/*30137*/             OPC_RecordChild2, // #3 = $dest
/*30138*/             OPC_MoveChild, 2,
/*30140*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30143*/             OPC_MoveParent,
/*30144*/             OPC_EmitMergeInputChains1_0,
/*30145*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30154*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #5 
/*30163*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*30172*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (ORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB)), (bb:Other):$dest)
/*30180*/           /*Scope*/ 49, /*->30230*/
/*30181*/             OPC_CheckCondCode, ISD::SETULT,
/*30183*/             OPC_MoveParent,
/*30184*/             OPC_CheckType, MVT::i16,
/*30186*/             OPC_MoveParent,
/*30187*/             OPC_RecordChild2, // #3 = $dest
/*30188*/             OPC_MoveChild, 2,
/*30190*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30193*/             OPC_MoveParent,
/*30194*/             OPC_EmitMergeInputChains1_0,
/*30195*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30204*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #5 
/*30213*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*30222*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (ORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB)), (bb:Other):$dest)
/*30230*/           /*Scope*/ 49, /*->30280*/
/*30231*/             OPC_CheckCondCode, ISD::SETGE,
/*30233*/             OPC_MoveParent,
/*30234*/             OPC_CheckType, MVT::i16,
/*30236*/             OPC_MoveParent,
/*30237*/             OPC_RecordChild2, // #3 = $dest
/*30238*/             OPC_MoveChild, 2,
/*30240*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30243*/             OPC_MoveParent,
/*30244*/             OPC_EmitMergeInputChains1_0,
/*30245*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30254*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #5 
/*30263*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*30272*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (ORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB)), (bb:Other):$dest)
/*30280*/           /*Scope*/ 49, /*->30330*/
/*30281*/             OPC_CheckCondCode, ISD::SETLT,
/*30283*/             OPC_MoveParent,
/*30284*/             OPC_CheckType, MVT::i16,
/*30286*/             OPC_MoveParent,
/*30287*/             OPC_RecordChild2, // #3 = $dest
/*30288*/             OPC_MoveChild, 2,
/*30290*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30293*/             OPC_MoveParent,
/*30294*/             OPC_EmitMergeInputChains1_0,
/*30295*/             OPC_EmitNode, TARGET_VAL(SPU::CGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30304*/             OPC_EmitNode, TARGET_VAL(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #5 
/*30313*/             OPC_EmitNode, TARGET_VAL(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*30322*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (ORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB)), (bb:Other):$dest)
/*30330*/           0, /*End of Scope*/
/*30331*/         0, /*End of Scope*/
/*30332*/       0, /*End of Scope*/
/*30333*/     /*Scope*/ 1|128,7/*897*/, /*->31232*/
/*30335*/       OPC_CheckChild0Type, MVT::i32,
/*30337*/       OPC_Scope, 55, /*->30394*/ // 2 children in Scope
/*30339*/         OPC_MoveChild, 1,
/*30341*/         OPC_CheckInteger, 0, 
/*30343*/         OPC_MoveParent,
/*30344*/         OPC_MoveChild, 2,
/*30346*/         OPC_Scope, 22, /*->30370*/ // 2 children in Scope
/*30348*/           OPC_CheckCondCode, ISD::SETEQ,
/*30350*/           OPC_MoveParent,
/*30351*/           OPC_CheckType, MVT::i32,
/*30353*/           OPC_MoveParent,
/*30354*/           OPC_RecordChild2, // #2 = $dest
/*30355*/           OPC_MoveChild, 2,
/*30357*/           OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30360*/           OPC_MoveParent,
/*30361*/           OPC_EmitMergeInputChains1_0,
/*30362*/           OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (brcond (setcc:i32 R32C:i32:$rA, 0:i32, SETEQ:Other), (bb:Other):$dest) - Complexity = 11
                    // Dst: (BRZr32 R32C:i32:$rA, (bb:Other):$dest)
/*30370*/         /*Scope*/ 22, /*->30393*/
/*30371*/           OPC_CheckCondCode, ISD::SETNE,
/*30373*/           OPC_MoveParent,
/*30374*/           OPC_CheckType, MVT::i32,
/*30376*/           OPC_MoveParent,
/*30377*/           OPC_RecordChild2, // #2 = $dest
/*30378*/           OPC_MoveChild, 2,
/*30380*/           OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30383*/           OPC_MoveParent,
/*30384*/           OPC_EmitMergeInputChains1_0,
/*30385*/           OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (brcond (setcc:i32 R32C:i32:$rA, 0:i32, SETNE:Other), (bb:Other):$dest) - Complexity = 11
                    // Dst: (BRNZr32 R32C:i32:$rA, (bb:Other):$dest)
/*30393*/         0, /*End of Scope*/
/*30394*/       /*Scope*/ 67|128,6/*835*/, /*->31231*/
/*30396*/         OPC_RecordChild1, // #2 = $val
/*30397*/         OPC_Scope, 48|128,3/*432*/, /*->30832*/ // 2 children in Scope
/*30400*/           OPC_MoveChild, 1,
/*30402*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30405*/           OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*30407*/           OPC_MoveParent,
/*30408*/           OPC_MoveChild, 2,
/*30410*/           OPC_Scope, 33, /*->30445*/ // 10 children in Scope
/*30412*/             OPC_CheckCondCode, ISD::SETEQ,
/*30414*/             OPC_MoveParent,
/*30415*/             OPC_CheckType, MVT::i32,
/*30417*/             OPC_MoveParent,
/*30418*/             OPC_RecordChild2, // #3 = $dest
/*30419*/             OPC_MoveChild, 2,
/*30421*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30424*/             OPC_MoveParent,
/*30425*/             OPC_EmitMergeInputChains1_0,
/*30426*/             OPC_EmitConvertToTarget, 2,
/*30428*/             OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30437*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETEQ:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30445*/           /*Scope*/ 33, /*->30479*/
/*30446*/             OPC_CheckCondCode, ISD::SETNE,
/*30448*/             OPC_MoveParent,
/*30449*/             OPC_CheckType, MVT::i32,
/*30451*/             OPC_MoveParent,
/*30452*/             OPC_RecordChild2, // #3 = $dest
/*30453*/             OPC_MoveChild, 2,
/*30455*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30458*/             OPC_MoveParent,
/*30459*/             OPC_EmitMergeInputChains1_0,
/*30460*/             OPC_EmitConvertToTarget, 2,
/*30462*/             OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30471*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETNE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30479*/           /*Scope*/ 33, /*->30513*/
/*30480*/             OPC_CheckCondCode, ISD::SETUGT,
/*30482*/             OPC_MoveParent,
/*30483*/             OPC_CheckType, MVT::i32,
/*30485*/             OPC_MoveParent,
/*30486*/             OPC_RecordChild2, // #3 = $dest
/*30487*/             OPC_MoveChild, 2,
/*30489*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30492*/             OPC_MoveParent,
/*30493*/             OPC_EmitMergeInputChains1_0,
/*30494*/             OPC_EmitConvertToTarget, 2,
/*30496*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30505*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETUGT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30513*/           /*Scope*/ 33, /*->30547*/
/*30514*/             OPC_CheckCondCode, ISD::SETULE,
/*30516*/             OPC_MoveParent,
/*30517*/             OPC_CheckType, MVT::i32,
/*30519*/             OPC_MoveParent,
/*30520*/             OPC_RecordChild2, // #3 = $dest
/*30521*/             OPC_MoveChild, 2,
/*30523*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30526*/             OPC_MoveParent,
/*30527*/             OPC_EmitMergeInputChains1_0,
/*30528*/             OPC_EmitConvertToTarget, 2,
/*30530*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30539*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETULE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30547*/           /*Scope*/ 33, /*->30581*/
/*30548*/             OPC_CheckCondCode, ISD::SETGT,
/*30550*/             OPC_MoveParent,
/*30551*/             OPC_CheckType, MVT::i32,
/*30553*/             OPC_MoveParent,
/*30554*/             OPC_RecordChild2, // #3 = $dest
/*30555*/             OPC_MoveChild, 2,
/*30557*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30560*/             OPC_MoveParent,
/*30561*/             OPC_EmitMergeInputChains1_0,
/*30562*/             OPC_EmitConvertToTarget, 2,
/*30564*/             OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30573*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETGT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30581*/           /*Scope*/ 33, /*->30615*/
/*30582*/             OPC_CheckCondCode, ISD::SETLE,
/*30584*/             OPC_MoveParent,
/*30585*/             OPC_CheckType, MVT::i32,
/*30587*/             OPC_MoveParent,
/*30588*/             OPC_RecordChild2, // #3 = $dest
/*30589*/             OPC_MoveChild, 2,
/*30591*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30594*/             OPC_MoveParent,
/*30595*/             OPC_EmitMergeInputChains1_0,
/*30596*/             OPC_EmitConvertToTarget, 2,
/*30598*/             OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30607*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETLE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30615*/           /*Scope*/ 53, /*->30669*/
/*30616*/             OPC_CheckCondCode, ISD::SETUGE,
/*30618*/             OPC_MoveParent,
/*30619*/             OPC_CheckType, MVT::i32,
/*30621*/             OPC_MoveParent,
/*30622*/             OPC_RecordChild2, // #3 = $dest
/*30623*/             OPC_MoveChild, 2,
/*30625*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30628*/             OPC_MoveParent,
/*30629*/             OPC_EmitMergeInputChains1_0,
/*30630*/             OPC_EmitConvertToTarget, 2,
/*30632*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30641*/             OPC_EmitConvertToTarget, 2,
/*30643*/             OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*30652*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*30661*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETUGE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (ORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val)), (bb:Other):$dest)
/*30669*/           /*Scope*/ 53, /*->30723*/
/*30670*/             OPC_CheckCondCode, ISD::SETULT,
/*30672*/             OPC_MoveParent,
/*30673*/             OPC_CheckType, MVT::i32,
/*30675*/             OPC_MoveParent,
/*30676*/             OPC_RecordChild2, // #3 = $dest
/*30677*/             OPC_MoveChild, 2,
/*30679*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30682*/             OPC_MoveParent,
/*30683*/             OPC_EmitMergeInputChains1_0,
/*30684*/             OPC_EmitConvertToTarget, 2,
/*30686*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30695*/             OPC_EmitConvertToTarget, 2,
/*30697*/             OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*30706*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*30715*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETULT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (ORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val)), (bb:Other):$dest)
/*30723*/           /*Scope*/ 53, /*->30777*/
/*30724*/             OPC_CheckCondCode, ISD::SETGE,
/*30726*/             OPC_MoveParent,
/*30727*/             OPC_CheckType, MVT::i32,
/*30729*/             OPC_MoveParent,
/*30730*/             OPC_RecordChild2, // #3 = $dest
/*30731*/             OPC_MoveChild, 2,
/*30733*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30736*/             OPC_MoveParent,
/*30737*/             OPC_EmitMergeInputChains1_0,
/*30738*/             OPC_EmitConvertToTarget, 2,
/*30740*/             OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30749*/             OPC_EmitConvertToTarget, 2,
/*30751*/             OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*30760*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*30769*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETGE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (ORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val)), (bb:Other):$dest)
/*30777*/           /*Scope*/ 53, /*->30831*/
/*30778*/             OPC_CheckCondCode, ISD::SETLT,
/*30780*/             OPC_MoveParent,
/*30781*/             OPC_CheckType, MVT::i32,
/*30783*/             OPC_MoveParent,
/*30784*/             OPC_RecordChild2, // #3 = $dest
/*30785*/             OPC_MoveChild, 2,
/*30787*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30790*/             OPC_MoveParent,
/*30791*/             OPC_EmitMergeInputChains1_0,
/*30792*/             OPC_EmitConvertToTarget, 2,
/*30794*/             OPC_EmitNode, TARGET_VAL(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30803*/             OPC_EmitConvertToTarget, 2,
/*30805*/             OPC_EmitNode, TARGET_VAL(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*30814*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*30823*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETLT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (ORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val)), (bb:Other):$dest)
/*30831*/           0, /*End of Scope*/
/*30832*/         /*Scope*/ 12|128,3/*396*/, /*->31230*/
/*30834*/           OPC_MoveChild, 2,
/*30836*/           OPC_Scope, 31, /*->30869*/ // 10 children in Scope
/*30838*/             OPC_CheckCondCode, ISD::SETEQ,
/*30840*/             OPC_MoveParent,
/*30841*/             OPC_CheckType, MVT::i32,
/*30843*/             OPC_MoveParent,
/*30844*/             OPC_RecordChild2, // #3 = $dest
/*30845*/             OPC_MoveChild, 2,
/*30847*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30850*/             OPC_MoveParent,
/*30851*/             OPC_EmitMergeInputChains1_0,
/*30852*/             OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30861*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETEQ:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30869*/           /*Scope*/ 31, /*->30901*/
/*30870*/             OPC_CheckCondCode, ISD::SETNE,
/*30872*/             OPC_MoveParent,
/*30873*/             OPC_CheckType, MVT::i32,
/*30875*/             OPC_MoveParent,
/*30876*/             OPC_RecordChild2, // #3 = $dest
/*30877*/             OPC_MoveChild, 2,
/*30879*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30882*/             OPC_MoveParent,
/*30883*/             OPC_EmitMergeInputChains1_0,
/*30884*/             OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30893*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETNE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30901*/           /*Scope*/ 31, /*->30933*/
/*30902*/             OPC_CheckCondCode, ISD::SETUGT,
/*30904*/             OPC_MoveParent,
/*30905*/             OPC_CheckType, MVT::i32,
/*30907*/             OPC_MoveParent,
/*30908*/             OPC_RecordChild2, // #3 = $dest
/*30909*/             OPC_MoveChild, 2,
/*30911*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30914*/             OPC_MoveParent,
/*30915*/             OPC_EmitMergeInputChains1_0,
/*30916*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30925*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30933*/           /*Scope*/ 31, /*->30965*/
/*30934*/             OPC_CheckCondCode, ISD::SETULE,
/*30936*/             OPC_MoveParent,
/*30937*/             OPC_CheckType, MVT::i32,
/*30939*/             OPC_MoveParent,
/*30940*/             OPC_RecordChild2, // #3 = $dest
/*30941*/             OPC_MoveChild, 2,
/*30943*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30946*/             OPC_MoveParent,
/*30947*/             OPC_EmitMergeInputChains1_0,
/*30948*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30957*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30965*/           /*Scope*/ 31, /*->30997*/
/*30966*/             OPC_CheckCondCode, ISD::SETGT,
/*30968*/             OPC_MoveParent,
/*30969*/             OPC_CheckType, MVT::i32,
/*30971*/             OPC_MoveParent,
/*30972*/             OPC_RecordChild2, // #3 = $dest
/*30973*/             OPC_MoveChild, 2,
/*30975*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*30978*/             OPC_MoveParent,
/*30979*/             OPC_EmitMergeInputChains1_0,
/*30980*/             OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30989*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30997*/           /*Scope*/ 31, /*->31029*/
/*30998*/             OPC_CheckCondCode, ISD::SETLE,
/*31000*/             OPC_MoveParent,
/*31001*/             OPC_CheckType, MVT::i32,
/*31003*/             OPC_MoveParent,
/*31004*/             OPC_RecordChild2, // #3 = $dest
/*31005*/             OPC_MoveChild, 2,
/*31007*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*31010*/             OPC_MoveParent,
/*31011*/             OPC_EmitMergeInputChains1_0,
/*31012*/             OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31021*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*31029*/           /*Scope*/ 49, /*->31079*/
/*31030*/             OPC_CheckCondCode, ISD::SETUGE,
/*31032*/             OPC_MoveParent,
/*31033*/             OPC_CheckType, MVT::i32,
/*31035*/             OPC_MoveParent,
/*31036*/             OPC_RecordChild2, // #3 = $dest
/*31037*/             OPC_MoveChild, 2,
/*31039*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*31042*/             OPC_MoveParent,
/*31043*/             OPC_EmitMergeInputChains1_0,
/*31044*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31053*/             OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #5 
/*31062*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*31071*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (ORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)), (bb:Other):$dest)
/*31079*/           /*Scope*/ 49, /*->31129*/
/*31080*/             OPC_CheckCondCode, ISD::SETULT,
/*31082*/             OPC_MoveParent,
/*31083*/             OPC_CheckType, MVT::i32,
/*31085*/             OPC_MoveParent,
/*31086*/             OPC_RecordChild2, // #3 = $dest
/*31087*/             OPC_MoveChild, 2,
/*31089*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*31092*/             OPC_MoveParent,
/*31093*/             OPC_EmitMergeInputChains1_0,
/*31094*/             OPC_EmitNode, TARGET_VAL(SPU::CLGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31103*/             OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #5 
/*31112*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*31121*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (ORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)), (bb:Other):$dest)
/*31129*/           /*Scope*/ 49, /*->31179*/
/*31130*/             OPC_CheckCondCode, ISD::SETGE,
/*31132*/             OPC_MoveParent,
/*31133*/             OPC_CheckType, MVT::i32,
/*31135*/             OPC_MoveParent,
/*31136*/             OPC_RecordChild2, // #3 = $dest
/*31137*/             OPC_MoveChild, 2,
/*31139*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*31142*/             OPC_MoveParent,
/*31143*/             OPC_EmitMergeInputChains1_0,
/*31144*/             OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31153*/             OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #5 
/*31162*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*31171*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (ORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)), (bb:Other):$dest)
/*31179*/           /*Scope*/ 49, /*->31229*/
/*31180*/             OPC_CheckCondCode, ISD::SETLT,
/*31182*/             OPC_MoveParent,
/*31183*/             OPC_CheckType, MVT::i32,
/*31185*/             OPC_MoveParent,
/*31186*/             OPC_RecordChild2, // #3 = $dest
/*31187*/             OPC_MoveChild, 2,
/*31189*/             OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*31192*/             OPC_MoveParent,
/*31193*/             OPC_EmitMergeInputChains1_0,
/*31194*/             OPC_EmitNode, TARGET_VAL(SPU::CGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31203*/             OPC_EmitNode, TARGET_VAL(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #5 
/*31212*/             OPC_EmitNode, TARGET_VAL(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*31221*/             OPC_MorphNodeTo, TARGET_VAL(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (ORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)), (bb:Other):$dest)
/*31229*/           0, /*End of Scope*/
/*31230*/         0, /*End of Scope*/
/*31231*/       0, /*End of Scope*/
/*31232*/     0, /*End of Scope*/
/*31233*/   /*Scope*/ 60, /*->31294*/
/*31234*/     OPC_RecordChild1, // #1 = $rCond
/*31235*/     OPC_Scope, 18, /*->31255*/ // 3 children in Scope
/*31237*/       OPC_CheckChild1Type, MVT::v4i32,
/*31239*/       OPC_RecordChild2, // #2 = $dest
/*31240*/       OPC_MoveChild, 2,
/*31242*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*31245*/       OPC_MoveParent,
/*31246*/       OPC_EmitMergeInputChains1_0,
/*31247*/       OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZv4i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (brcond VECREG:v4i32:$rCond, (bb:Other):$dest) - Complexity = 3
                // Dst: (BRNZv4i32 VECREG:v4i32:$rCond, (bb:Other):$dest)
/*31255*/     /*Scope*/ 18, /*->31274*/
/*31256*/       OPC_CheckChild1Type, MVT::i32,
/*31258*/       OPC_RecordChild2, // #2 = $dest
/*31259*/       OPC_MoveChild, 2,
/*31261*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*31264*/       OPC_MoveParent,
/*31265*/       OPC_EmitMergeInputChains1_0,
/*31266*/       OPC_MorphNodeTo, TARGET_VAL(SPU::BRNZr32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (brcond R32C:i32:$rCond, (bb:Other):$dest) - Complexity = 3
                // Dst: (BRNZr32 R32C:i32:$rCond, (bb:Other):$dest)
/*31274*/     /*Scope*/ 18, /*->31293*/
/*31275*/       OPC_CheckChild1Type, MVT::i16,
/*31277*/       OPC_RecordChild2, // #2 = $dest
/*31278*/       OPC_MoveChild, 2,
/*31280*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*31283*/       OPC_MoveParent,
/*31284*/       OPC_EmitMergeInputChains1_0,
/*31285*/       OPC_MorphNodeTo, TARGET_VAL(SPU::BRHNZr16), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (brcond R16C:i16:$rCond, (bb:Other):$dest) - Complexity = 3
                // Dst: (BRHNZr16 R16C:i16:$rCond, (bb:Other):$dest)
/*31293*/     0, /*End of Scope*/
/*31294*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 45|128,1/*173*/,  TARGET_VAL(SPUISD::SELECT_MASK),// ->31472
/*31299*/   OPC_RecordChild0, // #0 = $val
/*31300*/   OPC_Scope, 60, /*->31362*/ // 6 children in Scope
/*31302*/     OPC_MoveChild, 0,
/*31304*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31307*/     OPC_CheckPredicate, 19, // Predicate_immU16
/*31309*/     OPC_CheckType, MVT::i16,
/*31311*/     OPC_MoveParent,
/*31312*/     OPC_SwitchType /*4 cases */, 10,  MVT::v16i8,// ->31325
/*31315*/       OPC_EmitConvertToTarget, 0,
/*31317*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSMBIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1, 
                // Src: (SPUselmask:v16i8 (imm:i16)<<P:Predicate_immU16>>:$val) - Complexity = 7
                // Dst: (FSMBIv16i8:v16i8 (imm:i16):$val)
              /*SwitchType*/ 10,  MVT::v8i16,// ->31337
/*31327*/       OPC_EmitConvertToTarget, 0,
/*31329*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSMBIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 1, 
                // Src: (SPUselmask:v8i16 (imm:i16)<<P:Predicate_immU16>>:$val) - Complexity = 7
                // Dst: (FSMBIv8i16:v8i16 (imm:i16):$val)
              /*SwitchType*/ 10,  MVT::v4i32,// ->31349
/*31339*/       OPC_EmitConvertToTarget, 0,
/*31341*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSMBIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                // Src: (SPUselmask:v4i32 (imm:i16)<<P:Predicate_immU16>>:$val) - Complexity = 7
                // Dst: (FSMBIv4i32:v4i32 (imm:i16):$val)
              /*SwitchType*/ 10,  MVT::v2i64,// ->31361
/*31351*/       OPC_EmitConvertToTarget, 0,
/*31353*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSMBIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 1, 
                // Src: (SPUselmask:v2i64 (imm:i16)<<P:Predicate_immU16>>:$val) - Complexity = 7
                // Dst: (FSMBIv2i64:v2i64 (imm:i16):$val)
              0, // EndSwitchType
/*31362*/   /*Scope*/ 44, /*->31407*/
/*31363*/     OPC_CheckChild0Type, MVT::i16,
/*31365*/     OPC_SwitchType /*4 cases */, 8,  MVT::v16i8,// ->31376
/*31368*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSMBv16i8_r16), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v16i8 R16C:i16:$rA) - Complexity = 3
                // Dst: (FSMBv16i8_r16:v16i8 R16C:i16:$rA)
              /*SwitchType*/ 8,  MVT::v8i16,// ->31386
/*31378*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSMHv8i16_r16), 0,
                    1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v8i16 R16C:i16:$rA) - Complexity = 3
                // Dst: (FSMHv8i16_r16:v8i16 R16C:i16:$rA)
              /*SwitchType*/ 8,  MVT::v4i32,// ->31396
/*31388*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSMr16), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v4i32 R16C:i16:$rA) - Complexity = 3
                // Dst: (FSMr16:v4i32 R16C:i16:$rA)
              /*SwitchType*/ 8,  MVT::v2i64,// ->31406
/*31398*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSM64r16), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v2i64 R16C:i16:$rA) - Complexity = 3
                // Dst: (FSM64r16:v2i64 R16C:i16:$rA)
              0, // EndSwitchType
/*31407*/   /*Scope*/ 12, /*->31420*/
/*31408*/     OPC_CheckChild0Type, MVT::v16i8,
/*31410*/     OPC_CheckType, MVT::v16i8,
/*31412*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FSMBv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
              // Src: (SPUselmask:v16i8 VECREG:v16i8:$rA) - Complexity = 3
              // Dst: (FSMBv16i8:v16i8 VECREG:v16i8:$rA)
/*31420*/   /*Scope*/ 12, /*->31433*/
/*31421*/     OPC_CheckChild0Type, MVT::v8i16,
/*31423*/     OPC_CheckType, MVT::v8i16,
/*31425*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FSMHv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
              // Src: (SPUselmask:v8i16 VECREG:v8i16:$rA) - Complexity = 3
              // Dst: (FSMHv8i16:v8i16 VECREG:v8i16:$rA)
/*31433*/   /*Scope*/ 12, /*->31446*/
/*31434*/     OPC_CheckChild0Type, MVT::v4i32,
/*31436*/     OPC_CheckType, MVT::v4i32,
/*31438*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FSMv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (SPUselmask:v4i32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (FSMv4i32:v4i32 VECREG:v4i32:$rA)
/*31446*/   /*Scope*/ 24, /*->31471*/
/*31447*/     OPC_CheckChild0Type, MVT::i32,
/*31449*/     OPC_SwitchType /*2 cases */, 8,  MVT::v4i32,// ->31460
/*31452*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSMr32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v4i32 R32C:i32:$rA) - Complexity = 3
                // Dst: (FSMr32:v4i32 R32C:i32:$rA)
              /*SwitchType*/ 8,  MVT::v2i64,// ->31470
/*31462*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FSM64r32), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v2i64 R32C:i32:$rA) - Complexity = 3
                // Dst: (FSM64r32:v2i64 R32C:i32:$rA)
              0, // EndSwitchType
/*31471*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(SPUISD::SHL_BITS),// ->31642
/*31476*/   OPC_RecordChild0, // #0 = $rA
/*31477*/   OPC_RecordChild1, // #1 = $val
/*31478*/   OPC_Scope, 90, /*->31570*/ // 2 children in Scope
/*31480*/     OPC_MoveChild, 1,
/*31482*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31485*/     OPC_CheckPredicate, 20, // Predicate_bitshift
/*31487*/     OPC_CheckType, MVT::i32,
/*31489*/     OPC_MoveParent,
/*31490*/     OPC_SwitchType /*6 cases */, 11,  MVT::v16i8,// ->31504
/*31493*/       OPC_EmitConvertToTarget, 1,
/*31495*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v16i8 VECREG:v16i8:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv16i8:v16i8 VECREG:v16i8:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v8i16,// ->31517
/*31506*/       OPC_EmitConvertToTarget, 1,
/*31508*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v4i32,// ->31530
/*31519*/       OPC_EmitConvertToTarget, 1,
/*31521*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v2i64,// ->31543
/*31532*/       OPC_EmitConvertToTarget, 1,
/*31534*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v2i64 VECREG:v2i64:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv2i64:v2i64 VECREG:v2i64:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v4f32,// ->31556
/*31545*/       OPC_EmitConvertToTarget, 1,
/*31547*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIIv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v4f32 VECREG:v4f32:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv4f32:v4f32 VECREG:v4f32:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v2f64,// ->31569
/*31558*/       OPC_EmitConvertToTarget, 1,
/*31560*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIIv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v2f64 VECREG:v2f64:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv2f64:v2f64 VECREG:v2f64:$rA, (imm:i32):$val)
              0, // EndSwitchType
/*31570*/   /*Scope*/ 70, /*->31641*/
/*31571*/     OPC_CheckChild1Type, MVT::i32,
/*31573*/     OPC_SwitchType /*6 cases */, 9,  MVT::v16i8,// ->31585
/*31576*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv16i8:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->31596
/*31587*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv8i16:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->31607
/*31598*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv4i32:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2i64,// ->31618
/*31609*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv2i64:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4f32,// ->31629
/*31620*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv4f32:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2f64,// ->31640
/*31631*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHLQBIv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv2f64:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB)
              0, // EndSwitchType
/*31641*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(SPUISD::VEC_ROTL),// ->31768
/*31645*/   OPC_RecordChild0, // #0 = $rA
/*31646*/   OPC_RecordChild1, // #1 = $val
/*31647*/   OPC_Scope, 90, /*->31739*/ // 3 children in Scope
/*31649*/     OPC_MoveChild, 1,
/*31651*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31654*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*31656*/     OPC_SwitchType /*3 cases */, 29,  MVT::i16,// ->31688
/*31659*/       OPC_MoveParent,
/*31660*/       OPC_SwitchType /*2 cases */, 11,  MVT::v8i16,// ->31674
/*31663*/         OPC_EmitConvertToTarget, 1,
/*31665*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_rotl:v8i16 VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTHIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
                /*SwitchType*/ 11,  MVT::v4i32,// ->31687
/*31676*/         OPC_EmitConvertToTarget, 1,
/*31678*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTIv4i32_i16), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_rotl:v4i32 VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTIv4i32_i16:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
                0, // EndSwitchType
              /*SwitchType*/ 32,  MVT::i32,// ->31722
/*31690*/       OPC_MoveParent,
/*31691*/       OPC_SwitchType /*2 cases */, 14,  MVT::v8i16,// ->31708
/*31694*/         OPC_EmitConvertToTarget, 1,
/*31696*/         OPC_EmitNodeXForm, 7, 2, // TO_IMM16
/*31699*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_rotl:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTHIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM16:i16 (imm:i32):$val))
                /*SwitchType*/ 11,  MVT::v4i32,// ->31721
/*31710*/         OPC_EmitConvertToTarget, 1,
/*31712*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ROTIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_rotl:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
                0, // EndSwitchType
              /*SwitchType*/ 14,  MVT::i8,// ->31738
/*31724*/       OPC_MoveParent,
/*31725*/       OPC_CheckType, MVT::v4i32,
/*31727*/       OPC_EmitConvertToTarget, 1,
/*31729*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTIv4i32_i8), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUvec_rotl:v4i32 VECREG:v4i32:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTIv4i32_i8:v4i32 VECREG:v4i32:$rA, (imm:i8):$val)
              0, // EndSwitchType
/*31739*/   /*Scope*/ 13, /*->31753*/
/*31740*/     OPC_CheckChild1Type, MVT::v8i16,
/*31742*/     OPC_CheckType, MVT::v8i16,
/*31744*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTHv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec_rotl:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
              // Dst: (ROTHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*31753*/   /*Scope*/ 13, /*->31767*/
/*31754*/     OPC_CheckChild1Type, MVT::i32,
/*31756*/     OPC_CheckType, MVT::v4i32,
/*31758*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec_rotl:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
              // Dst: (ROTv4i32:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB)
/*31767*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 16,  TARGET_VAL(ISD::CALLSEQ_START),// ->31787
/*31771*/   OPC_RecordNode,   // #0 = 'callseq_start' chained node
/*31772*/   OPC_RecordChild1, // #1 = $amt
/*31773*/   OPC_MoveChild, 1,
/*31775*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*31778*/   OPC_MoveParent,
/*31779*/   OPC_EmitMergeInputChains1_0,
/*31780*/   OPC_MorphNodeTo, TARGET_VAL(SPU::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (callseq_start (timm:i32):$amt) - Complexity = 6
            // Dst: (ADJCALLSTACKDOWN (timm:i32):$amt)
          /*SwitchOpcode*/ 17,  TARGET_VAL(ISD::CALLSEQ_END),// ->31807
/*31790*/   OPC_RecordNode,   // #0 = 'callseq_end' chained node
/*31791*/   OPC_CaptureGlueInput,
/*31792*/   OPC_RecordChild1, // #1 = $amt
/*31793*/   OPC_MoveChild, 1,
/*31795*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*31798*/   OPC_MoveParent,
/*31799*/   OPC_EmitMergeInputChains1_0,
/*31800*/   OPC_MorphNodeTo, TARGET_VAL(SPU::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (callseq_end (timm:i32):$amt) - Complexity = 6
            // Dst: (ADJCALLSTACKUP (timm:i32):$amt)
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::FADD),// ->32006
/*31811*/   OPC_Scope, 35, /*->31848*/ // 5 children in Scope
/*31813*/     OPC_RecordChild0, // #0 = $rC
/*31814*/     OPC_MoveChild, 1,
/*31816*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*31819*/     OPC_RecordChild0, // #1 = $rA
/*31820*/     OPC_RecordChild1, // #2 = $rB
/*31821*/     OPC_MoveParent,
/*31822*/     OPC_SwitchType /*2 cases */, 10,  MVT::f32,// ->31835
/*31825*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FMAf32), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fadd:f32 R32FP:f32:$rC, (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB)) - Complexity = 6
                // Dst: (FMAf32:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32FP:f32:$rC)
              /*SwitchType*/ 10,  MVT::f64,// ->31847
/*31837*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FMAf64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fadd:f64 R64FP:f64:$rC, (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB)) - Complexity = 6
                // Dst: (FMAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
              0, // EndSwitchType
/*31848*/   /*Scope*/ 35, /*->31884*/
/*31849*/     OPC_MoveChild, 0,
/*31851*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*31854*/     OPC_RecordChild0, // #0 = $rA
/*31855*/     OPC_RecordChild1, // #1 = $rB
/*31856*/     OPC_MoveParent,
/*31857*/     OPC_RecordChild1, // #2 = $rC
/*31858*/     OPC_SwitchType /*2 cases */, 10,  MVT::f32,// ->31871
/*31861*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FMAf32), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fadd:f32 (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB), R32FP:f32:$rC) - Complexity = 6
                // Dst: (FMAf32:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32FP:f32:$rC)
              /*SwitchType*/ 10,  MVT::f64,// ->31883
/*31873*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FMAf64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fadd:f64 (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB), R64FP:f64:$rC) - Complexity = 6
                // Dst: (FMAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
              0, // EndSwitchType
/*31884*/   /*Scope*/ 35, /*->31920*/
/*31885*/     OPC_RecordChild0, // #0 = $rC
/*31886*/     OPC_MoveChild, 1,
/*31888*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*31891*/     OPC_RecordChild0, // #1 = $rA
/*31892*/     OPC_RecordChild1, // #2 = $rB
/*31893*/     OPC_MoveParent,
/*31894*/     OPC_SwitchType /*2 cases */, 10,  MVT::v4f32,// ->31907
/*31897*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FMAv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fadd:v4f32 VECREG:v4f32:$rC, (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)) - Complexity = 6
                // Dst: (FMAv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
              /*SwitchType*/ 10,  MVT::v2f64,// ->31919
/*31909*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FMAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fadd:v2f64 VECREG:v2f64:$rC, (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)) - Complexity = 6
                // Dst: (FMAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
              0, // EndSwitchType
/*31920*/   /*Scope*/ 35, /*->31956*/
/*31921*/     OPC_MoveChild, 0,
/*31923*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*31926*/     OPC_RecordChild0, // #0 = $rA
/*31927*/     OPC_RecordChild1, // #1 = $rB
/*31928*/     OPC_MoveParent,
/*31929*/     OPC_RecordChild1, // #2 = $rC
/*31930*/     OPC_SwitchType /*2 cases */, 10,  MVT::v4f32,// ->31943
/*31933*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FMAv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fadd:v4f32 (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB), VECREG:v4f32:$rC) - Complexity = 6
                // Dst: (FMAv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
              /*SwitchType*/ 10,  MVT::v2f64,// ->31955
/*31945*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FMAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fadd:v2f64 (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB), VECREG:v2f64:$rC) - Complexity = 6
                // Dst: (FMAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
              0, // EndSwitchType
/*31956*/   /*Scope*/ 48, /*->32005*/
/*31957*/     OPC_RecordChild0, // #0 = $rA
/*31958*/     OPC_RecordChild1, // #1 = $rB
/*31959*/     OPC_SwitchType /*4 cases */, 9,  MVT::f32,// ->31971
/*31962*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FAf32), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fadd:f32 R32FP:f32:$rA, R32FP:f32:$rB) - Complexity = 3
                // Dst: (FAf32:f32 R32FP:f32:$rA, R32FP:f32:$rB)
              /*SwitchType*/ 9,  MVT::f64,// ->31982
/*31973*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FAf64), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fadd:f64 R64FP:f64:$rA, R64FP:f64:$rB) - Complexity = 3
                // Dst: (FAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB)
              /*SwitchType*/ 9,  MVT::v4f32,// ->31993
/*31984*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FAv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fadd:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 3
                // Dst: (FAv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
              /*SwitchType*/ 9,  MVT::v2f64,// ->32004
/*31995*/       OPC_MorphNodeTo, TARGET_VAL(SPU::FAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (fadd:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 3
                // Dst: (FAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
              0, // EndSwitchType
/*32005*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 101|128,1/*229*/,  TARGET_VAL(ISD::FSUB),// ->32239
/*32010*/   OPC_Scope, 21, /*->32033*/ // 8 children in Scope
/*32012*/     OPC_MoveChild, 0,
/*32014*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*32017*/     OPC_RecordChild0, // #0 = $rA
/*32018*/     OPC_RecordChild1, // #1 = $rB
/*32019*/     OPC_MoveParent,
/*32020*/     OPC_RecordChild1, // #2 = $rC
/*32021*/     OPC_CheckType, MVT::f32,
/*32023*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsub:f32 (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB), R32FP:f32:$rC) - Complexity = 6
              // Dst: (FMSf32:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32FP:f32:$rC)
/*32033*/   /*Scope*/ 21, /*->32055*/
/*32034*/     OPC_RecordChild0, // #0 = $rC
/*32035*/     OPC_MoveChild, 1,
/*32037*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*32040*/     OPC_RecordChild0, // #1 = $rA
/*32041*/     OPC_RecordChild1, // #2 = $rB
/*32042*/     OPC_MoveParent,
/*32043*/     OPC_CheckType, MVT::f32,
/*32045*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
              // Src: (fsub:f32 R32FP:f32:$rC, (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB)) - Complexity = 6
              // Dst: (FNMSf32:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32FP:f32:$rC)
/*32055*/   /*Scope*/ 21, /*->32077*/
/*32056*/     OPC_MoveChild, 0,
/*32058*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*32061*/     OPC_RecordChild0, // #0 = $rA
/*32062*/     OPC_RecordChild1, // #1 = $rB
/*32063*/     OPC_MoveParent,
/*32064*/     OPC_RecordChild1, // #2 = $rC
/*32065*/     OPC_CheckType, MVT::f64,
/*32067*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FMSf64), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsub:f64 (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB), R64FP:f64:$rC) - Complexity = 6
              // Dst: (FMSf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
/*32077*/   /*Scope*/ 21, /*->32099*/
/*32078*/     OPC_RecordChild0, // #0 = $rC
/*32079*/     OPC_MoveChild, 1,
/*32081*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*32084*/     OPC_RecordChild0, // #1 = $rA
/*32085*/     OPC_RecordChild1, // #2 = $rB
/*32086*/     OPC_MoveParent,
/*32087*/     OPC_CheckType, MVT::f64,
/*32089*/     OPC_MorphNodeTo, TARGET_VAL(SPU::DFNMSf64), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 0, 
              // Src: (fsub:f64 R64FP:f64:$rC, (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB)) - Complexity = 6
              // Dst: (DFNMSf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
/*32099*/   /*Scope*/ 21, /*->32121*/
/*32100*/     OPC_MoveChild, 0,
/*32102*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*32105*/     OPC_RecordChild0, // #0 = $rA
/*32106*/     OPC_RecordChild1, // #1 = $rB
/*32107*/     OPC_MoveParent,
/*32108*/     OPC_RecordChild1, // #2 = $rC
/*32109*/     OPC_CheckType, MVT::v4f32,
/*32111*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FMSv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsub:v4f32 (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB), VECREG:v4f32:$rC) - Complexity = 6
              // Dst: (FMSv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*32121*/   /*Scope*/ 21, /*->32143*/
/*32122*/     OPC_RecordChild0, // #0 = $rC
/*32123*/     OPC_MoveChild, 1,
/*32125*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*32128*/     OPC_RecordChild0, // #1 = $rA
/*32129*/     OPC_RecordChild1, // #2 = $rB
/*32130*/     OPC_MoveParent,
/*32131*/     OPC_CheckType, MVT::v4f32,
/*32133*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 2, 0, 
              // Src: (fsub:v4f32 VECREG:v4f32:$rC, (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)) - Complexity = 6
              // Dst: (FNMSv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*32143*/   /*Scope*/ 21, /*->32165*/
/*32144*/     OPC_MoveChild, 0,
/*32146*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*32149*/     OPC_RecordChild0, // #0 = $rA
/*32150*/     OPC_RecordChild1, // #1 = $rB
/*32151*/     OPC_MoveParent,
/*32152*/     OPC_RecordChild1, // #2 = $rC
/*32153*/     OPC_CheckType, MVT::v2f64,
/*32155*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FMSv2f64), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsub:v2f64 (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB), VECREG:v2f64:$rC) - Complexity = 6
              // Dst: (FMSv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
/*32165*/   /*Scope*/ 72, /*->32238*/
/*32166*/     OPC_RecordChild0, // #0 = $rC
/*32167*/     OPC_Scope, 20, /*->32189*/ // 2 children in Scope
/*32169*/       OPC_MoveChild, 1,
/*32171*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*32174*/       OPC_RecordChild0, // #1 = $rA
/*32175*/       OPC_RecordChild1, // #2 = $rB
/*32176*/       OPC_MoveParent,
/*32177*/       OPC_CheckType, MVT::v2f64,
/*32179*/       OPC_MorphNodeTo, TARGET_VAL(SPU::DFNMSv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fsub:v2f64 VECREG:v2f64:$rC, (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)) - Complexity = 6
                // Dst: (DFNMSv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
/*32189*/     /*Scope*/ 47, /*->32237*/
/*32190*/       OPC_RecordChild1, // #1 = $rB
/*32191*/       OPC_SwitchType /*4 cases */, 9,  MVT::f32,// ->32203
/*32194*/         OPC_MorphNodeTo, TARGET_VAL(SPU::FSf32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (fsub:f32 R32FP:f32:$rA, R32FP:f32:$rB) - Complexity = 3
                  // Dst: (FSf32:f32 R32FP:f32:$rA, R32FP:f32:$rB)
                /*SwitchType*/ 9,  MVT::f64,// ->32214
/*32205*/         OPC_MorphNodeTo, TARGET_VAL(SPU::FSf64), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                  // Src: (fsub:f64 R64FP:f64:$rA, R64FP:f64:$rB) - Complexity = 3
                  // Dst: (FSf64:f64 R64FP:f64:$rA, R64FP:f64:$rB)
                /*SwitchType*/ 9,  MVT::v4f32,// ->32225
/*32216*/         OPC_MorphNodeTo, TARGET_VAL(SPU::FSv4f32), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (fsub:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 3
                  // Dst: (FSv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
                /*SwitchType*/ 9,  MVT::v2f64,// ->32236
/*32227*/         OPC_MorphNodeTo, TARGET_VAL(SPU::FSv2f64), 0,
                      1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                  // Src: (fsub:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 3
                  // Dst: (FSv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
                0, // EndSwitchType
/*32237*/     0, /*End of Scope*/
/*32238*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 82|128,3/*466*/,  TARGET_VAL(ISD::BITCAST),// ->32709
/*32243*/   OPC_Scope, 37, /*->32282*/ // 2 children in Scope
/*32245*/     OPC_MoveChild, 0,
/*32247*/     OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*32250*/     OPC_RecordChild0, // #0 = $rA
/*32251*/     OPC_RecordChild1, // #1 = $rB
/*32252*/     OPC_SwitchType /*2 cases */, 12,  MVT::v4i32,// ->32267
/*32255*/       OPC_MoveParent,
/*32256*/       OPC_CheckType, MVT::v4f32,
/*32258*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (bitconvert:v4f32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 6
                // Dst: (ORv4f32:v4f32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
              /*SwitchType*/ 12,  MVT::v2i64,// ->32281
/*32269*/       OPC_MoveParent,
/*32270*/       OPC_CheckType, MVT::v2f64,
/*32272*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (bitconvert:v2f64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 6
                // Dst: (ORv2f64:v2f64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
              0, // EndSwitchType
/*32282*/   /*Scope*/ 40|128,3/*424*/, /*->32708*/
/*32284*/     OPC_RecordChild0, // #0 = $src
/*32285*/     OPC_Scope, 43, /*->32330*/ // 11 children in Scope
/*32287*/       OPC_CheckChild0Type, MVT::v16i8,
/*32289*/       OPC_SwitchType /*6 cases */, 12,  MVT::i128,// ->32304
/*32292*/         OPC_EmitInteger, MVT::i32, SPU::GPRCRegClassID,
/*32295*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:i128 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i128 VECREG:v16i8:$src, GPRC:i128)
                /*SwitchType*/ 3,  MVT::v8i16,// ->32309
/*32306*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32314
/*32311*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32319
/*32316*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32324
/*32321*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32329
/*32326*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32330*/     /*Scope*/ 43, /*->32374*/
/*32331*/       OPC_CheckChild0Type, MVT::v8i16,
/*32333*/       OPC_SwitchType /*6 cases */, 12,  MVT::i128,// ->32348
/*32336*/         OPC_EmitInteger, MVT::i32, SPU::GPRCRegClassID,
/*32339*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:i128 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i128 VECREG:v8i16:$src, GPRC:i128)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32353
/*32350*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32358
/*32355*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32363
/*32360*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32368
/*32365*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32373
/*32370*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32374*/     /*Scope*/ 43, /*->32418*/
/*32375*/       OPC_CheckChild0Type, MVT::v4i32,
/*32377*/       OPC_SwitchType /*6 cases */, 12,  MVT::i128,// ->32392
/*32380*/         OPC_EmitInteger, MVT::i32, SPU::GPRCRegClassID,
/*32383*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:i128 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i128 VECREG:v4i32:$src, GPRC:i128)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32397
/*32394*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->32402
/*32399*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32407
/*32404*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32412
/*32409*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32417
/*32414*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32418*/     /*Scope*/ 43, /*->32462*/
/*32419*/       OPC_CheckChild0Type, MVT::v2i64,
/*32421*/       OPC_SwitchType /*6 cases */, 12,  MVT::i128,// ->32436
/*32424*/         OPC_EmitInteger, MVT::i32, SPU::GPRCRegClassID,
/*32427*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:i128 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i128 VECREG:v2i64:$src, GPRC:i128)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32441
/*32438*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->32446
/*32443*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32451
/*32448*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32456
/*32453*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32461
/*32458*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32462*/     /*Scope*/ 43, /*->32506*/
/*32463*/       OPC_CheckChild0Type, MVT::v4f32,
/*32465*/       OPC_SwitchType /*6 cases */, 12,  MVT::i128,// ->32480
/*32468*/         OPC_EmitInteger, MVT::i32, SPU::GPRCRegClassID,
/*32471*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:i128 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i128 VECREG:v4f32:$src, GPRC:i128)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32485
/*32482*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->32490
/*32487*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32495
/*32492*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32500
/*32497*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32505
/*32502*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32506*/     /*Scope*/ 43, /*->32550*/
/*32507*/       OPC_CheckChild0Type, MVT::v2f64,
/*32509*/       OPC_SwitchType /*6 cases */, 12,  MVT::i128,// ->32524
/*32512*/         OPC_EmitInteger, MVT::i32, SPU::GPRCRegClassID,
/*32515*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:i128 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:i128 VECREG:v2f64:$src, GPRC:i128)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32529
/*32526*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->32534
/*32531*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32539
/*32536*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32544
/*32541*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32549
/*32546*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                0, // EndSwitchType
/*32550*/     /*Scope*/ 16, /*->32567*/
/*32551*/       OPC_CheckChild0Type, MVT::f32,
/*32553*/       OPC_CheckType, MVT::i32,
/*32555*/       OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*32558*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (bitconvert:i32 R32FP:f32:$rA) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 R32FP:f32:$rA, R32C:i32)
/*32567*/     /*Scope*/ 16, /*->32584*/
/*32568*/       OPC_CheckChild0Type, MVT::f64,
/*32570*/       OPC_CheckType, MVT::i64,
/*32572*/       OPC_EmitInteger, MVT::i32, SPU::R64CRegClassID,
/*32575*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (bitconvert:i64 R64FP:f64:$rA) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i64 R64FP:f64:$rA, R64C:i64)
/*32584*/     /*Scope*/ 16, /*->32601*/
/*32585*/       OPC_CheckChild0Type, MVT::i32,
/*32587*/       OPC_CheckType, MVT::f32,
/*32589*/       OPC_EmitInteger, MVT::i32, SPU::R32FPRegClassID,
/*32592*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (bitconvert:f32 R32C:i32:$rA) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:f32 R32C:i32:$rA, R32FP:f32)
/*32601*/     /*Scope*/ 16, /*->32618*/
/*32602*/       OPC_CheckChild0Type, MVT::i64,
/*32604*/       OPC_CheckType, MVT::f64,
/*32606*/       OPC_EmitInteger, MVT::i32, SPU::R64FPRegClassID,
/*32609*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (bitconvert:f64 R64C:i64:$rA) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:f64 R64C:i64:$rA, R64FP:f64)
/*32618*/     /*Scope*/ 88, /*->32707*/
/*32619*/       OPC_CheckChild0Type, MVT::i128,
/*32621*/       OPC_SwitchType /*6 cases */, 12,  MVT::v16i8,// ->32636
/*32624*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*32627*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:v16i8 GPRC:i128:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:v16i8 GPRC:i128:$src, VECREG:v16i8)
                /*SwitchType*/ 12,  MVT::v8i16,// ->32650
/*32638*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*32641*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:v8i16 GPRC:i128:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:v8i16 GPRC:i128:$src, VECREG:v16i8)
                /*SwitchType*/ 12,  MVT::v4i32,// ->32664
/*32652*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*32655*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:v4i32 GPRC:i128:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:v4i32 GPRC:i128:$src, VECREG:v16i8)
                /*SwitchType*/ 12,  MVT::v2i64,// ->32678
/*32666*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*32669*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:v2i64 GPRC:i128:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:v2i64 GPRC:i128:$src, VECREG:v16i8)
                /*SwitchType*/ 12,  MVT::v4f32,// ->32692
/*32680*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*32683*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:v4f32 GPRC:i128:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:v4f32 GPRC:i128:$src, VECREG:v16i8)
                /*SwitchType*/ 12,  MVT::v2f64,// ->32706
/*32694*/         OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*32697*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                  // Src: (bitconvert:v2f64 GPRC:i128:$src) - Complexity = 3
                  // Dst: (COPY_TO_REGCLASS:v2f64 GPRC:i128:$src, VECREG:v16i8)
                0, // EndSwitchType
/*32707*/     0, /*End of Scope*/
/*32708*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 83|128,1/*211*/,  TARGET_VAL(ISD::Constant),// ->32924
/*32713*/   OPC_RecordNode,   // #0 = $val
/*32714*/   OPC_Scope, 14, /*->32730*/ // 7 children in Scope
/*32716*/     OPC_CheckPredicate, 21, // Predicate_immSExt16
/*32718*/     OPC_CheckType, MVT::i16,
/*32720*/     OPC_EmitConvertToTarget, 0,
/*32722*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILHr16), 0,
                  1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1, 
              // Src: (imm:i16)<<P:Predicate_immSExt16>>:$val - Complexity = 4
              // Dst: (ILHr16:i16 (imm:i16):$val)
/*32730*/   /*Scope*/ 14, /*->32745*/
/*32731*/     OPC_CheckPredicate, 12, // Predicate_immSExt8
/*32733*/     OPC_CheckType, MVT::i8,
/*32735*/     OPC_EmitConvertToTarget, 0,
/*32737*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILHr8), 0,
                  1/*#VTs*/, MVT::i8, 1/*#Ops*/, 1, 
              // Src: (imm:i8)<<P:Predicate_immSExt8>>:$val - Complexity = 4
              // Dst: (ILHr8:i8 (imm:i8):$val)
/*32745*/   /*Scope*/ 28, /*->32774*/
/*32746*/     OPC_CheckPredicate, 21, // Predicate_immSExt16
/*32748*/     OPC_SwitchType /*2 cases */, 10,  MVT::i64,// ->32761
/*32751*/       OPC_EmitConvertToTarget, 0,
/*32753*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_immSExt16>>:$val - Complexity = 4
                // Dst: (ILr64:i64 (imm:i64):$val)
              /*SwitchType*/ 10,  MVT::i32,// ->32773
/*32763*/       OPC_EmitConvertToTarget, 0,
/*32765*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_immSExt16>>:$val - Complexity = 4
                // Dst: (ILr32:i32 (imm:i32):$val)
              0, // EndSwitchType
/*32774*/   /*Scope*/ 46, /*->32821*/
/*32775*/     OPC_CheckPredicate, 22, // Predicate_hi16
/*32777*/     OPC_SwitchType /*2 cases */, 13,  MVT::i64,// ->32793
/*32780*/       OPC_EmitConvertToTarget, 0,
/*32782*/       OPC_EmitNodeXForm, 9, 1, // HI16
/*32785*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILHUr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 2, 
                // Src: (imm:i64)<<P:Predicate_hi16>><<X:HI16>>:$val - Complexity = 4
                // Dst: (ILHUr64:i64 (HI16:i64 (imm:i64):$val))
              /*SwitchType*/ 25,  MVT::i32,// ->32820
/*32795*/       OPC_EmitConvertToTarget, 0,
/*32797*/       OPC_EmitNodeXForm, 9, 1, // HI16
/*32800*/       OPC_Scope, 8, /*->32810*/ // 2 children in Scope
/*32802*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ILHUr32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                  // Src: (imm:i32)<<P:Predicate_hi16>><<X:HI16>>:$val - Complexity = 4
                  // Dst: (ILHUr32:i32 (HI16:i32 (imm:i32):$val))
/*32810*/       /*Scope*/ 8, /*->32819*/
/*32811*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                  // Src: (imm:i32)<<P:Predicate_hi16>><<X:HI16>>:$val - Complexity = 4
                  // Dst: (ILHUhi:i32 (HI16:i32 (imm:i32):$val))
/*32819*/       0, /*End of Scope*/
              0, // EndSwitchType
/*32821*/   /*Scope*/ 58, /*->32880*/
/*32822*/     OPC_CheckPredicate, 23, // Predicate_imm18
/*32824*/     OPC_SwitchType /*2 cases */, 10,  MVT::i64,// ->32837
/*32827*/       OPC_EmitConvertToTarget, 0,
/*32829*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILAr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_imm18>>:$val - Complexity = 4
                // Dst: (ILAr64:i64 (imm:i64):$val)
              /*SwitchType*/ 40,  MVT::i32,// ->32879
/*32839*/       OPC_EmitConvertToTarget, 0,
/*32841*/       OPC_Scope, 8, /*->32851*/ // 4 children in Scope
/*32843*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ILAr32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_imm18>>:$val - Complexity = 4
                  // Dst: (ILAr32:i32 (imm:i32):$val)
/*32851*/       /*Scope*/ 8, /*->32860*/
/*32852*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ILAhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_imm18>>:$val - Complexity = 4
                  // Dst: (ILAhi:i32 (imm:i32):$val)
/*32860*/       /*Scope*/ 8, /*->32869*/
/*32861*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ILAlo), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_imm18>>:$val - Complexity = 4
                  // Dst: (ILAlo:i32 (imm:i32):$val)
/*32869*/       /*Scope*/ 8, /*->32878*/
/*32870*/         OPC_MorphNodeTo, TARGET_VAL(SPU::ILAlsa), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_imm18>>:$val - Complexity = 4
                  // Dst: (ILAlsa:i32 (imm:i32):$val)
/*32878*/       0, /*End of Scope*/
              0, // EndSwitchType
/*32880*/   /*Scope*/ 12, /*->32893*/
/*32881*/     OPC_CheckType, MVT::i8,
/*32883*/     OPC_EmitConvertToTarget, 0,
/*32885*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILHr8), 0,
                  1/*#VTs*/, MVT::i8, 1/*#Ops*/, 1, 
              // Src: (imm:i8):$imm - Complexity = 3
              // Dst: (ILHr8:i8 (imm:i8):$imm)
/*32893*/   /*Scope*/ 29, /*->32923*/
/*32894*/     OPC_CheckType, MVT::i32,
/*32896*/     OPC_EmitConvertToTarget, 0,
/*32898*/     OPC_EmitNodeXForm, 9, 1, // HI16
/*32901*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUr32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*32909*/     OPC_EmitConvertToTarget, 0,
/*32911*/     OPC_EmitNodeXForm, 10, 4, // LO16
/*32914*/     OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLr32), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
              // Src: (imm:i32):$imm - Complexity = 3
              // Dst: (IOHLr32:i32 (ILHUr32:i32 (HI16:i32 (imm:i32):$imm)), (LO16:i32 (imm:i32):$imm))
/*32923*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::CTLZ),// ->32950
/*32927*/   OPC_RecordChild0, // #0 = $rA
/*32928*/   OPC_SwitchType /*2 cases */, 8,  MVT::i32,// ->32939
/*32931*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CLZr32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ctlz:i32 R32C:i32:$rA) - Complexity = 3
              // Dst: (CLZr32:i32 R32C:i32:$rA)
            /*SwitchType*/ 8,  MVT::v4i32,// ->32949
/*32941*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (ctlz:v4i32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (CLZv4i32:v4i32 VECREG:v4i32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::SIGN_EXTEND),// ->33074
/*32953*/   OPC_RecordChild0, // #0 = $rSrc
/*32954*/   OPC_Scope, 58, /*->33014*/ // 4 children in Scope
/*32956*/     OPC_CheckChild0Type, MVT::i8,
/*32958*/     OPC_SwitchType /*3 cases */, 8,  MVT::i16,// ->32969
/*32961*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0, 
                // Src: (sext:i16 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (XSBHr8:i16 R8C:i8:$rSrc)
              /*SwitchType*/ 16,  MVT::i32,// ->32987
/*32971*/       OPC_EmitNode, TARGET_VAL(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0,  // Results = #1 
/*32979*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (sext:i32 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rSrc))
              /*SwitchType*/ 24,  MVT::i64,// ->33013
/*32989*/       OPC_EmitNode, TARGET_VAL(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0,  // Results = #1 
/*32997*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*33005*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSWDr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 2, 
                // Src: (sext:i64 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (XSWDr64:i64 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rSrc)))
              0, // EndSwitchType
/*33014*/   /*Scope*/ 32, /*->33047*/
/*33015*/     OPC_CheckChild0Type, MVT::i16,
/*33017*/     OPC_SwitchType /*2 cases */, 8,  MVT::i32,// ->33028
/*33020*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (sext:i32 R16C:i16:$rSrc) - Complexity = 3
                // Dst: (XSHWr16:i32 R16C:i16:$rSrc)
              /*SwitchType*/ 16,  MVT::i64,// ->33046
/*33030*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*33038*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSWDr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (sext:i64 R16C:i16:$rSrc) - Complexity = 3
                // Dst: (XSWDr64:i64 (XSHWr16:i32 R16C:i16:$rSrc))
              0, // EndSwitchType
/*33047*/   /*Scope*/ 12, /*->33060*/
/*33048*/     OPC_CheckChild0Type, MVT::i32,
/*33050*/     OPC_CheckType, MVT::i64,
/*33052*/     OPC_MorphNodeTo, TARGET_VAL(SPU::XSWDr64), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
              // Src: (sext:i64 R32C:i32:$rSrc) - Complexity = 3
              // Dst: (XSWDr64:i64 R32C:i32:$rSrc)
/*33060*/   /*Scope*/ 12, /*->33073*/
/*33061*/     OPC_CheckChild0Type, MVT::v8i16,
/*33063*/     OPC_CheckType, MVT::v4i32,
/*33065*/     OPC_MorphNodeTo, TARGET_VAL(SPU::XSHWv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (sext:v4i32 VECREG:v8i16:$rSrc) - Complexity = 3
              // Dst: (XSHWv4i32:v4i32 VECREG:v8i16:$rSrc)
/*33073*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 113,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->33190
/*33077*/   OPC_RecordChild0, // #0 = $rSrc
/*33078*/   OPC_MoveChild, 1,
/*33080*/   OPC_Scope, 59, /*->33141*/ // 3 children in Scope
/*33082*/     OPC_CheckValueType, MVT::i8,
/*33084*/     OPC_MoveParent,
/*33085*/     OPC_SwitchType /*3 cases */, 8,  MVT::i16,// ->33096
/*33088*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSBHr16), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0, 
                // Src: (sext_inreg:i16 R16C:i16:$rSrc, i8:Other) - Complexity = 3
                // Dst: (XSBHr16:i16 R16C:i16:$rSrc)
              /*SwitchType*/ 16,  MVT::i32,// ->33114
/*33098*/       OPC_EmitNode, TARGET_VAL(SPU::XSBHr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*33106*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSHWr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (sext_inreg:i32 R32C:i32:$rSrc, i8:Other) - Complexity = 3
                // Dst: (XSHWr32:i32 (XSBHr32:i32 R32C:i32:$rSrc))
              /*SwitchType*/ 24,  MVT::i64,// ->33140
/*33116*/       OPC_EmitNode, TARGET_VAL(SPU::XSBHr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0,  // Results = #1 
/*33124*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1,  // Results = #2 
/*33132*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSWDr64_inreg), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 2, 
                // Src: (sext_inreg:i64 R64C:i64:$rSrc, i8:Other) - Complexity = 3
                // Dst: (XSWDr64_inreg:i64 (XSHWr64:i64 (XSBHr64:i64 R64C:i64:$rSrc)))
              0, // EndSwitchType
/*33141*/   /*Scope*/ 33, /*->33175*/
/*33142*/     OPC_CheckValueType, MVT::i16,
/*33144*/     OPC_MoveParent,
/*33145*/     OPC_SwitchType /*2 cases */, 8,  MVT::i32,// ->33156
/*33148*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSHWr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (sext_inreg:i32 R32C:i32:$rSrc, i16:Other) - Complexity = 3
                // Dst: (XSHWr32:i32 R32C:i32:$rSrc)
              /*SwitchType*/ 16,  MVT::i64,// ->33174
/*33158*/       OPC_EmitNode, TARGET_VAL(SPU::XSHWr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0,  // Results = #1 
/*33166*/       OPC_MorphNodeTo, TARGET_VAL(SPU::XSWDr64_inreg), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (sext_inreg:i64 R64C:i64:$rSrc, i16:Other) - Complexity = 3
                // Dst: (XSWDr64_inreg:i64 (XSHWr64:i64 R64C:i64:$rSrc))
              0, // EndSwitchType
/*33175*/   /*Scope*/ 13, /*->33189*/
/*33176*/     OPC_CheckValueType, MVT::i32,
/*33178*/     OPC_MoveParent,
/*33179*/     OPC_CheckType, MVT::i64,
/*33181*/     OPC_MorphNodeTo, TARGET_VAL(SPU::XSWDr64_inreg), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
              // Src: (sext_inreg:i64 R64C:i64:$rSrc, i32:Other) - Complexity = 3
              // Dst: (XSWDr64_inreg:i64 R64C:i64:$rSrc)
/*33189*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_VAL(SPUISD::VEC2PREFSLOT),// ->33292
/*33193*/   OPC_RecordChild0, // #0 = $rA
/*33194*/   OPC_SwitchType /*6 cases */, 14,  MVT::i8,// ->33211
/*33197*/     OPC_CheckChild0Type, MVT::v16i8,
/*33199*/     OPC_EmitInteger, MVT::i32, SPU::R8CRegClassID,
/*33202*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec2prefslot:i8 VECREG:v16i8:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:i8 VECREG:v16i8:$rA, R8C:i8)
            /*SwitchType*/ 14,  MVT::i16,// ->33227
/*33213*/     OPC_CheckChild0Type, MVT::v8i16,
/*33215*/     OPC_EmitInteger, MVT::i32, SPU::R16CRegClassID,
/*33218*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec2prefslot:i16 VECREG:v8i16:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:i16 VECREG:v8i16:$rA, R16C:i16)
            /*SwitchType*/ 14,  MVT::i32,// ->33243
/*33229*/     OPC_CheckChild0Type, MVT::v4i32,
/*33231*/     OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*33234*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec2prefslot:i32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:i32 VECREG:v4i32:$rA, R32C:i32)
            /*SwitchType*/ 14,  MVT::i64,// ->33259
/*33245*/     OPC_CheckChild0Type, MVT::v2i64,
/*33247*/     OPC_EmitInteger, MVT::i32, SPU::R64CRegClassID,
/*33250*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec2prefslot:i64 VECREG:v2i64:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:i64 VECREG:v2i64:$rA, R64C:i64)
            /*SwitchType*/ 14,  MVT::f32,// ->33275
/*33261*/     OPC_CheckChild0Type, MVT::v4f32,
/*33263*/     OPC_EmitInteger, MVT::i32, SPU::R32FPRegClassID,
/*33266*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec2prefslot:f32 VECREG:v4f32:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:f32 VECREG:v4f32:$rA, R32FP:f32)
            /*SwitchType*/ 14,  MVT::f64,// ->33291
/*33277*/     OPC_CheckChild0Type, MVT::v2f64,
/*33279*/     OPC_EmitInteger, MVT::i32, SPU::R64FPRegClassID,
/*33282*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec2prefslot:f64 VECREG:v2f64:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:f64 VECREG:v2f64:$rA, R64FP:f64)
            0, // EndSwitchType
          /*SwitchOpcode*/ 101,  TARGET_VAL(SPUISD::SELB),// ->33396
/*33295*/   OPC_RecordChild0, // #0 = $rA
/*33296*/   OPC_RecordChild1, // #1 = $rB
/*33297*/   OPC_RecordChild2, // #2 = $rC
/*33298*/   OPC_SwitchType /*8 cases */, 10,  MVT::i8,// ->33311
/*33301*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr8), 0,
                  1/*#VTs*/, MVT::i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC) - Complexity = 3
              // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
            /*SwitchType*/ 10,  MVT::i16,// ->33323
/*33313*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr16), 0,
                  1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC) - Complexity = 3
              // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
            /*SwitchType*/ 10,  MVT::i32,// ->33335
/*33325*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC) - Complexity = 3
              // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
            /*SwitchType*/ 10,  MVT::i64,// ->33347
/*33337*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBr64), 0,
                  1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC) - Complexity = 3
              // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
            /*SwitchType*/ 10,  MVT::v16i8,// ->33359
/*33349*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC) - Complexity = 3
              // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
            /*SwitchType*/ 10,  MVT::v8i16,// ->33371
/*33361*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC) - Complexity = 3
              // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
            /*SwitchType*/ 10,  MVT::v4i32,// ->33383
/*33373*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC) - Complexity = 3
              // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
            /*SwitchType*/ 10,  MVT::v2i64,// ->33395
/*33385*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC) - Complexity = 3
              // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
            0, // EndSwitchType
          /*SwitchOpcode*/ 16,  TARGET_VAL(ISD::BR),// ->33415
/*33399*/   OPC_RecordNode,   // #0 = 'br' chained node
/*33400*/   OPC_RecordChild1, // #1 = $dest
/*33401*/   OPC_MoveChild, 1,
/*33403*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*33406*/   OPC_MoveParent,
/*33407*/   OPC_EmitMergeInputChains1_0,
/*33408*/   OPC_MorphNodeTo, TARGET_VAL(SPU::BR), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (br (bb:Other):$dest) - Complexity = 3
            // Dst: (BR (bb:Other):$dest)
          /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::BRIND),// ->33430
/*33418*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*33419*/   OPC_RecordChild1, // #1 = $func
/*33420*/   OPC_CheckChild1Type, MVT::i32,
/*33422*/   OPC_EmitMergeInputChains1_0,
/*33423*/   OPC_MorphNodeTo, TARGET_VAL(SPU::BI), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (brind R32C:i32:$func) - Complexity = 3
            // Dst: (BI R32C:i32:$func)
          /*SwitchOpcode*/ 9,  TARGET_VAL(SPUISD::RET_FLAG),// ->33442
/*33433*/   OPC_RecordNode,   // #0 = 'retflag' chained node
/*33434*/   OPC_CaptureGlueInput,
/*33435*/   OPC_EmitMergeInputChains1_0,
/*33436*/   OPC_MorphNodeTo, TARGET_VAL(SPU::RET), 0|OPFL_Chain|OPFL_GlueInput,
                0/*#VTs*/, 0/*#Ops*/, 
            // Src: (retflag) - Complexity = 3
            // Dst: (RET)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::FP_TO_UINT),// ->33472
/*33445*/   OPC_RecordChild0, // #0 = $rA
/*33446*/   OPC_SwitchType /*2 cases */, 10,  MVT::i32,// ->33459
/*33449*/     OPC_CheckChild0Type, MVT::f32,
/*33451*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CFUif32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_uint:i32 R32FP:f32:$rA) - Complexity = 3
              // Dst: (CFUif32:i32 R32FP:f32:$rA)
            /*SwitchType*/ 10,  MVT::v4i32,// ->33471
/*33461*/     OPC_CheckChild0Type, MVT::v4f32,
/*33463*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CFUiv4f32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_uint:v4i32 VECREG:v4f32:$rA) - Complexity = 3
              // Dst: (CFUiv4f32:v4i32 VECREG:v4f32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::FP_TO_SINT),// ->33502
/*33475*/   OPC_RecordChild0, // #0 = $rA
/*33476*/   OPC_SwitchType /*2 cases */, 10,  MVT::i32,// ->33489
/*33479*/     OPC_CheckChild0Type, MVT::f32,
/*33481*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CFSif32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_sint:i32 R32FP:f32:$rA) - Complexity = 3
              // Dst: (CFSif32:i32 R32FP:f32:$rA)
            /*SwitchType*/ 10,  MVT::v4i32,// ->33501
/*33491*/     OPC_CheckChild0Type, MVT::v4f32,
/*33493*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CFSiv4f32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_sint:v4i32 VECREG:v4f32:$rA) - Complexity = 3
              // Dst: (CFSiv4f32:v4i32 VECREG:v4f32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23|128,1/*151*/,  TARGET_VAL(ISD::ANY_EXTEND),// ->33657
/*33506*/   OPC_RecordChild0, // #0 = $rSrc
/*33507*/   OPC_Scope, 58, /*->33567*/ // 4 children in Scope
/*33509*/     OPC_CheckChild0Type, MVT::i8,
/*33511*/     OPC_SwitchType /*3 cases */, 12,  MVT::i16,// ->33526
/*33514*/       OPC_EmitInteger, MVT::i16, 0, 
/*33517*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ORHIi8i16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (anyext:i16 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (ORHIi8i16:i16 R8C:i8:$rSrc, 0:i16)
              /*SwitchType*/ 12,  MVT::i32,// ->33540
/*33528*/       OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*33531*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (anyext:i32 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 R8C:i8:$rSrc, R32C:i32)
              /*SwitchType*/ 24,  MVT::i128,// ->33566
/*33542*/       OPC_EmitInteger, MVT::i32, 15, 
/*33545*/       OPC_EmitNode, TARGET_VAL(SPU::ANDIi8i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*33554*/       OPC_EmitInteger, MVT::i32, 12, 
/*33557*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYIr128_zext_r32), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                // Src: (anyext:i128 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (ROTQMBYIr128_zext_r32:i128 (ANDIi8i32:i32 R8C:i8:$rSrc, 15:i32), 12:i32)
              0, // EndSwitchType
/*33567*/   /*Scope*/ 54, /*->33622*/
/*33568*/     OPC_CheckChild0Type, MVT::i16,
/*33570*/     OPC_SwitchType /*2 cases */, 12,  MVT::i32,// ->33585
/*33573*/       OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*33576*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (anyext:i32 R16C:i16:$rSrc) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 R16C:i16:$rSrc, R32C:i32)
              /*SwitchType*/ 34,  MVT::i128,// ->33621
/*33587*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*33592*/       OPC_EmitNode, TARGET_VAL(SPU::ILAr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*33600*/       OPC_EmitNode, TARGET_VAL(SPU::ANDi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*33609*/       OPC_EmitInteger, MVT::i32, 12, 
/*33612*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYIr128_zext_r32), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 3, 4, 
                // Src: (anyext:i128 R16C:i16:$rSrc) - Complexity = 3
                // Dst: (ROTQMBYIr128_zext_r32:i128 (ANDi16i32:i32 R16C:i16:$rSrc, (ILAr32:i32 65535:i32)), 12:i32)
              0, // EndSwitchType
/*33622*/   /*Scope*/ 16, /*->33639*/
/*33623*/     OPC_CheckChild0Type, MVT::i32,
/*33625*/     OPC_CheckType, MVT::i128,
/*33627*/     OPC_EmitInteger, MVT::i32, 12, 
/*33630*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYIr128_zext_r32), 0,
                  1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
              // Src: (anyext:i128 R32C:i32:$rSrc) - Complexity = 3
              // Dst: (ROTQMBYIr128_zext_r32:i128 R32C:i32:$rSrc, 12:i32)
/*33639*/   /*Scope*/ 16, /*->33656*/
/*33640*/     OPC_CheckChild0Type, MVT::i64,
/*33642*/     OPC_CheckType, MVT::i128,
/*33644*/     OPC_EmitInteger, MVT::i32, 8, 
/*33647*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYIr128_zext_r64), 0,
                  1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
              // Src: (anyext:i128 R64C:i64:$rSrc) - Complexity = 3
              // Dst: (ROTQMBYIr128_zext_r64:i128 R64C:i64:$rSrc, 8:i32)
/*33656*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 27,  TARGET_VAL(SPUISD::SRL_BYTES),// ->33687
/*33660*/   OPC_RecordChild0, // #0 = $rA
/*33661*/   OPC_RecordChild1, // #1 = $rB
/*33662*/   OPC_CheckChild1Type, MVT::i32,
/*33664*/   OPC_CheckType, MVT::i128,
/*33666*/   OPC_EmitInteger, MVT::i32, 0, 
/*33669*/   OPC_EmitNode, TARGET_VAL(SPU::SFIr32), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*33678*/   OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQMBYr128), 0,
                1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 3, 
            // Src: (SPUsrl_bytes:i128 GPRC:i128:$rA, R32C:i32:$rB) - Complexity = 3
            // Dst: (ROTQMBYr128:i128 GPRC:i128:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
          /*SwitchOpcode*/ 97|128,4/*609*/,  TARGET_VAL(ISD::TRUNCATE),// ->34300
/*33691*/   OPC_RecordChild0, // #0 = $src
/*33692*/   OPC_Scope, 23|128,1/*151*/, /*->33846*/ // 4 children in Scope
/*33695*/     OPC_CheckChild0Type, MVT::i128,
/*33697*/     OPC_SwitchType /*3 cases */, 47,  MVT::i8,// ->33747
/*33700*/       OPC_EmitInteger, MVT::i32, 15|128,30/*3855*/, 
/*33704*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*33712*/       OPC_EmitInteger, MVT::i32, 15|128,30/*3855*/, 
/*33716*/       OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*33725*/       OPC_EmitNode, TARGET_VAL(SPU::SHUFBgprc), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 0, 4,  // Results = #5 
/*33735*/       OPC_EmitInteger, MVT::i32, SPU::R8CRegClassID,
/*33738*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 5, 6, 
                // Src: (trunc:i8 GPRC:i128:$src) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i8 (SHUFBgprc:v16i8 GPRC:i128:$src, GPRC:i128:$src, (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 3855:i32), 3855:i32)), R8C:i8)
              /*SwitchType*/ 47,  MVT::i16,// ->33796
/*33749*/       OPC_EmitInteger, MVT::i32, 15|128,28/*3599*/, 
/*33753*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*33761*/       OPC_EmitInteger, MVT::i32, 15|128,28/*3599*/, 
/*33765*/       OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*33774*/       OPC_EmitNode, TARGET_VAL(SPU::SHUFBgprc), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 0, 4,  // Results = #5 
/*33784*/       OPC_EmitInteger, MVT::i32, SPU::R16CRegClassID,
/*33787*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 6, 
                // Src: (trunc:i16 GPRC:i128:$src) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i16 (SHUFBgprc:v16i8 GPRC:i128:$src, GPRC:i128:$src, (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 3599:i32), 3599:i32)), R16C:i16)
              /*SwitchType*/ 47,  MVT::i32,// ->33845
/*33798*/       OPC_EmitInteger, MVT::i32, 13|128,24/*3085*/, 
/*33802*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*33810*/       OPC_EmitInteger, MVT::i32, 15|128,28/*3599*/, 
/*33814*/       OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*33823*/       OPC_EmitNode, TARGET_VAL(SPU::SHUFBgprc), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 0, 4,  // Results = #5 
/*33833*/       OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*33836*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 6, 
                // Src: (trunc:i32 GPRC:i128:$src) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (SHUFBgprc:v16i8 GPRC:i128:$src, GPRC:i128:$src, (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 3085:i32), 3599:i32)), R32C:i32)
              0, // EndSwitchType
/*33846*/   /*Scope*/ 95|128,1/*223*/, /*->34071*/
/*33848*/     OPC_CheckChild0Type, MVT::i64,
/*33850*/     OPC_SwitchType /*3 cases */, 71,  MVT::i8,// ->33924
/*33853*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*33856*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*33865*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*33868*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*33877*/       OPC_EmitInteger, MVT::i32, 7|128,14/*1799*/, 
/*33881*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*33889*/       OPC_EmitInteger, MVT::i32, 7|128,14/*1799*/, 
/*33893*/       OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 7,  // Results = #8 
/*33902*/       OPC_EmitNode, TARGET_VAL(SPU::SHUFBv2i64_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 4, 8,  // Results = #9 
/*33912*/       OPC_EmitInteger, MVT::i32, SPU::R8CRegClassID,
/*33915*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 9, 10, 
                // Src: (trunc:i8 R64C:i64:$src) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i8 (SHUFBv2i64_m32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$src, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$src, VECREG:v16i8), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 1799:i32), 1799:i32)), R8C:i8)
              /*SwitchType*/ 71,  MVT::i16,// ->33997
/*33926*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*33929*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*33938*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*33941*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*33950*/       OPC_EmitInteger, MVT::i32, 7|128,12/*1543*/, 
/*33954*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*33962*/       OPC_EmitInteger, MVT::i32, 7|128,12/*1543*/, 
/*33966*/       OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 7,  // Results = #8 
/*33975*/       OPC_EmitNode, TARGET_VAL(SPU::SHUFBv2i64_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 4, 8,  // Results = #9 
/*33985*/       OPC_EmitInteger, MVT::i32, SPU::R16CRegClassID,
/*33988*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 9, 10, 
                // Src: (trunc:i16 R64C:i64:$src) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i16 (SHUFBv2i64_m32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$src, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$src, VECREG:v16i8), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 1543:i32), 1543:i32)), R16C:i16)
              /*SwitchType*/ 71,  MVT::i32,// ->34070
/*33999*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34002*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*34011*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34014*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*34023*/       OPC_EmitInteger, MVT::i32, 5|128,8/*1029*/, 
/*34027*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*34035*/       OPC_EmitInteger, MVT::i32, 7|128,12/*1543*/, 
/*34039*/       OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 7,  // Results = #8 
/*34048*/       OPC_EmitNode, TARGET_VAL(SPU::SHUFBv2i64_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 4, 8,  // Results = #9 
/*34058*/       OPC_EmitInteger, MVT::i32, SPU::R32CRegClassID,
/*34061*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 9, 10, 
                // Src: (trunc:i32 R64C:i64:$src) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (SHUFBv2i64_m32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$src, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$src, VECREG:v16i8), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 1029:i32), 1543:i32)), R32C:i32)
              0, // EndSwitchType
/*34071*/   /*Scope*/ 22|128,1/*150*/, /*->34223*/
/*34073*/     OPC_CheckChild0Type, MVT::i32,
/*34075*/     OPC_SwitchType /*2 cases */, 71,  MVT::i8,// ->34149
/*34078*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34081*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*34090*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34093*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*34102*/       OPC_EmitInteger, MVT::i32, 3|128,6/*771*/, 
/*34106*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*34114*/       OPC_EmitInteger, MVT::i32, 3|128,6/*771*/, 
/*34118*/       OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 7,  // Results = #8 
/*34127*/       OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 4, 8,  // Results = #9 
/*34137*/       OPC_EmitInteger, MVT::i32, SPU::R8CRegClassID,
/*34140*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 9, 10, 
                // Src: (trunc:i8 R32C:i32:$src) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i8 (SHUFBv4i32_m32:v16i8 (COPY_TO_REGCLASS:v16i8 R32C:i32:$src, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R32C:i32:$src, VECREG:v16i8), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 771:i32), 771:i32)), R8C:i8)
              /*SwitchType*/ 71,  MVT::i16,// ->34222
/*34151*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34154*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*34163*/       OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34166*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*34175*/       OPC_EmitInteger, MVT::i32, 3|128,4/*515*/, 
/*34179*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*34187*/       OPC_EmitInteger, MVT::i32, 3|128,4/*515*/, 
/*34191*/       OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 7,  // Results = #8 
/*34200*/       OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 4, 8,  // Results = #9 
/*34210*/       OPC_EmitInteger, MVT::i32, SPU::R16CRegClassID,
/*34213*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 9, 10, 
                // Src: (trunc:i16 R32C:i32:$src) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i16 (SHUFBv4i32_m32:v16i8 (COPY_TO_REGCLASS:v16i8 R32C:i32:$src, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R32C:i32:$src, VECREG:v16i8), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 515:i32), 515:i32)), R16C:i16)
              0, // EndSwitchType
/*34223*/   /*Scope*/ 75, /*->34299*/
/*34224*/     OPC_CheckChild0Type, MVT::i16,
/*34226*/     OPC_CheckType, MVT::i8,
/*34228*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34231*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*34240*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34243*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*34252*/     OPC_EmitInteger, MVT::i32, 3|128,6/*771*/, 
/*34256*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*34264*/     OPC_EmitInteger, MVT::i32, 3|128,6/*771*/, 
/*34268*/     OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 7,  // Results = #8 
/*34277*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32_m32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 4, 8,  // Results = #9 
/*34287*/     OPC_EmitInteger, MVT::i32, SPU::R8CRegClassID,
/*34290*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::i8, 2/*#Ops*/, 9, 10, 
              // Src: (trunc:i8 R16C:i16:$src) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:i8 (SHUFBv4i32_m32:v16i8 (COPY_TO_REGCLASS:v16i8 R16C:i16:$src, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R16C:i16:$src, VECREG:v16i8), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 771:i32), 771:i32)), R8C:i8)
/*34299*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43|128,1/*171*/,  TARGET_VAL(SPUISD::ADD64_MARKER),// ->34475
/*34304*/   OPC_RecordChild0, // #0 = $rA
/*34305*/   OPC_RecordChild1, // #1 = $rB
/*34306*/   OPC_RecordChild2, // #2 = $rCGmask
/*34307*/   OPC_CheckChild2Type, MVT::v4i32,
/*34309*/   OPC_SwitchType /*2 cases */, 122,  MVT::i64,// ->34434
/*34312*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34315*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*34324*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34327*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 5,  // Results = #6 
/*34336*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34339*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*34348*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34351*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*34360*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*34369*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34372*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 12,  // Results = #13 
/*34381*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34384*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 14,  // Results = #15 
/*34393*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13, 15,  // Results = #16 
/*34402*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 16, 2,  // Results = #17 
/*34412*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 6, 17,  // Results = #18 
/*34422*/     OPC_EmitInteger, MVT::i32, SPU::R64CRegClassID,
/*34425*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::i64, 2/*#Ops*/, 18, 19, 
              // Src: (SPUadd64:i64 R64C:i64:$rA, R64C:i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:i64 (ADDXv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (CGv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), VECREG:v4i32:$rCGmask)), R64C:i64)
            /*SwitchType*/ 38,  MVT::v2i64,// ->34474
/*34436*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*34445*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*34454*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 4, 2,  // Results = #5 
/*34464*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 5, 
              // Src: (SPUadd64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (ADDXv4i32:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, (SHUFBv4i32:v16i8 (CGv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (CGv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), VECREG:v4i32:$rCGmask))
            0, // EndSwitchType
          /*SwitchOpcode*/ 43|128,1/*171*/,  TARGET_VAL(SPUISD::SUB64_MARKER),// ->34650
/*34479*/   OPC_RecordChild0, // #0 = $rA
/*34480*/   OPC_RecordChild1, // #1 = $rB
/*34481*/   OPC_RecordChild2, // #2 = $rCGmask
/*34482*/   OPC_CheckChild2Type, MVT::v4i32,
/*34484*/   OPC_SwitchType /*2 cases */, 122,  MVT::i64,// ->34609
/*34487*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34490*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*34499*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34502*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 5,  // Results = #6 
/*34511*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34514*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 7,  // Results = #8 
/*34523*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34526*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 9,  // Results = #10 
/*34535*/     OPC_EmitNode, TARGET_VAL(SPU::BGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 10,  // Results = #11 
/*34544*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34547*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 12,  // Results = #13 
/*34556*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34559*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 14,  // Results = #15 
/*34568*/     OPC_EmitNode, TARGET_VAL(SPU::BGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13, 15,  // Results = #16 
/*34577*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 16, 2,  // Results = #17 
/*34587*/     OPC_EmitNode, TARGET_VAL(SPU::SFXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 6, 17,  // Results = #18 
/*34597*/     OPC_EmitInteger, MVT::i32, SPU::R64CRegClassID,
/*34600*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::i64, 2/*#Ops*/, 18, 19, 
              // Src: (SPUsub64:i64 R64C:i64:$rA, R64C:i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:i64 (SFXv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (SHUFBv4i32:v16i8 (BGv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), (BGv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8)), VECREG:v4i32:$rCGmask)), R64C:i64)
            /*SwitchType*/ 38,  MVT::v2i64,// ->34649
/*34611*/     OPC_EmitNode, TARGET_VAL(SPU::BGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*34620*/     OPC_EmitNode, TARGET_VAL(SPU::BGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*34629*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 4, 2,  // Results = #5 
/*34639*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SFXv4i32), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 5, 
              // Src: (SPUsub64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (SFXv4i32:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, (SHUFBv4i32:v16i8 (BGv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (BGv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), VECREG:v4i32:$rCGmask))
            0, // EndSwitchType
          /*SwitchOpcode*/ 27|128,22|128,1/*19227*/,  TARGET_VAL(SPUISD::MUL64_MARKER),// ->53882
/*34655*/   OPC_RecordChild0, // #0 = $rA
/*34656*/   OPC_RecordChild1, // #1 = $rB
/*34657*/   OPC_RecordChild2, // #2 = $rCGmask
/*34658*/   OPC_CheckChild2Type, MVT::v4i32,
/*34660*/   OPC_SwitchType /*2 cases */, 38|128,84/*10790*/,  MVT::i64,// ->45454
/*34664*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34667*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*34676*/     OPC_EmitInteger, MVT::i32, 0, 
/*34679*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*34687*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34692*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7,  // Results = #8 
/*34700*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 6, 8,  // Results = #9 
/*34710*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34713*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 10,  // Results = #11 
/*34722*/     OPC_EmitInteger, MVT::i32, 0, 
/*34725*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12,  // Results = #13 
/*34733*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34738*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14,  // Results = #15 
/*34746*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 13, 15,  // Results = #16 
/*34756*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 16,  // Results = #17 
/*34765*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34768*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 18,  // Results = #19 
/*34777*/     OPC_EmitInteger, MVT::i32, 0, 
/*34780*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 20,  // Results = #21 
/*34788*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34793*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22,  // Results = #23 
/*34801*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 19, 21, 23,  // Results = #24 
/*34811*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34814*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 25,  // Results = #26 
/*34823*/     OPC_EmitInteger, MVT::i32, 2, 
/*34826*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 26, 27,  // Results = #28 
/*34835*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 24, 28,  // Results = #29 
/*34844*/     OPC_EmitInteger, MVT::i32, 2, 
/*34847*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29, 30,  // Results = #31 
/*34856*/     OPC_EmitInteger, MVT::i32, 0, 
/*34859*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32,  // Results = #33 
/*34867*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*34872*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34,  // Results = #35 
/*34880*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 31, 33, 35,  // Results = #36 
/*34890*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34893*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 37,  // Results = #38 
/*34902*/     OPC_EmitInteger, MVT::i32, 0, 
/*34905*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 39,  // Results = #40 
/*34913*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34918*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41,  // Results = #42 
/*34926*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 38, 40, 42,  // Results = #43 
/*34936*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34939*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 44,  // Results = #45 
/*34948*/     OPC_EmitInteger, MVT::i32, 0, 
/*34951*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46,  // Results = #47 
/*34959*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34964*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48,  // Results = #49 
/*34972*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 45, 47, 49,  // Results = #50 
/*34982*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43, 50,  // Results = #51 
/*34991*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*34994*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 52,  // Results = #53 
/*35003*/     OPC_EmitInteger, MVT::i32, 0, 
/*35006*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54,  // Results = #55 
/*35014*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35019*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56,  // Results = #57 
/*35027*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 53, 55, 57,  // Results = #58 
/*35037*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35040*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 59,  // Results = #60 
/*35049*/     OPC_EmitInteger, MVT::i32, 2, 
/*35052*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60, 61,  // Results = #62 
/*35061*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 58, 62,  // Results = #63 
/*35070*/     OPC_EmitInteger, MVT::i32, 2, 
/*35073*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63, 64,  // Results = #65 
/*35082*/     OPC_EmitInteger, MVT::i32, 0, 
/*35085*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66,  // Results = #67 
/*35093*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35098*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68,  // Results = #69 
/*35106*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 65, 67, 69,  // Results = #70 
/*35116*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 51, 70,  // Results = #71 
/*35125*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35128*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 72,  // Results = #73 
/*35137*/     OPC_EmitInteger, MVT::i32, 0, 
/*35140*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 74,  // Results = #75 
/*35148*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35153*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76,  // Results = #77 
/*35161*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 73, 75, 77,  // Results = #78 
/*35171*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35174*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 79,  // Results = #80 
/*35183*/     OPC_EmitInteger, MVT::i32, 0, 
/*35186*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81,  // Results = #82 
/*35194*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35199*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83,  // Results = #84 
/*35207*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 80, 82, 84,  // Results = #85 
/*35217*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 78, 85,  // Results = #86 
/*35226*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35229*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 87,  // Results = #88 
/*35238*/     OPC_EmitInteger, MVT::i32, 0, 
/*35241*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89,  // Results = #90 
/*35249*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35254*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91,  // Results = #92 
/*35262*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88, 90, 92,  // Results = #93 
/*35272*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35275*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 94,  // Results = #95 
/*35284*/     OPC_EmitInteger, MVT::i32, 2, 
/*35287*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 95, 96,  // Results = #97 
/*35296*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 93, 97,  // Results = #98 
/*35305*/     OPC_EmitInteger, MVT::i32, 2, 
/*35308*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 98, 99,  // Results = #100 
/*35317*/     OPC_EmitInteger, MVT::i32, 0, 
/*35320*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 101,  // Results = #102 
/*35328*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35333*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103,  // Results = #104 
/*35341*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 100, 102, 104,  // Results = #105 
/*35351*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86, 105,  // Results = #106 
/*35360*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 71, 106, 2,  // Results = #107 
/*35370*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 17, 36, 107,  // Results = #108 
/*35380*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35383*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 109,  // Results = #110 
/*35392*/     OPC_EmitInteger, MVT::i32, 0, 
/*35395*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111,  // Results = #112 
/*35403*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35408*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113,  // Results = #114 
/*35416*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 110, 112, 114,  // Results = #115 
/*35426*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35429*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 116,  // Results = #117 
/*35438*/     OPC_EmitInteger, MVT::i32, 2, 
/*35441*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 117, 118,  // Results = #119 
/*35450*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 115, 119,  // Results = #120 
/*35459*/     OPC_EmitInteger, MVT::i32, 2, 
/*35462*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 120, 121,  // Results = #122 
/*35471*/     OPC_EmitInteger, MVT::i32, 0, 
/*35474*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123,  // Results = #124 
/*35482*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35487*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125,  // Results = #126 
/*35495*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122, 124, 126,  // Results = #127 
/*35505*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35508*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 0|128,1/*128*/,  // Results = #129 
/*35518*/     OPC_EmitInteger, MVT::i32, 0, 
/*35521*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,1/*130*/,  // Results = #131 
/*35530*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35535*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4|128,1/*132*/,  // Results = #133 
/*35544*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1|128,1/*129*/, 3|128,1/*131*/, 5|128,1/*133*/,  // Results = #134 
/*35557*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35560*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 7|128,1/*135*/,  // Results = #136 
/*35570*/     OPC_EmitInteger, MVT::i32, 0, 
/*35573*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,1/*137*/,  // Results = #138 
/*35582*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35587*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,1/*139*/,  // Results = #140 
/*35596*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8|128,1/*136*/, 10|128,1/*138*/, 12|128,1/*140*/,  // Results = #141 
/*35609*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6|128,1/*134*/, 13|128,1/*141*/,  // Results = #142 
/*35620*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35623*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 15|128,1/*143*/,  // Results = #144 
/*35633*/     OPC_EmitInteger, MVT::i32, 0, 
/*35636*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17|128,1/*145*/,  // Results = #146 
/*35645*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35650*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,1/*147*/,  // Results = #148 
/*35659*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16|128,1/*144*/, 18|128,1/*146*/, 20|128,1/*148*/,  // Results = #149 
/*35672*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35675*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 22|128,1/*150*/,  // Results = #151 
/*35685*/     OPC_EmitInteger, MVT::i32, 2, 
/*35688*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 23|128,1/*151*/, 24|128,1/*152*/,  // Results = #153 
/*35699*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21|128,1/*149*/, 25|128,1/*153*/,  // Results = #154 
/*35710*/     OPC_EmitInteger, MVT::i32, 2, 
/*35713*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 26|128,1/*154*/, 27|128,1/*155*/,  // Results = #156 
/*35724*/     OPC_EmitInteger, MVT::i32, 0, 
/*35727*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 29|128,1/*157*/,  // Results = #158 
/*35736*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35741*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 31|128,1/*159*/,  // Results = #160 
/*35750*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 28|128,1/*156*/, 30|128,1/*158*/, 32|128,1/*160*/,  // Results = #161 
/*35763*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35766*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 34|128,1/*162*/,  // Results = #163 
/*35776*/     OPC_EmitInteger, MVT::i32, 0, 
/*35779*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,1/*164*/,  // Results = #165 
/*35788*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35793*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,1/*166*/,  // Results = #167 
/*35802*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 35|128,1/*163*/, 37|128,1/*165*/, 39|128,1/*167*/,  // Results = #168 
/*35815*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35818*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 41|128,1/*169*/,  // Results = #170 
/*35828*/     OPC_EmitInteger, MVT::i32, 0, 
/*35831*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,1/*171*/,  // Results = #172 
/*35840*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35845*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,1/*173*/,  // Results = #174 
/*35854*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 42|128,1/*170*/, 44|128,1/*172*/, 46|128,1/*174*/,  // Results = #175 
/*35867*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 40|128,1/*168*/, 47|128,1/*175*/,  // Results = #176 
/*35878*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35881*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 49|128,1/*177*/,  // Results = #178 
/*35891*/     OPC_EmitInteger, MVT::i32, 0, 
/*35894*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 51|128,1/*179*/,  // Results = #180 
/*35903*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35908*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 53|128,1/*181*/,  // Results = #182 
/*35917*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 50|128,1/*178*/, 52|128,1/*180*/, 54|128,1/*182*/,  // Results = #183 
/*35930*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*35933*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 56|128,1/*184*/,  // Results = #185 
/*35943*/     OPC_EmitInteger, MVT::i32, 2, 
/*35946*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 57|128,1/*185*/, 58|128,1/*186*/,  // Results = #187 
/*35957*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 55|128,1/*183*/, 59|128,1/*187*/,  // Results = #188 
/*35968*/     OPC_EmitInteger, MVT::i32, 2, 
/*35971*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60|128,1/*188*/, 61|128,1/*189*/,  // Results = #190 
/*35982*/     OPC_EmitInteger, MVT::i32, 0, 
/*35985*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63|128,1/*191*/,  // Results = #192 
/*35994*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35999*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 65|128,1/*193*/,  // Results = #194 
/*36008*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 62|128,1/*190*/, 64|128,1/*192*/, 66|128,1/*194*/,  // Results = #195 
/*36021*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 48|128,1/*176*/, 67|128,1/*195*/,  // Results = #196 
/*36032*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36035*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 69|128,1/*197*/,  // Results = #198 
/*36045*/     OPC_EmitInteger, MVT::i32, 0, 
/*36048*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71|128,1/*199*/,  // Results = #200 
/*36057*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36062*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,1/*201*/,  // Results = #202 
/*36071*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 70|128,1/*198*/, 72|128,1/*200*/, 74|128,1/*202*/,  // Results = #203 
/*36084*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36087*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 76|128,1/*204*/,  // Results = #205 
/*36097*/     OPC_EmitInteger, MVT::i32, 0, 
/*36100*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,1/*206*/,  // Results = #207 
/*36109*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36114*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 80|128,1/*208*/,  // Results = #209 
/*36123*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 77|128,1/*205*/, 79|128,1/*207*/, 81|128,1/*209*/,  // Results = #210 
/*36136*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 75|128,1/*203*/, 82|128,1/*210*/,  // Results = #211 
/*36147*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36150*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 84|128,1/*212*/,  // Results = #213 
/*36160*/     OPC_EmitInteger, MVT::i32, 0, 
/*36163*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 86|128,1/*214*/,  // Results = #215 
/*36172*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36177*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 88|128,1/*216*/,  // Results = #217 
/*36186*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 85|128,1/*213*/, 87|128,1/*215*/, 89|128,1/*217*/,  // Results = #218 
/*36199*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36202*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 91|128,1/*219*/,  // Results = #220 
/*36212*/     OPC_EmitInteger, MVT::i32, 2, 
/*36215*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 92|128,1/*220*/, 93|128,1/*221*/,  // Results = #222 
/*36226*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 90|128,1/*218*/, 94|128,1/*222*/,  // Results = #223 
/*36237*/     OPC_EmitInteger, MVT::i32, 2, 
/*36240*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 95|128,1/*223*/, 96|128,1/*224*/,  // Results = #225 
/*36251*/     OPC_EmitInteger, MVT::i32, 0, 
/*36254*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,1/*226*/,  // Results = #227 
/*36263*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36268*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,1/*228*/,  // Results = #229 
/*36277*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 97|128,1/*225*/, 99|128,1/*227*/, 101|128,1/*229*/,  // Results = #230 
/*36290*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 83|128,1/*211*/, 102|128,1/*230*/,  // Results = #231 
/*36301*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 68|128,1/*196*/, 103|128,1/*231*/, 2,  // Results = #232 
/*36313*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14|128,1/*142*/, 33|128,1/*161*/, 104|128,1/*232*/,  // Results = #233 
/*36326*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36329*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 106|128,1/*234*/,  // Results = #235 
/*36339*/     OPC_EmitInteger, MVT::i32, 0, 
/*36342*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 108|128,1/*236*/,  // Results = #237 
/*36351*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36356*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 110|128,1/*238*/,  // Results = #239 
/*36365*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 107|128,1/*235*/, 109|128,1/*237*/, 111|128,1/*239*/,  // Results = #240 
/*36378*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36381*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 113|128,1/*241*/,  // Results = #242 
/*36391*/     OPC_EmitInteger, MVT::i32, 2, 
/*36394*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,1/*242*/, 115|128,1/*243*/,  // Results = #244 
/*36405*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 112|128,1/*240*/, 116|128,1/*244*/,  // Results = #245 
/*36416*/     OPC_EmitInteger, MVT::i32, 2, 
/*36419*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 117|128,1/*245*/, 118|128,1/*246*/,  // Results = #247 
/*36430*/     OPC_EmitInteger, MVT::i32, 0, 
/*36433*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 120|128,1/*248*/,  // Results = #249 
/*36442*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36447*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 122|128,1/*250*/,  // Results = #251 
/*36456*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 119|128,1/*247*/, 121|128,1/*249*/, 123|128,1/*251*/,  // Results = #252 
/*36469*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 105|128,1/*233*/, 124|128,1/*252*/,  // Results = #253 
/*36480*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36483*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 126|128,1/*254*/,  // Results = #255 
/*36493*/     OPC_EmitInteger, MVT::i32, 0, 
/*36496*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0|128,2/*256*/,  // Results = #257 
/*36505*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36510*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,2/*258*/,  // Results = #259 
/*36519*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 127|128,1/*255*/, 1|128,2/*257*/, 3|128,2/*259*/,  // Results = #260 
/*36532*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36535*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 5|128,2/*261*/,  // Results = #262 
/*36545*/     OPC_EmitInteger, MVT::i32, 0, 
/*36548*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7|128,2/*263*/,  // Results = #264 
/*36557*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36562*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,2/*265*/,  // Results = #266 
/*36571*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6|128,2/*262*/, 8|128,2/*264*/, 10|128,2/*266*/,  // Results = #267 
/*36584*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4|128,2/*260*/, 11|128,2/*267*/,  // Results = #268 
/*36595*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36598*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 13|128,2/*269*/,  // Results = #270 
/*36608*/     OPC_EmitInteger, MVT::i32, 0, 
/*36611*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 15|128,2/*271*/,  // Results = #272 
/*36620*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36625*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17|128,2/*273*/,  // Results = #274 
/*36634*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14|128,2/*270*/, 16|128,2/*272*/, 18|128,2/*274*/,  // Results = #275 
/*36647*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36650*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 20|128,2/*276*/,  // Results = #277 
/*36660*/     OPC_EmitInteger, MVT::i32, 2, 
/*36663*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21|128,2/*277*/, 22|128,2/*278*/,  // Results = #279 
/*36674*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,2/*275*/, 23|128,2/*279*/,  // Results = #280 
/*36685*/     OPC_EmitInteger, MVT::i32, 2, 
/*36688*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 24|128,2/*280*/, 25|128,2/*281*/,  // Results = #282 
/*36699*/     OPC_EmitInteger, MVT::i32, 0, 
/*36702*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 27|128,2/*283*/,  // Results = #284 
/*36711*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36716*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 29|128,2/*285*/,  // Results = #286 
/*36725*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 26|128,2/*282*/, 28|128,2/*284*/, 30|128,2/*286*/,  // Results = #287 
/*36738*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36741*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 32|128,2/*288*/,  // Results = #289 
/*36751*/     OPC_EmitInteger, MVT::i32, 0, 
/*36754*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34|128,2/*290*/,  // Results = #291 
/*36763*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36768*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,2/*292*/,  // Results = #293 
/*36777*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 33|128,2/*289*/, 35|128,2/*291*/, 37|128,2/*293*/,  // Results = #294 
/*36790*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36793*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 39|128,2/*295*/,  // Results = #296 
/*36803*/     OPC_EmitInteger, MVT::i32, 0, 
/*36806*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,2/*297*/,  // Results = #298 
/*36815*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36820*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,2/*299*/,  // Results = #300 
/*36829*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 40|128,2/*296*/, 42|128,2/*298*/, 44|128,2/*300*/,  // Results = #301 
/*36842*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,2/*294*/, 45|128,2/*301*/,  // Results = #302 
/*36853*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36856*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 47|128,2/*303*/,  // Results = #304 
/*36866*/     OPC_EmitInteger, MVT::i32, 0, 
/*36869*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 49|128,2/*305*/,  // Results = #306 
/*36878*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36883*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 51|128,2/*307*/,  // Results = #308 
/*36892*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 48|128,2/*304*/, 50|128,2/*306*/, 52|128,2/*308*/,  // Results = #309 
/*36905*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*36908*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 54|128,2/*310*/,  // Results = #311 
/*36918*/     OPC_EmitInteger, MVT::i32, 2, 
/*36921*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 55|128,2/*311*/, 56|128,2/*312*/,  // Results = #313 
/*36932*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 53|128,2/*309*/, 57|128,2/*313*/,  // Results = #314 
/*36943*/     OPC_EmitInteger, MVT::i32, 2, 
/*36946*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 58|128,2/*314*/, 59|128,2/*315*/,  // Results = #316 
/*36957*/     OPC_EmitInteger, MVT::i32, 0, 
/*36960*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 61|128,2/*317*/,  // Results = #318 
/*36969*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36974*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63|128,2/*319*/,  // Results = #320 
/*36983*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 60|128,2/*316*/, 62|128,2/*318*/, 64|128,2/*320*/,  // Results = #321 
/*36996*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,2/*302*/, 65|128,2/*321*/,  // Results = #322 
/*37007*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37010*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 67|128,2/*323*/,  // Results = #324 
/*37020*/     OPC_EmitInteger, MVT::i32, 0, 
/*37023*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69|128,2/*325*/,  // Results = #326 
/*37032*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*37037*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71|128,2/*327*/,  // Results = #328 
/*37046*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 68|128,2/*324*/, 70|128,2/*326*/, 72|128,2/*328*/,  // Results = #329 
/*37059*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37062*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 74|128,2/*330*/,  // Results = #331 
/*37072*/     OPC_EmitInteger, MVT::i32, 0, 
/*37075*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,2/*332*/,  // Results = #333 
/*37084*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*37089*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,2/*334*/,  // Results = #335 
/*37098*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 75|128,2/*331*/, 77|128,2/*333*/, 79|128,2/*335*/,  // Results = #336 
/*37111*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 73|128,2/*329*/, 80|128,2/*336*/,  // Results = #337 
/*37122*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37125*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 82|128,2/*338*/,  // Results = #339 
/*37135*/     OPC_EmitInteger, MVT::i32, 0, 
/*37138*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,2/*340*/,  // Results = #341 
/*37147*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*37152*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 86|128,2/*342*/,  // Results = #343 
/*37161*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 83|128,2/*339*/, 85|128,2/*341*/, 87|128,2/*343*/,  // Results = #344 
/*37174*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37177*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 89|128,2/*345*/,  // Results = #346 
/*37187*/     OPC_EmitInteger, MVT::i32, 2, 
/*37190*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 90|128,2/*346*/, 91|128,2/*347*/,  // Results = #348 
/*37201*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 88|128,2/*344*/, 92|128,2/*348*/,  // Results = #349 
/*37212*/     OPC_EmitInteger, MVT::i32, 2, 
/*37215*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 93|128,2/*349*/, 94|128,2/*350*/,  // Results = #351 
/*37226*/     OPC_EmitInteger, MVT::i32, 0, 
/*37229*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 96|128,2/*352*/,  // Results = #353 
/*37238*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*37243*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,2/*354*/,  // Results = #355 
/*37252*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 95|128,2/*351*/, 97|128,2/*353*/, 99|128,2/*355*/,  // Results = #356 
/*37265*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 81|128,2/*337*/, 100|128,2/*356*/,  // Results = #357 
/*37276*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 66|128,2/*322*/, 101|128,2/*357*/, 2,  // Results = #358 
/*37288*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 12|128,2/*268*/, 31|128,2/*287*/, 102|128,2/*358*/,  // Results = #359 
/*37301*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37304*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 104|128,2/*360*/,  // Results = #361 
/*37314*/     OPC_EmitInteger, MVT::i32, 0, 
/*37317*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,2/*362*/,  // Results = #363 
/*37326*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*37331*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 108|128,2/*364*/,  // Results = #365 
/*37340*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 105|128,2/*361*/, 107|128,2/*363*/, 109|128,2/*365*/,  // Results = #366 
/*37353*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37356*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 111|128,2/*367*/,  // Results = #368 
/*37366*/     OPC_EmitInteger, MVT::i32, 2, 
/*37369*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 112|128,2/*368*/, 113|128,2/*369*/,  // Results = #370 
/*37380*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,2/*366*/, 114|128,2/*370*/,  // Results = #371 
/*37391*/     OPC_EmitInteger, MVT::i32, 2, 
/*37394*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 115|128,2/*371*/, 116|128,2/*372*/,  // Results = #373 
/*37405*/     OPC_EmitInteger, MVT::i32, 0, 
/*37408*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 118|128,2/*374*/,  // Results = #375 
/*37417*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*37422*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 120|128,2/*376*/,  // Results = #377 
/*37431*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 117|128,2/*373*/, 119|128,2/*375*/, 121|128,2/*377*/,  // Results = #378 
/*37444*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 103|128,2/*359*/, 122|128,2/*378*/,  // Results = #379 
/*37455*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 125|128,1/*253*/, 123|128,2/*379*/, 2,  // Results = #380 
/*37467*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 108, 127, 124|128,2/*380*/,  // Results = #381 
/*37478*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37481*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 126|128,2/*382*/,  // Results = #383 
/*37491*/     OPC_EmitInteger, MVT::i32, 4, 
/*37494*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,2/*383*/, 0|128,3/*384*/,  // Results = #385 
/*37505*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37508*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2|128,3/*386*/,  // Results = #387 
/*37518*/     OPC_EmitInteger, MVT::i32, 0, 
/*37521*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4|128,3/*388*/,  // Results = #389 
/*37530*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37534*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,3/*390*/,  // Results = #391 
/*37543*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3|128,3/*387*/, 5|128,3/*389*/, 7|128,3/*391*/,  // Results = #392 
/*37556*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1|128,3/*385*/, 8|128,3/*392*/,  // Results = #393 
/*37567*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37570*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 10|128,3/*394*/,  // Results = #395 
/*37580*/     OPC_EmitInteger, MVT::i32, 0, 
/*37583*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12|128,3/*396*/,  // Results = #397 
/*37592*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37596*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,3/*398*/,  // Results = #399 
/*37605*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11|128,3/*395*/, 13|128,3/*397*/, 15|128,3/*399*/,  // Results = #400 
/*37618*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37621*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 17|128,3/*401*/,  // Results = #402 
/*37631*/     OPC_EmitInteger, MVT::i32, 4, 
/*37634*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 18|128,3/*402*/, 19|128,3/*403*/,  // Results = #404 
/*37645*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,3/*400*/, 20|128,3/*404*/,  // Results = #405 
/*37656*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9|128,3/*393*/, 21|128,3/*405*/,  // Results = #406 
/*37667*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37670*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 23|128,3/*407*/,  // Results = #408 
/*37680*/     OPC_EmitInteger, MVT::i32, 0, 
/*37683*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 25|128,3/*409*/,  // Results = #410 
/*37692*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37696*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 27|128,3/*411*/,  // Results = #412 
/*37705*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 24|128,3/*408*/, 26|128,3/*410*/, 28|128,3/*412*/,  // Results = #413 
/*37718*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37721*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 30|128,3/*414*/,  // Results = #415 
/*37731*/     OPC_EmitInteger, MVT::i32, 4, 
/*37734*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 31|128,3/*415*/, 32|128,3/*416*/,  // Results = #417 
/*37745*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29|128,3/*413*/, 33|128,3/*417*/,  // Results = #418 
/*37756*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37759*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 35|128,3/*419*/,  // Results = #420 
/*37769*/     OPC_EmitInteger, MVT::i32, 4, 
/*37772*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 36|128,3/*420*/, 37|128,3/*421*/,  // Results = #422 
/*37783*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37786*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 39|128,3/*423*/,  // Results = #424 
/*37796*/     OPC_EmitInteger, MVT::i32, 0, 
/*37799*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,3/*425*/,  // Results = #426 
/*37808*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37812*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,3/*427*/,  // Results = #428 
/*37821*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 40|128,3/*424*/, 42|128,3/*426*/, 44|128,3/*428*/,  // Results = #429 
/*37834*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,3/*422*/, 45|128,3/*429*/,  // Results = #430 
/*37845*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37848*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 47|128,3/*431*/,  // Results = #432 
/*37858*/     OPC_EmitInteger, MVT::i32, 4, 
/*37861*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 48|128,3/*432*/, 49|128,3/*433*/,  // Results = #434 
/*37872*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37875*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 51|128,3/*435*/,  // Results = #436 
/*37885*/     OPC_EmitInteger, MVT::i32, 0, 
/*37888*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 53|128,3/*437*/,  // Results = #438 
/*37897*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37901*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 55|128,3/*439*/,  // Results = #440 
/*37910*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 52|128,3/*436*/, 54|128,3/*438*/, 56|128,3/*440*/,  // Results = #441 
/*37923*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 50|128,3/*434*/, 57|128,3/*441*/,  // Results = #442 
/*37934*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37937*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 59|128,3/*443*/,  // Results = #444 
/*37947*/     OPC_EmitInteger, MVT::i32, 2, 
/*37950*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60|128,3/*444*/, 61|128,3/*445*/,  // Results = #446 
/*37961*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*37964*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 63|128,3/*447*/,  // Results = #448 
/*37974*/     OPC_EmitInteger, MVT::i32, 2, 
/*37977*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 64|128,3/*448*/, 65|128,3/*449*/,  // Results = #450 
/*37988*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 62|128,3/*446*/, 66|128,3/*450*/,  // Results = #451 
/*37999*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38002*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 68|128,3/*452*/,  // Results = #453 
/*38012*/     OPC_EmitInteger, MVT::i32, 2, 
/*38015*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 69|128,3/*453*/, 70|128,3/*454*/,  // Results = #455 
/*38026*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38029*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 72|128,3/*456*/,  // Results = #457 
/*38039*/     OPC_EmitInteger, MVT::i32, 2, 
/*38042*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 73|128,3/*457*/, 74|128,3/*458*/,  // Results = #459 
/*38053*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 71|128,3/*455*/, 75|128,3/*459*/,  // Results = #460 
/*38064*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 67|128,3/*451*/, 76|128,3/*460*/,  // Results = #461 
/*38075*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 58|128,3/*442*/, 77|128,3/*461*/,  // Results = #462 
/*38086*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,3/*430*/, 78|128,3/*462*/,  // Results = #463 
/*38097*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 34|128,3/*418*/, 79|128,3/*463*/,  // Results = #464 
/*38108*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 22|128,3/*406*/, 80|128,3/*464*/,  // Results = #465 
/*38119*/     OPC_EmitInteger, MVT::i32, 0, 
/*38122*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,3/*466*/,  // Results = #467 
/*38131*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*38135*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,3/*468*/,  // Results = #469 
/*38144*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 81|128,3/*465*/, 83|128,3/*467*/, 85|128,3/*469*/,  // Results = #470 
/*38157*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38160*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 87|128,3/*471*/,  // Results = #472 
/*38170*/     OPC_EmitInteger, MVT::i32, 0, 
/*38173*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,3/*473*/,  // Results = #474 
/*38182*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38187*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,3/*475*/,  // Results = #476 
/*38196*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88|128,3/*472*/, 90|128,3/*474*/, 92|128,3/*476*/,  // Results = #477 
/*38209*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38212*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 94|128,3/*478*/,  // Results = #479 
/*38222*/     OPC_EmitInteger, MVT::i32, 0, 
/*38225*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 96|128,3/*480*/,  // Results = #481 
/*38234*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38239*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,3/*482*/,  // Results = #483 
/*38248*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 95|128,3/*479*/, 97|128,3/*481*/, 99|128,3/*483*/,  // Results = #484 
/*38261*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 93|128,3/*477*/, 100|128,3/*484*/,  // Results = #485 
/*38272*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38275*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 102|128,3/*486*/,  // Results = #487 
/*38285*/     OPC_EmitInteger, MVT::i32, 0, 
/*38288*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 104|128,3/*488*/,  // Results = #489 
/*38297*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38302*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,3/*490*/,  // Results = #491 
/*38311*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 103|128,3/*487*/, 105|128,3/*489*/, 107|128,3/*491*/,  // Results = #492 
/*38324*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38327*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 109|128,3/*493*/,  // Results = #494 
/*38337*/     OPC_EmitInteger, MVT::i32, 2, 
/*38340*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,3/*494*/, 111|128,3/*495*/,  // Results = #496 
/*38351*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 108|128,3/*492*/, 112|128,3/*496*/,  // Results = #497 
/*38362*/     OPC_EmitInteger, MVT::i32, 2, 
/*38365*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,3/*497*/, 114|128,3/*498*/,  // Results = #499 
/*38376*/     OPC_EmitInteger, MVT::i32, 0, 
/*38379*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 116|128,3/*500*/,  // Results = #501 
/*38388*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*38393*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 118|128,3/*502*/,  // Results = #503 
/*38402*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 115|128,3/*499*/, 117|128,3/*501*/, 119|128,3/*503*/,  // Results = #504 
/*38415*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38418*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 121|128,3/*505*/,  // Results = #506 
/*38428*/     OPC_EmitInteger, MVT::i32, 0, 
/*38431*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,3/*507*/,  // Results = #508 
/*38440*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38445*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,3/*509*/,  // Results = #510 
/*38454*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122|128,3/*506*/, 124|128,3/*508*/, 126|128,3/*510*/,  // Results = #511 
/*38467*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38470*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0|128,4/*512*/,  // Results = #513 
/*38480*/     OPC_EmitInteger, MVT::i32, 0, 
/*38483*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,4/*514*/,  // Results = #515 
/*38492*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38497*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4|128,4/*516*/,  // Results = #517 
/*38506*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1|128,4/*513*/, 3|128,4/*515*/, 5|128,4/*517*/,  // Results = #518 
/*38519*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,3/*511*/, 6|128,4/*518*/,  // Results = #519 
/*38530*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38533*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 8|128,4/*520*/,  // Results = #521 
/*38543*/     OPC_EmitInteger, MVT::i32, 0, 
/*38546*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10|128,4/*522*/,  // Results = #523 
/*38555*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38560*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12|128,4/*524*/,  // Results = #525 
/*38569*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9|128,4/*521*/, 11|128,4/*523*/, 13|128,4/*525*/,  // Results = #526 
/*38582*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38585*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 15|128,4/*527*/,  // Results = #528 
/*38595*/     OPC_EmitInteger, MVT::i32, 2, 
/*38598*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,4/*528*/, 17|128,4/*529*/,  // Results = #530 
/*38609*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14|128,4/*526*/, 18|128,4/*530*/,  // Results = #531 
/*38620*/     OPC_EmitInteger, MVT::i32, 2, 
/*38623*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,4/*531*/, 20|128,4/*532*/,  // Results = #533 
/*38634*/     OPC_EmitInteger, MVT::i32, 0, 
/*38637*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,4/*534*/,  // Results = #535 
/*38646*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*38651*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,4/*536*/,  // Results = #537 
/*38660*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 21|128,4/*533*/, 23|128,4/*535*/, 25|128,4/*537*/,  // Results = #538 
/*38673*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7|128,4/*519*/, 26|128,4/*538*/,  // Results = #539 
/*38684*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38687*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 28|128,4/*540*/,  // Results = #541 
/*38697*/     OPC_EmitInteger, MVT::i32, 0, 
/*38700*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,4/*542*/,  // Results = #543 
/*38709*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38714*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,4/*544*/,  // Results = #545 
/*38723*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 29|128,4/*541*/, 31|128,4/*543*/, 33|128,4/*545*/,  // Results = #546 
/*38736*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38739*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 35|128,4/*547*/,  // Results = #548 
/*38749*/     OPC_EmitInteger, MVT::i32, 0, 
/*38752*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 37|128,4/*549*/,  // Results = #550 
/*38761*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38766*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 39|128,4/*551*/,  // Results = #552 
/*38775*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 36|128,4/*548*/, 38|128,4/*550*/, 40|128,4/*552*/,  // Results = #553 
/*38788*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 34|128,4/*546*/, 41|128,4/*553*/,  // Results = #554 
/*38799*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38802*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 43|128,4/*555*/,  // Results = #556 
/*38812*/     OPC_EmitInteger, MVT::i32, 0, 
/*38815*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,4/*557*/,  // Results = #558 
/*38824*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38829*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,4/*559*/,  // Results = #560 
/*38838*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 44|128,4/*556*/, 46|128,4/*558*/, 48|128,4/*560*/,  // Results = #561 
/*38851*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38854*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 50|128,4/*562*/,  // Results = #563 
/*38864*/     OPC_EmitInteger, MVT::i32, 2, 
/*38867*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 51|128,4/*563*/, 52|128,4/*564*/,  // Results = #565 
/*38878*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,4/*561*/, 53|128,4/*565*/,  // Results = #566 
/*38889*/     OPC_EmitInteger, MVT::i32, 2, 
/*38892*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 54|128,4/*566*/, 55|128,4/*567*/,  // Results = #568 
/*38903*/     OPC_EmitInteger, MVT::i32, 0, 
/*38906*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 57|128,4/*569*/,  // Results = #570 
/*38915*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*38920*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 59|128,4/*571*/,  // Results = #572 
/*38929*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 56|128,4/*568*/, 58|128,4/*570*/, 60|128,4/*572*/,  // Results = #573 
/*38942*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 42|128,4/*554*/, 61|128,4/*573*/,  // Results = #574 
/*38953*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 27|128,4/*539*/, 62|128,4/*574*/, 2,  // Results = #575 
/*38965*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 101|128,3/*485*/, 120|128,3/*504*/, 63|128,4/*575*/,  // Results = #576 
/*38978*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*38981*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 65|128,4/*577*/,  // Results = #578 
/*38991*/     OPC_EmitInteger, MVT::i32, 0, 
/*38994*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 67|128,4/*579*/,  // Results = #580 
/*39003*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39008*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69|128,4/*581*/,  // Results = #582 
/*39017*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 66|128,4/*578*/, 68|128,4/*580*/, 70|128,4/*582*/,  // Results = #583 
/*39030*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39033*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 72|128,4/*584*/,  // Results = #585 
/*39043*/     OPC_EmitInteger, MVT::i32, 2, 
/*39046*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 73|128,4/*585*/, 74|128,4/*586*/,  // Results = #587 
/*39057*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 71|128,4/*583*/, 75|128,4/*587*/,  // Results = #588 
/*39068*/     OPC_EmitInteger, MVT::i32, 2, 
/*39071*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 76|128,4/*588*/, 77|128,4/*589*/,  // Results = #590 
/*39082*/     OPC_EmitInteger, MVT::i32, 0, 
/*39085*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,4/*591*/,  // Results = #592 
/*39094*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*39099*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,4/*593*/,  // Results = #594 
/*39108*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 78|128,4/*590*/, 80|128,4/*592*/, 82|128,4/*594*/,  // Results = #595 
/*39121*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39124*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 84|128,4/*596*/,  // Results = #597 
/*39134*/     OPC_EmitInteger, MVT::i32, 0, 
/*39137*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 86|128,4/*598*/,  // Results = #599 
/*39146*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39151*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 88|128,4/*600*/,  // Results = #601 
/*39160*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 85|128,4/*597*/, 87|128,4/*599*/, 89|128,4/*601*/,  // Results = #602 
/*39173*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39176*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 91|128,4/*603*/,  // Results = #604 
/*39186*/     OPC_EmitInteger, MVT::i32, 0, 
/*39189*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,4/*605*/,  // Results = #606 
/*39198*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39203*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,4/*607*/,  // Results = #608 
/*39212*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 92|128,4/*604*/, 94|128,4/*606*/, 96|128,4/*608*/,  // Results = #609 
/*39225*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 90|128,4/*602*/, 97|128,4/*609*/,  // Results = #610 
/*39236*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39239*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 99|128,4/*611*/,  // Results = #612 
/*39249*/     OPC_EmitInteger, MVT::i32, 0, 
/*39252*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 101|128,4/*613*/,  // Results = #614 
/*39261*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39266*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,4/*615*/,  // Results = #616 
/*39275*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 100|128,4/*612*/, 102|128,4/*614*/, 104|128,4/*616*/,  // Results = #617 
/*39288*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39291*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 106|128,4/*618*/,  // Results = #619 
/*39301*/     OPC_EmitInteger, MVT::i32, 2, 
/*39304*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 107|128,4/*619*/, 108|128,4/*620*/,  // Results = #621 
/*39315*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 105|128,4/*617*/, 109|128,4/*621*/,  // Results = #622 
/*39326*/     OPC_EmitInteger, MVT::i32, 2, 
/*39329*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,4/*622*/, 111|128,4/*623*/,  // Results = #624 
/*39340*/     OPC_EmitInteger, MVT::i32, 0, 
/*39343*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113|128,4/*625*/,  // Results = #626 
/*39352*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*39357*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 115|128,4/*627*/,  // Results = #628 
/*39366*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 112|128,4/*624*/, 114|128,4/*626*/, 116|128,4/*628*/,  // Results = #629 
/*39379*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39382*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 118|128,4/*630*/,  // Results = #631 
/*39392*/     OPC_EmitInteger, MVT::i32, 0, 
/*39395*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 120|128,4/*632*/,  // Results = #633 
/*39404*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39409*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 122|128,4/*634*/,  // Results = #635 
/*39418*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 119|128,4/*631*/, 121|128,4/*633*/, 123|128,4/*635*/,  // Results = #636 
/*39431*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39434*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 125|128,4/*637*/,  // Results = #638 
/*39444*/     OPC_EmitInteger, MVT::i32, 0, 
/*39447*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,4/*639*/,  // Results = #640 
/*39456*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39461*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,5/*641*/,  // Results = #642 
/*39470*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 126|128,4/*638*/, 0|128,5/*640*/, 2|128,5/*642*/,  // Results = #643 
/*39483*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 124|128,4/*636*/, 3|128,5/*643*/,  // Results = #644 
/*39494*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39497*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 5|128,5/*645*/,  // Results = #646 
/*39507*/     OPC_EmitInteger, MVT::i32, 0, 
/*39510*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7|128,5/*647*/,  // Results = #648 
/*39519*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39524*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,5/*649*/,  // Results = #650 
/*39533*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6|128,5/*646*/, 8|128,5/*648*/, 10|128,5/*650*/,  // Results = #651 
/*39546*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39549*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 12|128,5/*652*/,  // Results = #653 
/*39559*/     OPC_EmitInteger, MVT::i32, 2, 
/*39562*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,5/*653*/, 14|128,5/*654*/,  // Results = #655 
/*39573*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,5/*651*/, 15|128,5/*655*/,  // Results = #656 
/*39584*/     OPC_EmitInteger, MVT::i32, 2, 
/*39587*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,5/*656*/, 17|128,5/*657*/,  // Results = #658 
/*39598*/     OPC_EmitInteger, MVT::i32, 0, 
/*39601*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,5/*659*/,  // Results = #660 
/*39610*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*39615*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 21|128,5/*661*/,  // Results = #662 
/*39624*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 18|128,5/*658*/, 20|128,5/*660*/, 22|128,5/*662*/,  // Results = #663 
/*39637*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4|128,5/*644*/, 23|128,5/*663*/,  // Results = #664 
/*39648*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39651*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 25|128,5/*665*/,  // Results = #666 
/*39661*/     OPC_EmitInteger, MVT::i32, 0, 
/*39664*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 27|128,5/*667*/,  // Results = #668 
/*39673*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39678*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 29|128,5/*669*/,  // Results = #670 
/*39687*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 26|128,5/*666*/, 28|128,5/*668*/, 30|128,5/*670*/,  // Results = #671 
/*39700*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39703*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 32|128,5/*672*/,  // Results = #673 
/*39713*/     OPC_EmitInteger, MVT::i32, 0, 
/*39716*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34|128,5/*674*/,  // Results = #675 
/*39725*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39730*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,5/*676*/,  // Results = #677 
/*39739*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 33|128,5/*673*/, 35|128,5/*675*/, 37|128,5/*677*/,  // Results = #678 
/*39752*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 31|128,5/*671*/, 38|128,5/*678*/,  // Results = #679 
/*39763*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39766*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 40|128,5/*680*/,  // Results = #681 
/*39776*/     OPC_EmitInteger, MVT::i32, 0, 
/*39779*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42|128,5/*682*/,  // Results = #683 
/*39788*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39793*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 44|128,5/*684*/,  // Results = #685 
/*39802*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 41|128,5/*681*/, 43|128,5/*683*/, 45|128,5/*685*/,  // Results = #686 
/*39815*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39818*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 47|128,5/*687*/,  // Results = #688 
/*39828*/     OPC_EmitInteger, MVT::i32, 2, 
/*39831*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 48|128,5/*688*/, 49|128,5/*689*/,  // Results = #690 
/*39842*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,5/*686*/, 50|128,5/*690*/,  // Results = #691 
/*39853*/     OPC_EmitInteger, MVT::i32, 2, 
/*39856*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 51|128,5/*691*/, 52|128,5/*692*/,  // Results = #693 
/*39867*/     OPC_EmitInteger, MVT::i32, 0, 
/*39870*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,5/*694*/,  // Results = #695 
/*39879*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*39884*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,5/*696*/,  // Results = #697 
/*39893*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 53|128,5/*693*/, 55|128,5/*695*/, 57|128,5/*697*/,  // Results = #698 
/*39906*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 39|128,5/*679*/, 58|128,5/*698*/,  // Results = #699 
/*39917*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 24|128,5/*664*/, 59|128,5/*699*/, 2,  // Results = #700 
/*39929*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 98|128,4/*610*/, 117|128,4/*629*/, 60|128,5/*700*/,  // Results = #701 
/*39942*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39945*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 62|128,5/*702*/,  // Results = #703 
/*39955*/     OPC_EmitInteger, MVT::i32, 0, 
/*39958*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 64|128,5/*704*/,  // Results = #705 
/*39967*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39972*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66|128,5/*706*/,  // Results = #707 
/*39981*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 63|128,5/*703*/, 65|128,5/*705*/, 67|128,5/*707*/,  // Results = #708 
/*39994*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*39997*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 69|128,5/*709*/,  // Results = #710 
/*40007*/     OPC_EmitInteger, MVT::i32, 2, 
/*40010*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 70|128,5/*710*/, 71|128,5/*711*/,  // Results = #712 
/*40021*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 68|128,5/*708*/, 72|128,5/*712*/,  // Results = #713 
/*40032*/     OPC_EmitInteger, MVT::i32, 2, 
/*40035*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 73|128,5/*713*/, 74|128,5/*714*/,  // Results = #715 
/*40046*/     OPC_EmitInteger, MVT::i32, 0, 
/*40049*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,5/*716*/,  // Results = #717 
/*40058*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*40063*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,5/*718*/,  // Results = #719 
/*40072*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 75|128,5/*715*/, 77|128,5/*717*/, 79|128,5/*719*/,  // Results = #720 
/*40085*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 61|128,5/*701*/, 80|128,5/*720*/,  // Results = #721 
/*40096*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40099*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 82|128,5/*722*/,  // Results = #723 
/*40109*/     OPC_EmitInteger, MVT::i32, 0, 
/*40112*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,5/*724*/,  // Results = #725 
/*40121*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40126*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 86|128,5/*726*/,  // Results = #727 
/*40135*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 83|128,5/*723*/, 85|128,5/*725*/, 87|128,5/*727*/,  // Results = #728 
/*40148*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40151*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 89|128,5/*729*/,  // Results = #730 
/*40161*/     OPC_EmitInteger, MVT::i32, 0, 
/*40164*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,5/*731*/,  // Results = #732 
/*40173*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40178*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,5/*733*/,  // Results = #734 
/*40187*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 90|128,5/*730*/, 92|128,5/*732*/, 94|128,5/*734*/,  // Results = #735 
/*40200*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 88|128,5/*728*/, 95|128,5/*735*/,  // Results = #736 
/*40211*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40214*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 97|128,5/*737*/,  // Results = #738 
/*40224*/     OPC_EmitInteger, MVT::i32, 0, 
/*40227*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 99|128,5/*739*/,  // Results = #740 
/*40236*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40241*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 101|128,5/*741*/,  // Results = #742 
/*40250*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 98|128,5/*738*/, 100|128,5/*740*/, 102|128,5/*742*/,  // Results = #743 
/*40263*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40266*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 104|128,5/*744*/,  // Results = #745 
/*40276*/     OPC_EmitInteger, MVT::i32, 2, 
/*40279*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 105|128,5/*745*/, 106|128,5/*746*/,  // Results = #747 
/*40290*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 103|128,5/*743*/, 107|128,5/*747*/,  // Results = #748 
/*40301*/     OPC_EmitInteger, MVT::i32, 2, 
/*40304*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 108|128,5/*748*/, 109|128,5/*749*/,  // Results = #750 
/*40315*/     OPC_EmitInteger, MVT::i32, 0, 
/*40318*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111|128,5/*751*/,  // Results = #752 
/*40327*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*40332*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113|128,5/*753*/,  // Results = #754 
/*40341*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 110|128,5/*750*/, 112|128,5/*752*/, 114|128,5/*754*/,  // Results = #755 
/*40354*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40357*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 116|128,5/*756*/,  // Results = #757 
/*40367*/     OPC_EmitInteger, MVT::i32, 0, 
/*40370*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 118|128,5/*758*/,  // Results = #759 
/*40379*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40384*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 120|128,5/*760*/,  // Results = #761 
/*40393*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 117|128,5/*757*/, 119|128,5/*759*/, 121|128,5/*761*/,  // Results = #762 
/*40406*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40409*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 123|128,5/*763*/,  // Results = #764 
/*40419*/     OPC_EmitInteger, MVT::i32, 0, 
/*40422*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,5/*765*/,  // Results = #766 
/*40431*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40436*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,5/*767*/,  // Results = #768 
/*40445*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 124|128,5/*764*/, 126|128,5/*766*/, 0|128,6/*768*/,  // Results = #769 
/*40458*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 122|128,5/*762*/, 1|128,6/*769*/,  // Results = #770 
/*40469*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40472*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3|128,6/*771*/,  // Results = #772 
/*40482*/     OPC_EmitInteger, MVT::i32, 0, 
/*40485*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5|128,6/*773*/,  // Results = #774 
/*40494*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40499*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7|128,6/*775*/,  // Results = #776 
/*40508*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4|128,6/*772*/, 6|128,6/*774*/, 8|128,6/*776*/,  // Results = #777 
/*40521*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40524*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 10|128,6/*778*/,  // Results = #779 
/*40534*/     OPC_EmitInteger, MVT::i32, 2, 
/*40537*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,6/*779*/, 12|128,6/*780*/,  // Results = #781 
/*40548*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9|128,6/*777*/, 13|128,6/*781*/,  // Results = #782 
/*40559*/     OPC_EmitInteger, MVT::i32, 2, 
/*40562*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14|128,6/*782*/, 15|128,6/*783*/,  // Results = #784 
/*40573*/     OPC_EmitInteger, MVT::i32, 0, 
/*40576*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17|128,6/*785*/,  // Results = #786 
/*40585*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*40590*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,6/*787*/,  // Results = #788 
/*40599*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16|128,6/*784*/, 18|128,6/*786*/, 20|128,6/*788*/,  // Results = #789 
/*40612*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2|128,6/*770*/, 21|128,6/*789*/,  // Results = #790 
/*40623*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40626*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 23|128,6/*791*/,  // Results = #792 
/*40636*/     OPC_EmitInteger, MVT::i32, 0, 
/*40639*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 25|128,6/*793*/,  // Results = #794 
/*40648*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40653*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 27|128,6/*795*/,  // Results = #796 
/*40662*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 24|128,6/*792*/, 26|128,6/*794*/, 28|128,6/*796*/,  // Results = #797 
/*40675*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40678*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 30|128,6/*798*/,  // Results = #799 
/*40688*/     OPC_EmitInteger, MVT::i32, 0, 
/*40691*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,6/*800*/,  // Results = #801 
/*40700*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40705*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34|128,6/*802*/,  // Results = #803 
/*40714*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 31|128,6/*799*/, 33|128,6/*801*/, 35|128,6/*803*/,  // Results = #804 
/*40727*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29|128,6/*797*/, 36|128,6/*804*/,  // Results = #805 
/*40738*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40741*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 38|128,6/*806*/,  // Results = #807 
/*40751*/     OPC_EmitInteger, MVT::i32, 0, 
/*40754*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40|128,6/*808*/,  // Results = #809 
/*40763*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40768*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42|128,6/*810*/,  // Results = #811 
/*40777*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 39|128,6/*807*/, 41|128,6/*809*/, 43|128,6/*811*/,  // Results = #812 
/*40790*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40793*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 45|128,6/*813*/,  // Results = #814 
/*40803*/     OPC_EmitInteger, MVT::i32, 2, 
/*40806*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,6/*814*/, 47|128,6/*815*/,  // Results = #816 
/*40817*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 44|128,6/*812*/, 48|128,6/*816*/,  // Results = #817 
/*40828*/     OPC_EmitInteger, MVT::i32, 2, 
/*40831*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,6/*817*/, 50|128,6/*818*/,  // Results = #819 
/*40842*/     OPC_EmitInteger, MVT::i32, 0, 
/*40845*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,6/*820*/,  // Results = #821 
/*40854*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*40859*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,6/*822*/,  // Results = #823 
/*40868*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 51|128,6/*819*/, 53|128,6/*821*/, 55|128,6/*823*/,  // Results = #824 
/*40881*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 37|128,6/*805*/, 56|128,6/*824*/,  // Results = #825 
/*40892*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 22|128,6/*790*/, 57|128,6/*825*/, 2,  // Results = #826 
/*40904*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 96|128,5/*736*/, 115|128,5/*755*/, 58|128,6/*826*/,  // Results = #827 
/*40917*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40920*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 60|128,6/*828*/,  // Results = #829 
/*40930*/     OPC_EmitInteger, MVT::i32, 0, 
/*40933*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 62|128,6/*830*/,  // Results = #831 
/*40942*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40947*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 64|128,6/*832*/,  // Results = #833 
/*40956*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 61|128,6/*829*/, 63|128,6/*831*/, 65|128,6/*833*/,  // Results = #834 
/*40969*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*40972*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 67|128,6/*835*/,  // Results = #836 
/*40982*/     OPC_EmitInteger, MVT::i32, 2, 
/*40985*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 68|128,6/*836*/, 69|128,6/*837*/,  // Results = #838 
/*40996*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66|128,6/*834*/, 70|128,6/*838*/,  // Results = #839 
/*41007*/     OPC_EmitInteger, MVT::i32, 2, 
/*41010*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 71|128,6/*839*/, 72|128,6/*840*/,  // Results = #841 
/*41021*/     OPC_EmitInteger, MVT::i32, 0, 
/*41024*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 74|128,6/*842*/,  // Results = #843 
/*41033*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*41038*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,6/*844*/,  // Results = #845 
/*41047*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 73|128,6/*841*/, 75|128,6/*843*/, 77|128,6/*845*/,  // Results = #846 
/*41060*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 59|128,6/*827*/, 78|128,6/*846*/,  // Results = #847 
/*41071*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 81|128,5/*721*/, 79|128,6/*847*/, 2,  // Results = #848 
/*41083*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 64|128,4/*576*/, 83|128,4/*595*/, 80|128,6/*848*/,  // Results = #849 
/*41096*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41099*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 82|128,6/*850*/,  // Results = #851 
/*41109*/     OPC_EmitInteger, MVT::i32, 4, 
/*41112*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 83|128,6/*851*/, 84|128,6/*852*/,  // Results = #853 
/*41123*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41126*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 86|128,6/*854*/,  // Results = #855 
/*41136*/     OPC_EmitInteger, MVT::i32, 0, 
/*41139*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 88|128,6/*856*/,  // Results = #857 
/*41148*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*41152*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 90|128,6/*858*/,  // Results = #859 
/*41161*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 87|128,6/*855*/, 89|128,6/*857*/, 91|128,6/*859*/,  // Results = #860 
/*41174*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 85|128,6/*853*/, 92|128,6/*860*/,  // Results = #861 
/*41185*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41188*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 94|128,6/*862*/,  // Results = #863 
/*41198*/     OPC_EmitInteger, MVT::i32, 0, 
/*41201*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 96|128,6/*864*/,  // Results = #865 
/*41210*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*41214*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,6/*866*/,  // Results = #867 
/*41223*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 95|128,6/*863*/, 97|128,6/*865*/, 99|128,6/*867*/,  // Results = #868 
/*41236*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41239*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 101|128,6/*869*/,  // Results = #870 
/*41249*/     OPC_EmitInteger, MVT::i32, 4, 
/*41252*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 102|128,6/*870*/, 103|128,6/*871*/,  // Results = #872 
/*41263*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 100|128,6/*868*/, 104|128,6/*872*/,  // Results = #873 
/*41274*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 93|128,6/*861*/, 105|128,6/*873*/,  // Results = #874 
/*41285*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41288*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 107|128,6/*875*/,  // Results = #876 
/*41298*/     OPC_EmitInteger, MVT::i32, 0, 
/*41301*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,6/*877*/,  // Results = #878 
/*41310*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*41314*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111|128,6/*879*/,  // Results = #880 
/*41323*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 108|128,6/*876*/, 110|128,6/*878*/, 112|128,6/*880*/,  // Results = #881 
/*41336*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41339*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 114|128,6/*882*/,  // Results = #883 
/*41349*/     OPC_EmitInteger, MVT::i32, 4, 
/*41352*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 115|128,6/*883*/, 116|128,6/*884*/,  // Results = #885 
/*41363*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,6/*881*/, 117|128,6/*885*/,  // Results = #886 
/*41374*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41377*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 119|128,6/*887*/,  // Results = #888 
/*41387*/     OPC_EmitInteger, MVT::i32, 4, 
/*41390*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 120|128,6/*888*/, 121|128,6/*889*/,  // Results = #890 
/*41401*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41404*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 123|128,6/*891*/,  // Results = #892 
/*41414*/     OPC_EmitInteger, MVT::i32, 0, 
/*41417*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,6/*893*/,  // Results = #894 
/*41426*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*41430*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,6/*895*/,  // Results = #896 
/*41439*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 124|128,6/*892*/, 126|128,6/*894*/, 0|128,7/*896*/,  // Results = #897 
/*41452*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 122|128,6/*890*/, 1|128,7/*897*/,  // Results = #898 
/*41463*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41466*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3|128,7/*899*/,  // Results = #900 
/*41476*/     OPC_EmitInteger, MVT::i32, 4, 
/*41479*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4|128,7/*900*/, 5|128,7/*901*/,  // Results = #902 
/*41490*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41493*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 7|128,7/*903*/,  // Results = #904 
/*41503*/     OPC_EmitInteger, MVT::i32, 0, 
/*41506*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,7/*905*/,  // Results = #906 
/*41515*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*41519*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,7/*907*/,  // Results = #908 
/*41528*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8|128,7/*904*/, 10|128,7/*906*/, 12|128,7/*908*/,  // Results = #909 
/*41541*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6|128,7/*902*/, 13|128,7/*909*/,  // Results = #910 
/*41552*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41555*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 15|128,7/*911*/,  // Results = #912 
/*41565*/     OPC_EmitInteger, MVT::i32, 2, 
/*41568*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,7/*912*/, 17|128,7/*913*/,  // Results = #914 
/*41579*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41582*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 19|128,7/*915*/,  // Results = #916 
/*41592*/     OPC_EmitInteger, MVT::i32, 2, 
/*41595*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 20|128,7/*916*/, 21|128,7/*917*/,  // Results = #918 
/*41606*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 18|128,7/*914*/, 22|128,7/*918*/,  // Results = #919 
/*41617*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41620*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 24|128,7/*920*/,  // Results = #921 
/*41630*/     OPC_EmitInteger, MVT::i32, 2, 
/*41633*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25|128,7/*921*/, 26|128,7/*922*/,  // Results = #923 
/*41644*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41647*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 28|128,7/*924*/,  // Results = #925 
/*41657*/     OPC_EmitInteger, MVT::i32, 2, 
/*41660*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29|128,7/*925*/, 30|128,7/*926*/,  // Results = #927 
/*41671*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 27|128,7/*923*/, 31|128,7/*927*/,  // Results = #928 
/*41682*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 23|128,7/*919*/, 32|128,7/*928*/,  // Results = #929 
/*41693*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14|128,7/*910*/, 33|128,7/*929*/,  // Results = #930 
/*41704*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2|128,7/*898*/, 34|128,7/*930*/,  // Results = #931 
/*41715*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 118|128,6/*886*/, 35|128,7/*931*/,  // Results = #932 
/*41726*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 106|128,6/*874*/, 36|128,7/*932*/,  // Results = #933 
/*41737*/     OPC_EmitInteger, MVT::i32, 0, 
/*41740*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,7/*934*/,  // Results = #935 
/*41749*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*41753*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40|128,7/*936*/,  // Results = #937 
/*41762*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 37|128,7/*933*/, 39|128,7/*935*/, 41|128,7/*937*/,  // Results = #938 
/*41775*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 81|128,6/*849*/, 42|128,7/*938*/,  // Results = #939 
/*41786*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41789*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 44|128,7/*940*/,  // Results = #941 
/*41799*/     OPC_EmitInteger, MVT::i32, 0, 
/*41802*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46|128,7/*942*/,  // Results = #943 
/*41811*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41816*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48|128,7/*944*/,  // Results = #945 
/*41825*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 45|128,7/*941*/, 47|128,7/*943*/, 49|128,7/*945*/,  // Results = #946 
/*41838*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41841*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 51|128,7/*947*/,  // Results = #948 
/*41851*/     OPC_EmitInteger, MVT::i32, 0, 
/*41854*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 53|128,7/*949*/,  // Results = #950 
/*41863*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41868*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 55|128,7/*951*/,  // Results = #952 
/*41877*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 52|128,7/*948*/, 54|128,7/*950*/, 56|128,7/*952*/,  // Results = #953 
/*41890*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 50|128,7/*946*/, 57|128,7/*953*/,  // Results = #954 
/*41901*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41904*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 59|128,7/*955*/,  // Results = #956 
/*41914*/     OPC_EmitInteger, MVT::i32, 0, 
/*41917*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 61|128,7/*957*/,  // Results = #958 
/*41926*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41931*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63|128,7/*959*/,  // Results = #960 
/*41940*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 60|128,7/*956*/, 62|128,7/*958*/, 64|128,7/*960*/,  // Results = #961 
/*41953*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*41956*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 66|128,7/*962*/,  // Results = #963 
/*41966*/     OPC_EmitInteger, MVT::i32, 2, 
/*41969*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 67|128,7/*963*/, 68|128,7/*964*/,  // Results = #965 
/*41980*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 65|128,7/*961*/, 69|128,7/*965*/,  // Results = #966 
/*41991*/     OPC_EmitInteger, MVT::i32, 2, 
/*41994*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 70|128,7/*966*/, 71|128,7/*967*/,  // Results = #968 
/*42005*/     OPC_EmitInteger, MVT::i32, 0, 
/*42008*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,7/*969*/,  // Results = #970 
/*42017*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42022*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,7/*971*/,  // Results = #972 
/*42031*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 72|128,7/*968*/, 74|128,7/*970*/, 76|128,7/*972*/,  // Results = #973 
/*42044*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42047*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 78|128,7/*974*/,  // Results = #975 
/*42057*/     OPC_EmitInteger, MVT::i32, 0, 
/*42060*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 80|128,7/*976*/,  // Results = #977 
/*42069*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42074*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,7/*978*/,  // Results = #979 
/*42083*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 79|128,7/*975*/, 81|128,7/*977*/, 83|128,7/*979*/,  // Results = #980 
/*42096*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42099*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 85|128,7/*981*/,  // Results = #982 
/*42109*/     OPC_EmitInteger, MVT::i32, 0, 
/*42112*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 87|128,7/*983*/,  // Results = #984 
/*42121*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42126*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,7/*985*/,  // Results = #986 
/*42135*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 86|128,7/*982*/, 88|128,7/*984*/, 90|128,7/*986*/,  // Results = #987 
/*42148*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 84|128,7/*980*/, 91|128,7/*987*/,  // Results = #988 
/*42159*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42162*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 93|128,7/*989*/,  // Results = #990 
/*42172*/     OPC_EmitInteger, MVT::i32, 0, 
/*42175*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,7/*991*/,  // Results = #992 
/*42184*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42189*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,7/*993*/,  // Results = #994 
/*42198*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 94|128,7/*990*/, 96|128,7/*992*/, 98|128,7/*994*/,  // Results = #995 
/*42211*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42214*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 100|128,7/*996*/,  // Results = #997 
/*42224*/     OPC_EmitInteger, MVT::i32, 2, 
/*42227*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 101|128,7/*997*/, 102|128,7/*998*/,  // Results = #999 
/*42238*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 99|128,7/*995*/, 103|128,7/*999*/,  // Results = #1000 
/*42249*/     OPC_EmitInteger, MVT::i32, 2, 
/*42252*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 104|128,7/*1000*/, 105|128,7/*1001*/,  // Results = #1002 
/*42263*/     OPC_EmitInteger, MVT::i32, 0, 
/*42266*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,7/*1003*/,  // Results = #1004 
/*42275*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42280*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,7/*1005*/,  // Results = #1006 
/*42289*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 106|128,7/*1002*/, 108|128,7/*1004*/, 110|128,7/*1006*/,  // Results = #1007 
/*42302*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 92|128,7/*988*/, 111|128,7/*1007*/,  // Results = #1008 
/*42313*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42316*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 113|128,7/*1009*/,  // Results = #1010 
/*42326*/     OPC_EmitInteger, MVT::i32, 0, 
/*42329*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 115|128,7/*1011*/,  // Results = #1012 
/*42338*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42343*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117|128,7/*1013*/,  // Results = #1014 
/*42352*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 114|128,7/*1010*/, 116|128,7/*1012*/, 118|128,7/*1014*/,  // Results = #1015 
/*42365*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42368*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 120|128,7/*1016*/,  // Results = #1017 
/*42378*/     OPC_EmitInteger, MVT::i32, 0, 
/*42381*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 122|128,7/*1018*/,  // Results = #1019 
/*42390*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42395*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 124|128,7/*1020*/,  // Results = #1021 
/*42404*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 121|128,7/*1017*/, 123|128,7/*1019*/, 125|128,7/*1021*/,  // Results = #1022 
/*42417*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 119|128,7/*1015*/, 126|128,7/*1022*/,  // Results = #1023 
/*42428*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42431*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 0|128,8/*1024*/,  // Results = #1025 
/*42441*/     OPC_EmitInteger, MVT::i32, 0, 
/*42444*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,8/*1026*/,  // Results = #1027 
/*42453*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42458*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4|128,8/*1028*/,  // Results = #1029 
/*42467*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1|128,8/*1025*/, 3|128,8/*1027*/, 5|128,8/*1029*/,  // Results = #1030 
/*42480*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42483*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 7|128,8/*1031*/,  // Results = #1032 
/*42493*/     OPC_EmitInteger, MVT::i32, 2, 
/*42496*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8|128,8/*1032*/, 9|128,8/*1033*/,  // Results = #1034 
/*42507*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6|128,8/*1030*/, 10|128,8/*1034*/,  // Results = #1035 
/*42518*/     OPC_EmitInteger, MVT::i32, 2, 
/*42521*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,8/*1035*/, 12|128,8/*1036*/,  // Results = #1037 
/*42532*/     OPC_EmitInteger, MVT::i32, 0, 
/*42535*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,8/*1038*/,  // Results = #1039 
/*42544*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42549*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16|128,8/*1040*/,  // Results = #1041 
/*42558*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13|128,8/*1037*/, 15|128,8/*1039*/, 17|128,8/*1041*/,  // Results = #1042 
/*42571*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,7/*1023*/, 18|128,8/*1042*/,  // Results = #1043 
/*42582*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 112|128,7/*1008*/, 19|128,8/*1043*/, 2,  // Results = #1044 
/*42594*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 58|128,7/*954*/, 77|128,7/*973*/, 20|128,8/*1044*/,  // Results = #1045 
/*42607*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42610*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 22|128,8/*1046*/,  // Results = #1047 
/*42620*/     OPC_EmitInteger, MVT::i32, 0, 
/*42623*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,8/*1048*/,  // Results = #1049 
/*42632*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42637*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,8/*1050*/,  // Results = #1051 
/*42646*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 23|128,8/*1047*/, 25|128,8/*1049*/, 27|128,8/*1051*/,  // Results = #1052 
/*42659*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42662*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 29|128,8/*1053*/,  // Results = #1054 
/*42672*/     OPC_EmitInteger, MVT::i32, 2, 
/*42675*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30|128,8/*1054*/, 31|128,8/*1055*/,  // Results = #1056 
/*42686*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 28|128,8/*1052*/, 32|128,8/*1056*/,  // Results = #1057 
/*42697*/     OPC_EmitInteger, MVT::i32, 2, 
/*42700*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33|128,8/*1057*/, 34|128,8/*1058*/,  // Results = #1059 
/*42711*/     OPC_EmitInteger, MVT::i32, 0, 
/*42714*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,8/*1060*/,  // Results = #1061 
/*42723*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42728*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,8/*1062*/,  // Results = #1063 
/*42737*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 35|128,8/*1059*/, 37|128,8/*1061*/, 39|128,8/*1063*/,  // Results = #1064 
/*42750*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42753*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 41|128,8/*1065*/,  // Results = #1066 
/*42763*/     OPC_EmitInteger, MVT::i32, 0, 
/*42766*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,8/*1067*/,  // Results = #1068 
/*42775*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42780*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,8/*1069*/,  // Results = #1070 
/*42789*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 42|128,8/*1066*/, 44|128,8/*1068*/, 46|128,8/*1070*/,  // Results = #1071 
/*42802*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42805*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 48|128,8/*1072*/,  // Results = #1073 
/*42815*/     OPC_EmitInteger, MVT::i32, 0, 
/*42818*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,8/*1074*/,  // Results = #1075 
/*42827*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42832*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,8/*1076*/,  // Results = #1077 
/*42841*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 49|128,8/*1073*/, 51|128,8/*1075*/, 53|128,8/*1077*/,  // Results = #1078 
/*42854*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 47|128,8/*1071*/, 54|128,8/*1078*/,  // Results = #1079 
/*42865*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42868*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 56|128,8/*1080*/,  // Results = #1081 
/*42878*/     OPC_EmitInteger, MVT::i32, 0, 
/*42881*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,8/*1082*/,  // Results = #1083 
/*42890*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42895*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 60|128,8/*1084*/,  // Results = #1085 
/*42904*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 57|128,8/*1081*/, 59|128,8/*1083*/, 61|128,8/*1085*/,  // Results = #1086 
/*42917*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*42920*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 63|128,8/*1087*/,  // Results = #1088 
/*42930*/     OPC_EmitInteger, MVT::i32, 2, 
/*42933*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 64|128,8/*1088*/, 65|128,8/*1089*/,  // Results = #1090 
/*42944*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 62|128,8/*1086*/, 66|128,8/*1090*/,  // Results = #1091 
/*42955*/     OPC_EmitInteger, MVT::i32, 2, 
/*42958*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 67|128,8/*1091*/, 68|128,8/*1092*/,  // Results = #1093 
/*42969*/     OPC_EmitInteger, MVT::i32, 0, 
/*42972*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,8/*1094*/,  // Results = #1095 
/*42981*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42986*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 72|128,8/*1096*/,  // Results = #1097 
/*42995*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 69|128,8/*1093*/, 71|128,8/*1095*/, 73|128,8/*1097*/,  // Results = #1098 
/*43008*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43011*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 75|128,8/*1099*/,  // Results = #1100 
/*43021*/     OPC_EmitInteger, MVT::i32, 0, 
/*43024*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,8/*1101*/,  // Results = #1102 
/*43033*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43038*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,8/*1103*/,  // Results = #1104 
/*43047*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 76|128,8/*1100*/, 78|128,8/*1102*/, 80|128,8/*1104*/,  // Results = #1105 
/*43060*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43063*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 82|128,8/*1106*/,  // Results = #1107 
/*43073*/     OPC_EmitInteger, MVT::i32, 0, 
/*43076*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,8/*1108*/,  // Results = #1109 
/*43085*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43090*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 86|128,8/*1110*/,  // Results = #1111 
/*43099*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 83|128,8/*1107*/, 85|128,8/*1109*/, 87|128,8/*1111*/,  // Results = #1112 
/*43112*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 81|128,8/*1105*/, 88|128,8/*1112*/,  // Results = #1113 
/*43123*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43126*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 90|128,8/*1114*/,  // Results = #1115 
/*43136*/     OPC_EmitInteger, MVT::i32, 0, 
/*43139*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 92|128,8/*1116*/,  // Results = #1117 
/*43148*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43153*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 94|128,8/*1118*/,  // Results = #1119 
/*43162*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 91|128,8/*1115*/, 93|128,8/*1117*/, 95|128,8/*1119*/,  // Results = #1120 
/*43175*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43178*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 97|128,8/*1121*/,  // Results = #1122 
/*43188*/     OPC_EmitInteger, MVT::i32, 2, 
/*43191*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 98|128,8/*1122*/, 99|128,8/*1123*/,  // Results = #1124 
/*43202*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 96|128,8/*1120*/, 100|128,8/*1124*/,  // Results = #1125 
/*43213*/     OPC_EmitInteger, MVT::i32, 2, 
/*43216*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 101|128,8/*1125*/, 102|128,8/*1126*/,  // Results = #1127 
/*43227*/     OPC_EmitInteger, MVT::i32, 0, 
/*43230*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 104|128,8/*1128*/,  // Results = #1129 
/*43239*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*43244*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,8/*1130*/,  // Results = #1131 
/*43253*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 103|128,8/*1127*/, 105|128,8/*1129*/, 107|128,8/*1131*/,  // Results = #1132 
/*43266*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89|128,8/*1113*/, 108|128,8/*1132*/,  // Results = #1133 
/*43277*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43280*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 110|128,8/*1134*/,  // Results = #1135 
/*43290*/     OPC_EmitInteger, MVT::i32, 0, 
/*43293*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 112|128,8/*1136*/,  // Results = #1137 
/*43302*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43307*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 114|128,8/*1138*/,  // Results = #1139 
/*43316*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 111|128,8/*1135*/, 113|128,8/*1137*/, 115|128,8/*1139*/,  // Results = #1140 
/*43329*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43332*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 117|128,8/*1141*/,  // Results = #1142 
/*43342*/     OPC_EmitInteger, MVT::i32, 0, 
/*43345*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,8/*1143*/,  // Results = #1144 
/*43354*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43359*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121|128,8/*1145*/,  // Results = #1146 
/*43368*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 118|128,8/*1142*/, 120|128,8/*1144*/, 122|128,8/*1146*/,  // Results = #1147 
/*43381*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,8/*1140*/, 123|128,8/*1147*/,  // Results = #1148 
/*43392*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43395*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 125|128,8/*1149*/,  // Results = #1150 
/*43405*/     OPC_EmitInteger, MVT::i32, 0, 
/*43408*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,8/*1151*/,  // Results = #1152 
/*43417*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43422*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,9/*1153*/,  // Results = #1154 
/*43431*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 126|128,8/*1150*/, 0|128,9/*1152*/, 2|128,9/*1154*/,  // Results = #1155 
/*43444*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43447*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 4|128,9/*1156*/,  // Results = #1157 
/*43457*/     OPC_EmitInteger, MVT::i32, 2, 
/*43460*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,9/*1157*/, 6|128,9/*1158*/,  // Results = #1159 
/*43471*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,9/*1155*/, 7|128,9/*1159*/,  // Results = #1160 
/*43482*/     OPC_EmitInteger, MVT::i32, 2, 
/*43485*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8|128,9/*1160*/, 9|128,9/*1161*/,  // Results = #1162 
/*43496*/     OPC_EmitInteger, MVT::i32, 0, 
/*43499*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,9/*1163*/,  // Results = #1164 
/*43508*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*43513*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 13|128,9/*1165*/,  // Results = #1166 
/*43522*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 10|128,9/*1162*/, 12|128,9/*1164*/, 14|128,9/*1166*/,  // Results = #1167 
/*43535*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 124|128,8/*1148*/, 15|128,9/*1167*/,  // Results = #1168 
/*43546*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 109|128,8/*1133*/, 16|128,9/*1168*/, 2,  // Results = #1169 
/*43558*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55|128,8/*1079*/, 74|128,8/*1098*/, 17|128,9/*1169*/,  // Results = #1170 
/*43571*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43574*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 19|128,9/*1171*/,  // Results = #1172 
/*43584*/     OPC_EmitInteger, MVT::i32, 0, 
/*43587*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 21|128,9/*1173*/,  // Results = #1174 
/*43596*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43601*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 23|128,9/*1175*/,  // Results = #1176 
/*43610*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 20|128,9/*1172*/, 22|128,9/*1174*/, 24|128,9/*1176*/,  // Results = #1177 
/*43623*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43626*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 26|128,9/*1178*/,  // Results = #1179 
/*43636*/     OPC_EmitInteger, MVT::i32, 2, 
/*43639*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 27|128,9/*1179*/, 28|128,9/*1180*/,  // Results = #1181 
/*43650*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25|128,9/*1177*/, 29|128,9/*1181*/,  // Results = #1182 
/*43661*/     OPC_EmitInteger, MVT::i32, 2, 
/*43664*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30|128,9/*1182*/, 31|128,9/*1183*/,  // Results = #1184 
/*43675*/     OPC_EmitInteger, MVT::i32, 0, 
/*43678*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 33|128,9/*1185*/,  // Results = #1186 
/*43687*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*43692*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 35|128,9/*1187*/,  // Results = #1188 
/*43701*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 32|128,9/*1184*/, 34|128,9/*1186*/, 36|128,9/*1188*/,  // Results = #1189 
/*43714*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 18|128,9/*1170*/, 37|128,9/*1189*/,  // Results = #1190 
/*43725*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43728*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 39|128,9/*1191*/,  // Results = #1192 
/*43738*/     OPC_EmitInteger, MVT::i32, 0, 
/*43741*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,9/*1193*/,  // Results = #1194 
/*43750*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43755*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,9/*1195*/,  // Results = #1196 
/*43764*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 40|128,9/*1192*/, 42|128,9/*1194*/, 44|128,9/*1196*/,  // Results = #1197 
/*43777*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43780*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 46|128,9/*1198*/,  // Results = #1199 
/*43790*/     OPC_EmitInteger, MVT::i32, 0, 
/*43793*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48|128,9/*1200*/,  // Results = #1201 
/*43802*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43807*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,9/*1202*/,  // Results = #1203 
/*43816*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 47|128,9/*1199*/, 49|128,9/*1201*/, 51|128,9/*1203*/,  // Results = #1204 
/*43829*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 45|128,9/*1197*/, 52|128,9/*1204*/,  // Results = #1205 
/*43840*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43843*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 54|128,9/*1206*/,  // Results = #1207 
/*43853*/     OPC_EmitInteger, MVT::i32, 0, 
/*43856*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,9/*1208*/,  // Results = #1209 
/*43865*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43870*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,9/*1210*/,  // Results = #1211 
/*43879*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55|128,9/*1207*/, 57|128,9/*1209*/, 59|128,9/*1211*/,  // Results = #1212 
/*43892*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43895*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 61|128,9/*1213*/,  // Results = #1214 
/*43905*/     OPC_EmitInteger, MVT::i32, 2, 
/*43908*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 62|128,9/*1214*/, 63|128,9/*1215*/,  // Results = #1216 
/*43919*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60|128,9/*1212*/, 64|128,9/*1216*/,  // Results = #1217 
/*43930*/     OPC_EmitInteger, MVT::i32, 2, 
/*43933*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 65|128,9/*1217*/, 66|128,9/*1218*/,  // Results = #1219 
/*43944*/     OPC_EmitInteger, MVT::i32, 0, 
/*43947*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,9/*1220*/,  // Results = #1221 
/*43956*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*43961*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,9/*1222*/,  // Results = #1223 
/*43970*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 67|128,9/*1219*/, 69|128,9/*1221*/, 71|128,9/*1223*/,  // Results = #1224 
/*43983*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*43986*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 73|128,9/*1225*/,  // Results = #1226 
/*43996*/     OPC_EmitInteger, MVT::i32, 0, 
/*43999*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,9/*1227*/,  // Results = #1228 
/*44008*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44013*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,9/*1229*/,  // Results = #1230 
/*44022*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 74|128,9/*1226*/, 76|128,9/*1228*/, 78|128,9/*1230*/,  // Results = #1231 
/*44035*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44038*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 80|128,9/*1232*/,  // Results = #1233 
/*44048*/     OPC_EmitInteger, MVT::i32, 0, 
/*44051*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,9/*1234*/,  // Results = #1235 
/*44060*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44065*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,9/*1236*/,  // Results = #1237 
/*44074*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 81|128,9/*1233*/, 83|128,9/*1235*/, 85|128,9/*1237*/,  // Results = #1238 
/*44087*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 79|128,9/*1231*/, 86|128,9/*1238*/,  // Results = #1239 
/*44098*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44101*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 88|128,9/*1240*/,  // Results = #1241 
/*44111*/     OPC_EmitInteger, MVT::i32, 0, 
/*44114*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 90|128,9/*1242*/,  // Results = #1243 
/*44123*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44128*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 92|128,9/*1244*/,  // Results = #1245 
/*44137*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 89|128,9/*1241*/, 91|128,9/*1243*/, 93|128,9/*1245*/,  // Results = #1246 
/*44150*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44153*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 95|128,9/*1247*/,  // Results = #1248 
/*44163*/     OPC_EmitInteger, MVT::i32, 2, 
/*44166*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 96|128,9/*1248*/, 97|128,9/*1249*/,  // Results = #1250 
/*44177*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 94|128,9/*1246*/, 98|128,9/*1250*/,  // Results = #1251 
/*44188*/     OPC_EmitInteger, MVT::i32, 2, 
/*44191*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 99|128,9/*1251*/, 100|128,9/*1252*/,  // Results = #1253 
/*44202*/     OPC_EmitInteger, MVT::i32, 0, 
/*44205*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102|128,9/*1254*/,  // Results = #1255 
/*44214*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*44219*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 104|128,9/*1256*/,  // Results = #1257 
/*44228*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 101|128,9/*1253*/, 103|128,9/*1255*/, 105|128,9/*1257*/,  // Results = #1258 
/*44241*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 87|128,9/*1239*/, 106|128,9/*1258*/,  // Results = #1259 
/*44252*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44255*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 108|128,9/*1260*/,  // Results = #1261 
/*44265*/     OPC_EmitInteger, MVT::i32, 0, 
/*44268*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 110|128,9/*1262*/,  // Results = #1263 
/*44277*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44282*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 112|128,9/*1264*/,  // Results = #1265 
/*44291*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 109|128,9/*1261*/, 111|128,9/*1263*/, 113|128,9/*1265*/,  // Results = #1266 
/*44304*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44307*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 115|128,9/*1267*/,  // Results = #1268 
/*44317*/     OPC_EmitInteger, MVT::i32, 0, 
/*44320*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117|128,9/*1269*/,  // Results = #1270 
/*44329*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44334*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,9/*1271*/,  // Results = #1272 
/*44343*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 116|128,9/*1268*/, 118|128,9/*1270*/, 120|128,9/*1272*/,  // Results = #1273 
/*44356*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,9/*1266*/, 121|128,9/*1273*/,  // Results = #1274 
/*44367*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44370*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 123|128,9/*1275*/,  // Results = #1276 
/*44380*/     OPC_EmitInteger, MVT::i32, 0, 
/*44383*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,9/*1277*/,  // Results = #1278 
/*44392*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44397*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,9/*1279*/,  // Results = #1280 
/*44406*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 124|128,9/*1276*/, 126|128,9/*1278*/, 0|128,10/*1280*/,  // Results = #1281 
/*44419*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44422*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2|128,10/*1282*/,  // Results = #1283 
/*44432*/     OPC_EmitInteger, MVT::i32, 2, 
/*44435*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,10/*1283*/, 4|128,10/*1284*/,  // Results = #1285 
/*44446*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1|128,10/*1281*/, 5|128,10/*1285*/,  // Results = #1286 
/*44457*/     OPC_EmitInteger, MVT::i32, 2, 
/*44460*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6|128,10/*1286*/, 7|128,10/*1287*/,  // Results = #1288 
/*44471*/     OPC_EmitInteger, MVT::i32, 0, 
/*44474*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,10/*1289*/,  // Results = #1290 
/*44483*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*44488*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,10/*1291*/,  // Results = #1292 
/*44497*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8|128,10/*1288*/, 10|128,10/*1290*/, 12|128,10/*1292*/,  // Results = #1293 
/*44510*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 122|128,9/*1274*/, 13|128,10/*1293*/,  // Results = #1294 
/*44521*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 107|128,9/*1259*/, 14|128,10/*1294*/, 2,  // Results = #1295 
/*44533*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 53|128,9/*1205*/, 72|128,9/*1224*/, 15|128,10/*1295*/,  // Results = #1296 
/*44546*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44549*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 17|128,10/*1297*/,  // Results = #1298 
/*44559*/     OPC_EmitInteger, MVT::i32, 0, 
/*44562*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,10/*1299*/,  // Results = #1300 
/*44571*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44576*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 21|128,10/*1301*/,  // Results = #1302 
/*44585*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 18|128,10/*1298*/, 20|128,10/*1300*/, 22|128,10/*1302*/,  // Results = #1303 
/*44598*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44601*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 24|128,10/*1304*/,  // Results = #1305 
/*44611*/     OPC_EmitInteger, MVT::i32, 2, 
/*44614*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25|128,10/*1305*/, 26|128,10/*1306*/,  // Results = #1307 
/*44625*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 23|128,10/*1303*/, 27|128,10/*1307*/,  // Results = #1308 
/*44636*/     OPC_EmitInteger, MVT::i32, 2, 
/*44639*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 28|128,10/*1308*/, 29|128,10/*1309*/,  // Results = #1310 
/*44650*/     OPC_EmitInteger, MVT::i32, 0, 
/*44653*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 31|128,10/*1311*/,  // Results = #1312 
/*44662*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*44667*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 33|128,10/*1313*/,  // Results = #1314 
/*44676*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 30|128,10/*1310*/, 32|128,10/*1312*/, 34|128,10/*1314*/,  // Results = #1315 
/*44689*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,10/*1296*/, 35|128,10/*1315*/,  // Results = #1316 
/*44700*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 38|128,9/*1190*/, 36|128,10/*1316*/, 2,  // Results = #1317 
/*44712*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 21|128,8/*1045*/, 40|128,8/*1064*/, 37|128,10/*1317*/,  // Results = #1318 
/*44725*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44728*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 39|128,10/*1319*/,  // Results = #1320 
/*44738*/     OPC_EmitInteger, MVT::i32, 4, 
/*44741*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 40|128,10/*1320*/, 41|128,10/*1321*/,  // Results = #1322 
/*44752*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44755*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 43|128,10/*1323*/,  // Results = #1324 
/*44765*/     OPC_EmitInteger, MVT::i32, 0, 
/*44768*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,10/*1325*/,  // Results = #1326 
/*44777*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*44781*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,10/*1327*/,  // Results = #1328 
/*44790*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 44|128,10/*1324*/, 46|128,10/*1326*/, 48|128,10/*1328*/,  // Results = #1329 
/*44803*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 42|128,10/*1322*/, 49|128,10/*1329*/,  // Results = #1330 
/*44814*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44817*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 51|128,10/*1331*/,  // Results = #1332 
/*44827*/     OPC_EmitInteger, MVT::i32, 0, 
/*44830*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 53|128,10/*1333*/,  // Results = #1334 
/*44839*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*44843*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 55|128,10/*1335*/,  // Results = #1336 
/*44852*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 52|128,10/*1332*/, 54|128,10/*1334*/, 56|128,10/*1336*/,  // Results = #1337 
/*44865*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44868*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 58|128,10/*1338*/,  // Results = #1339 
/*44878*/     OPC_EmitInteger, MVT::i32, 4, 
/*44881*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 59|128,10/*1339*/, 60|128,10/*1340*/,  // Results = #1341 
/*44892*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 57|128,10/*1337*/, 61|128,10/*1341*/,  // Results = #1342 
/*44903*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 50|128,10/*1330*/, 62|128,10/*1342*/,  // Results = #1343 
/*44914*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44917*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 64|128,10/*1344*/,  // Results = #1345 
/*44927*/     OPC_EmitInteger, MVT::i32, 0, 
/*44930*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66|128,10/*1346*/,  // Results = #1347 
/*44939*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*44943*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,10/*1348*/,  // Results = #1349 
/*44952*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 65|128,10/*1345*/, 67|128,10/*1347*/, 69|128,10/*1349*/,  // Results = #1350 
/*44965*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*44968*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 71|128,10/*1351*/,  // Results = #1352 
/*44978*/     OPC_EmitInteger, MVT::i32, 4, 
/*44981*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 72|128,10/*1352*/, 73|128,10/*1353*/,  // Results = #1354 
/*44992*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 70|128,10/*1350*/, 74|128,10/*1354*/,  // Results = #1355 
/*45003*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*45006*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 76|128,10/*1356*/,  // Results = #1357 
/*45016*/     OPC_EmitInteger, MVT::i32, 4, 
/*45019*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 77|128,10/*1357*/, 78|128,10/*1358*/,  // Results = #1359 
/*45030*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*45033*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 80|128,10/*1360*/,  // Results = #1361 
/*45043*/     OPC_EmitInteger, MVT::i32, 0, 
/*45046*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,10/*1362*/,  // Results = #1363 
/*45055*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*45059*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,10/*1364*/,  // Results = #1365 
/*45068*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 81|128,10/*1361*/, 83|128,10/*1363*/, 85|128,10/*1365*/,  // Results = #1366 
/*45081*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 79|128,10/*1359*/, 86|128,10/*1366*/,  // Results = #1367 
/*45092*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*45095*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 88|128,10/*1368*/,  // Results = #1369 
/*45105*/     OPC_EmitInteger, MVT::i32, 4, 
/*45108*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89|128,10/*1369*/, 90|128,10/*1370*/,  // Results = #1371 
/*45119*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*45122*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 92|128,10/*1372*/,  // Results = #1373 
/*45132*/     OPC_EmitInteger, MVT::i32, 0, 
/*45135*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 94|128,10/*1374*/,  // Results = #1375 
/*45144*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*45148*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 96|128,10/*1376*/,  // Results = #1377 
/*45157*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 93|128,10/*1373*/, 95|128,10/*1375*/, 97|128,10/*1377*/,  // Results = #1378 
/*45170*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 91|128,10/*1371*/, 98|128,10/*1378*/,  // Results = #1379 
/*45181*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*45184*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 100|128,10/*1380*/,  // Results = #1381 
/*45194*/     OPC_EmitInteger, MVT::i32, 2, 
/*45197*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 101|128,10/*1381*/, 102|128,10/*1382*/,  // Results = #1383 
/*45208*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*45211*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 104|128,10/*1384*/,  // Results = #1385 
/*45221*/     OPC_EmitInteger, MVT::i32, 2, 
/*45224*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 105|128,10/*1385*/, 106|128,10/*1386*/,  // Results = #1387 
/*45235*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 103|128,10/*1383*/, 107|128,10/*1387*/,  // Results = #1388 
/*45246*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*45249*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 109|128,10/*1389*/,  // Results = #1390 
/*45259*/     OPC_EmitInteger, MVT::i32, 2, 
/*45262*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,10/*1390*/, 111|128,10/*1391*/,  // Results = #1392 
/*45273*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*45276*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 113|128,10/*1393*/,  // Results = #1394 
/*45286*/     OPC_EmitInteger, MVT::i32, 2, 
/*45289*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,10/*1394*/, 115|128,10/*1395*/,  // Results = #1396 
/*45300*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 112|128,10/*1392*/, 116|128,10/*1396*/,  // Results = #1397 
/*45311*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 108|128,10/*1388*/, 117|128,10/*1397*/,  // Results = #1398 
/*45322*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 99|128,10/*1379*/, 118|128,10/*1398*/,  // Results = #1399 
/*45333*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 87|128,10/*1367*/, 119|128,10/*1399*/,  // Results = #1400 
/*45344*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 75|128,10/*1355*/, 120|128,10/*1400*/,  // Results = #1401 
/*45355*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63|128,10/*1343*/, 121|128,10/*1401*/,  // Results = #1402 
/*45366*/     OPC_EmitInteger, MVT::i32, 0, 
/*45369*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,10/*1403*/,  // Results = #1404 
/*45378*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*45382*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,10/*1405*/,  // Results = #1406 
/*45391*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122|128,10/*1402*/, 124|128,10/*1404*/, 126|128,10/*1406*/,  // Results = #1407 
/*45404*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,10/*1318*/, 127|128,10/*1407*/,  // Results = #1408 
/*45415*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 43|128,7/*939*/, 0|128,11/*1408*/, 2,  // Results = #1409 
/*45427*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 125|128,2/*381*/, 86|128,3/*470*/, 1|128,11/*1409*/,  // Results = #1410 
/*45440*/     OPC_EmitInteger, MVT::i32, SPU::R64CRegClassID,
/*45443*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::i64, 2/*#Ops*/, 2|128,11/*1410*/, 3|128,11/*1411*/, 
              // Src: (SPUmul64:i64 R64C:i64:$rA, R64C:i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:i64 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 4:i32), (SELBv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rA, VECREG:v16i8), 2:i32), (SHLQBYIv4i32:v16i8 (COPY_TO_REGCLASS:v16i8 R64C:i64:$rB, VECREG:v16i8), 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), VECREG:v4i32:$rCGmask)), R64C:i64)
            /*SwitchType*/ 104|128,65/*8424*/,  MVT::v2i64,// ->53881
/*45457*/     OPC_EmitInteger, MVT::i32, 0, 
/*45460*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3,  // Results = #4 
/*45468*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45473*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*45481*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 4, 6,  // Results = #7 
/*45491*/     OPC_EmitInteger, MVT::i32, 0, 
/*45494*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8,  // Results = #9 
/*45502*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45507*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10,  // Results = #11 
/*45515*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 9, 11,  // Results = #12 
/*45525*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 12,  // Results = #13 
/*45534*/     OPC_EmitInteger, MVT::i32, 0, 
/*45537*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14,  // Results = #15 
/*45545*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45550*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16,  // Results = #17 
/*45558*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 15, 17,  // Results = #18 
/*45568*/     OPC_EmitInteger, MVT::i32, 2, 
/*45571*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 19,  // Results = #20 
/*45580*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 18, 20,  // Results = #21 
/*45589*/     OPC_EmitInteger, MVT::i32, 2, 
/*45592*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21, 22,  // Results = #23 
/*45601*/     OPC_EmitInteger, MVT::i32, 0, 
/*45604*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24,  // Results = #25 
/*45612*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45617*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26,  // Results = #27 
/*45625*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 23, 25, 27,  // Results = #28 
/*45635*/     OPC_EmitInteger, MVT::i32, 0, 
/*45638*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 29,  // Results = #30 
/*45646*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45651*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 31,  // Results = #32 
/*45659*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 30, 32,  // Results = #33 
/*45669*/     OPC_EmitInteger, MVT::i32, 0, 
/*45672*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34,  // Results = #35 
/*45680*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45685*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36,  // Results = #37 
/*45693*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 35, 37,  // Results = #38 
/*45703*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33, 38,  // Results = #39 
/*45712*/     OPC_EmitInteger, MVT::i32, 0, 
/*45715*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40,  // Results = #41 
/*45723*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45728*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42,  // Results = #43 
/*45736*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 41, 43,  // Results = #44 
/*45746*/     OPC_EmitInteger, MVT::i32, 2, 
/*45749*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 45,  // Results = #46 
/*45758*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 44, 46,  // Results = #47 
/*45767*/     OPC_EmitInteger, MVT::i32, 2, 
/*45770*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 47, 48,  // Results = #49 
/*45779*/     OPC_EmitInteger, MVT::i32, 0, 
/*45782*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50,  // Results = #51 
/*45790*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45795*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52,  // Results = #53 
/*45803*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 49, 51, 53,  // Results = #54 
/*45813*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 39, 54,  // Results = #55 
/*45822*/     OPC_EmitInteger, MVT::i32, 0, 
/*45825*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56,  // Results = #57 
/*45833*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45838*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58,  // Results = #59 
/*45846*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 57, 59,  // Results = #60 
/*45856*/     OPC_EmitInteger, MVT::i32, 0, 
/*45859*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 61,  // Results = #62 
/*45867*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45872*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63,  // Results = #64 
/*45880*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 62, 64,  // Results = #65 
/*45890*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60, 65,  // Results = #66 
/*45899*/     OPC_EmitInteger, MVT::i32, 0, 
/*45902*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 67,  // Results = #68 
/*45910*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45915*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69,  // Results = #70 
/*45923*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 68, 70,  // Results = #71 
/*45933*/     OPC_EmitInteger, MVT::i32, 2, 
/*45936*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 72,  // Results = #73 
/*45945*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 71, 73,  // Results = #74 
/*45954*/     OPC_EmitInteger, MVT::i32, 2, 
/*45957*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 74, 75,  // Results = #76 
/*45966*/     OPC_EmitInteger, MVT::i32, 0, 
/*45969*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77,  // Results = #78 
/*45977*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45982*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79,  // Results = #80 
/*45990*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 76, 78, 80,  // Results = #81 
/*46000*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66, 81,  // Results = #82 
/*46009*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55, 82, 2,  // Results = #83 
/*46019*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 28, 83,  // Results = #84 
/*46029*/     OPC_EmitInteger, MVT::i32, 0, 
/*46032*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 85,  // Results = #86 
/*46040*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46045*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 87,  // Results = #88 
/*46053*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 86, 88,  // Results = #89 
/*46063*/     OPC_EmitInteger, MVT::i32, 2, 
/*46066*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 90,  // Results = #91 
/*46075*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89, 91,  // Results = #92 
/*46084*/     OPC_EmitInteger, MVT::i32, 2, 
/*46087*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 92, 93,  // Results = #94 
/*46096*/     OPC_EmitInteger, MVT::i32, 0, 
/*46099*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95,  // Results = #96 
/*46107*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46112*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97,  // Results = #98 
/*46120*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 94, 96, 98,  // Results = #99 
/*46130*/     OPC_EmitInteger, MVT::i32, 0, 
/*46133*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100,  // Results = #101 
/*46141*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46146*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102,  // Results = #103 
/*46154*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 101, 103,  // Results = #104 
/*46164*/     OPC_EmitInteger, MVT::i32, 0, 
/*46167*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105,  // Results = #106 
/*46175*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46180*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107,  // Results = #108 
/*46188*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 106, 108,  // Results = #109 
/*46198*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 104, 109,  // Results = #110 
/*46207*/     OPC_EmitInteger, MVT::i32, 0, 
/*46210*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111,  // Results = #112 
/*46218*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46223*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113,  // Results = #114 
/*46231*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 112, 114,  // Results = #115 
/*46241*/     OPC_EmitInteger, MVT::i32, 2, 
/*46244*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 116,  // Results = #117 
/*46253*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 115, 117,  // Results = #118 
/*46262*/     OPC_EmitInteger, MVT::i32, 2, 
/*46265*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 118, 119,  // Results = #120 
/*46274*/     OPC_EmitInteger, MVT::i32, 0, 
/*46277*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121,  // Results = #122 
/*46285*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46290*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123,  // Results = #124 
/*46298*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 120, 122, 124,  // Results = #125 
/*46308*/     OPC_EmitInteger, MVT::i32, 0, 
/*46311*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 126,  // Results = #127 
/*46319*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46324*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0|128,1/*128*/,  // Results = #129 
/*46333*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 127, 1|128,1/*129*/,  // Results = #130 
/*46344*/     OPC_EmitInteger, MVT::i32, 0, 
/*46347*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,1/*131*/,  // Results = #132 
/*46356*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46361*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5|128,1/*133*/,  // Results = #134 
/*46370*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 4|128,1/*132*/, 6|128,1/*134*/,  // Results = #135 
/*46382*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2|128,1/*130*/, 7|128,1/*135*/,  // Results = #136 
/*46393*/     OPC_EmitInteger, MVT::i32, 0, 
/*46396*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,1/*137*/,  // Results = #138 
/*46405*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46410*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,1/*139*/,  // Results = #140 
/*46419*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10|128,1/*138*/, 12|128,1/*140*/,  // Results = #141 
/*46431*/     OPC_EmitInteger, MVT::i32, 2, 
/*46434*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 14|128,1/*142*/,  // Results = #143 
/*46444*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,1/*141*/, 15|128,1/*143*/,  // Results = #144 
/*46455*/     OPC_EmitInteger, MVT::i32, 2, 
/*46458*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,1/*144*/, 17|128,1/*145*/,  // Results = #146 
/*46469*/     OPC_EmitInteger, MVT::i32, 0, 
/*46472*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,1/*147*/,  // Results = #148 
/*46481*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46486*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 21|128,1/*149*/,  // Results = #150 
/*46495*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 18|128,1/*146*/, 20|128,1/*148*/, 22|128,1/*150*/,  // Results = #151 
/*46508*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8|128,1/*136*/, 23|128,1/*151*/,  // Results = #152 
/*46519*/     OPC_EmitInteger, MVT::i32, 0, 
/*46522*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 25|128,1/*153*/,  // Results = #154 
/*46531*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46536*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 27|128,1/*155*/,  // Results = #156 
/*46545*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 26|128,1/*154*/, 28|128,1/*156*/,  // Results = #157 
/*46557*/     OPC_EmitInteger, MVT::i32, 0, 
/*46560*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,1/*158*/,  // Results = #159 
/*46569*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46574*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,1/*160*/,  // Results = #161 
/*46583*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 31|128,1/*159*/, 33|128,1/*161*/,  // Results = #162 
/*46595*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29|128,1/*157*/, 34|128,1/*162*/,  // Results = #163 
/*46606*/     OPC_EmitInteger, MVT::i32, 0, 
/*46609*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,1/*164*/,  // Results = #165 
/*46618*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46623*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,1/*166*/,  // Results = #167 
/*46632*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 37|128,1/*165*/, 39|128,1/*167*/,  // Results = #168 
/*46644*/     OPC_EmitInteger, MVT::i32, 2, 
/*46647*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 41|128,1/*169*/,  // Results = #170 
/*46657*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 40|128,1/*168*/, 42|128,1/*170*/,  // Results = #171 
/*46668*/     OPC_EmitInteger, MVT::i32, 2, 
/*46671*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43|128,1/*171*/, 44|128,1/*172*/,  // Results = #173 
/*46682*/     OPC_EmitInteger, MVT::i32, 0, 
/*46685*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46|128,1/*174*/,  // Results = #175 
/*46694*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46699*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48|128,1/*176*/,  // Results = #177 
/*46708*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 45|128,1/*173*/, 47|128,1/*175*/, 49|128,1/*177*/,  // Results = #178 
/*46721*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 35|128,1/*163*/, 50|128,1/*178*/,  // Results = #179 
/*46732*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 24|128,1/*152*/, 51|128,1/*179*/, 2,  // Results = #180 
/*46744*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 110, 125, 52|128,1/*180*/,  // Results = #181 
/*46755*/     OPC_EmitInteger, MVT::i32, 0, 
/*46758*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,1/*182*/,  // Results = #183 
/*46767*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46772*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,1/*184*/,  // Results = #185 
/*46781*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 55|128,1/*183*/, 57|128,1/*185*/,  // Results = #186 
/*46793*/     OPC_EmitInteger, MVT::i32, 2, 
/*46796*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 59|128,1/*187*/,  // Results = #188 
/*46806*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 58|128,1/*186*/, 60|128,1/*188*/,  // Results = #189 
/*46817*/     OPC_EmitInteger, MVT::i32, 2, 
/*46820*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 61|128,1/*189*/, 62|128,1/*190*/,  // Results = #191 
/*46831*/     OPC_EmitInteger, MVT::i32, 0, 
/*46834*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 64|128,1/*192*/,  // Results = #193 
/*46843*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46848*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66|128,1/*194*/,  // Results = #195 
/*46857*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 63|128,1/*191*/, 65|128,1/*193*/, 67|128,1/*195*/,  // Results = #196 
/*46870*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 53|128,1/*181*/, 68|128,1/*196*/,  // Results = #197 
/*46881*/     OPC_EmitInteger, MVT::i32, 0, 
/*46884*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,1/*198*/,  // Results = #199 
/*46893*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46898*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 72|128,1/*200*/,  // Results = #201 
/*46907*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 71|128,1/*199*/, 73|128,1/*201*/,  // Results = #202 
/*46919*/     OPC_EmitInteger, MVT::i32, 0, 
/*46922*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,1/*203*/,  // Results = #204 
/*46931*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46936*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,1/*205*/,  // Results = #206 
/*46945*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 76|128,1/*204*/, 78|128,1/*206*/,  // Results = #207 
/*46957*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 74|128,1/*202*/, 79|128,1/*207*/,  // Results = #208 
/*46968*/     OPC_EmitInteger, MVT::i32, 0, 
/*46971*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,1/*209*/,  // Results = #210 
/*46980*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46985*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83|128,1/*211*/,  // Results = #212 
/*46994*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 82|128,1/*210*/, 84|128,1/*212*/,  // Results = #213 
/*47006*/     OPC_EmitInteger, MVT::i32, 2, 
/*47009*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 86|128,1/*214*/,  // Results = #215 
/*47019*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 85|128,1/*213*/, 87|128,1/*215*/,  // Results = #216 
/*47030*/     OPC_EmitInteger, MVT::i32, 2, 
/*47033*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 88|128,1/*216*/, 89|128,1/*217*/,  // Results = #218 
/*47044*/     OPC_EmitInteger, MVT::i32, 0, 
/*47047*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,1/*219*/,  // Results = #220 
/*47056*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*47061*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,1/*221*/,  // Results = #222 
/*47070*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 90|128,1/*218*/, 92|128,1/*220*/, 94|128,1/*222*/,  // Results = #223 
/*47083*/     OPC_EmitInteger, MVT::i32, 0, 
/*47086*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 96|128,1/*224*/,  // Results = #225 
/*47095*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47100*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,1/*226*/,  // Results = #227 
/*47109*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 97|128,1/*225*/, 99|128,1/*227*/,  // Results = #228 
/*47121*/     OPC_EmitInteger, MVT::i32, 0, 
/*47124*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 101|128,1/*229*/,  // Results = #230 
/*47133*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47138*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,1/*231*/,  // Results = #232 
/*47147*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 102|128,1/*230*/, 104|128,1/*232*/,  // Results = #233 
/*47159*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 100|128,1/*228*/, 105|128,1/*233*/,  // Results = #234 
/*47170*/     OPC_EmitInteger, MVT::i32, 0, 
/*47173*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,1/*235*/,  // Results = #236 
/*47182*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47187*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,1/*237*/,  // Results = #238 
/*47196*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 108|128,1/*236*/, 110|128,1/*238*/,  // Results = #239 
/*47208*/     OPC_EmitInteger, MVT::i32, 2, 
/*47211*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 112|128,1/*240*/,  // Results = #241 
/*47221*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 111|128,1/*239*/, 113|128,1/*241*/,  // Results = #242 
/*47232*/     OPC_EmitInteger, MVT::i32, 2, 
/*47235*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,1/*242*/, 115|128,1/*243*/,  // Results = #244 
/*47246*/     OPC_EmitInteger, MVT::i32, 0, 
/*47249*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117|128,1/*245*/,  // Results = #246 
/*47258*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*47263*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,1/*247*/,  // Results = #248 
/*47272*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 116|128,1/*244*/, 118|128,1/*246*/, 120|128,1/*248*/,  // Results = #249 
/*47285*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 106|128,1/*234*/, 121|128,1/*249*/,  // Results = #250 
/*47296*/     OPC_EmitInteger, MVT::i32, 0, 
/*47299*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,1/*251*/,  // Results = #252 
/*47308*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47313*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,1/*253*/,  // Results = #254 
/*47322*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 124|128,1/*252*/, 126|128,1/*254*/,  // Results = #255 
/*47334*/     OPC_EmitInteger, MVT::i32, 0, 
/*47337*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0|128,2/*256*/,  // Results = #257 
/*47346*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47351*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,2/*258*/,  // Results = #259 
/*47360*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 1|128,2/*257*/, 3|128,2/*259*/,  // Results = #260 
/*47372*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,1/*255*/, 4|128,2/*260*/,  // Results = #261 
/*47383*/     OPC_EmitInteger, MVT::i32, 0, 
/*47386*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,2/*262*/,  // Results = #263 
/*47395*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47400*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,2/*264*/,  // Results = #265 
/*47409*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 7|128,2/*263*/, 9|128,2/*265*/,  // Results = #266 
/*47421*/     OPC_EmitInteger, MVT::i32, 2, 
/*47424*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 11|128,2/*267*/,  // Results = #268 
/*47434*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 10|128,2/*266*/, 12|128,2/*268*/,  // Results = #269 
/*47445*/     OPC_EmitInteger, MVT::i32, 2, 
/*47448*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,2/*269*/, 14|128,2/*270*/,  // Results = #271 
/*47459*/     OPC_EmitInteger, MVT::i32, 0, 
/*47462*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16|128,2/*272*/,  // Results = #273 
/*47471*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*47476*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 18|128,2/*274*/,  // Results = #275 
/*47485*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 15|128,2/*271*/, 17|128,2/*273*/, 19|128,2/*275*/,  // Results = #276 
/*47498*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,2/*261*/, 20|128,2/*276*/,  // Results = #277 
/*47509*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122|128,1/*250*/, 21|128,2/*277*/, 2,  // Results = #278 
/*47521*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 80|128,1/*208*/, 95|128,1/*223*/, 22|128,2/*278*/,  // Results = #279 
/*47534*/     OPC_EmitInteger, MVT::i32, 0, 
/*47537*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,2/*280*/,  // Results = #281 
/*47546*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47551*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,2/*282*/,  // Results = #283 
/*47560*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 25|128,2/*281*/, 27|128,2/*283*/,  // Results = #284 
/*47572*/     OPC_EmitInteger, MVT::i32, 2, 
/*47575*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 29|128,2/*285*/,  // Results = #286 
/*47585*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 28|128,2/*284*/, 30|128,2/*286*/,  // Results = #287 
/*47596*/     OPC_EmitInteger, MVT::i32, 2, 
/*47599*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 31|128,2/*287*/, 32|128,2/*288*/,  // Results = #289 
/*47610*/     OPC_EmitInteger, MVT::i32, 0, 
/*47613*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34|128,2/*290*/,  // Results = #291 
/*47622*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*47627*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,2/*292*/,  // Results = #293 
/*47636*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 33|128,2/*289*/, 35|128,2/*291*/, 37|128,2/*293*/,  // Results = #294 
/*47649*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 23|128,2/*279*/, 38|128,2/*294*/,  // Results = #295 
/*47660*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 69|128,1/*197*/, 39|128,2/*295*/, 2,  // Results = #296 
/*47672*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 84, 99, 40|128,2/*296*/,  // Results = #297 
/*47683*/     OPC_EmitInteger, MVT::i32, 4, 
/*47686*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 42|128,2/*298*/,  // Results = #299 
/*47696*/     OPC_EmitInteger, MVT::i32, 0, 
/*47699*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 44|128,2/*300*/,  // Results = #301 
/*47708*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*47712*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46|128,2/*302*/,  // Results = #303 
/*47721*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 45|128,2/*301*/, 47|128,2/*303*/,  // Results = #304 
/*47733*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43|128,2/*299*/, 48|128,2/*304*/,  // Results = #305 
/*47744*/     OPC_EmitInteger, MVT::i32, 0, 
/*47747*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,2/*306*/,  // Results = #307 
/*47756*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*47760*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,2/*308*/,  // Results = #309 
/*47769*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 51|128,2/*307*/, 53|128,2/*309*/,  // Results = #310 
/*47781*/     OPC_EmitInteger, MVT::i32, 4, 
/*47784*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 55|128,2/*311*/,  // Results = #312 
/*47794*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 54|128,2/*310*/, 56|128,2/*312*/,  // Results = #313 
/*47805*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,2/*305*/, 57|128,2/*313*/,  // Results = #314 
/*47816*/     OPC_EmitInteger, MVT::i32, 0, 
/*47819*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 59|128,2/*315*/,  // Results = #316 
/*47828*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*47832*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 61|128,2/*317*/,  // Results = #318 
/*47841*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 60|128,2/*316*/, 62|128,2/*318*/,  // Results = #319 
/*47853*/     OPC_EmitInteger, MVT::i32, 4, 
/*47856*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 64|128,2/*320*/,  // Results = #321 
/*47866*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63|128,2/*319*/, 65|128,2/*321*/,  // Results = #322 
/*47877*/     OPC_EmitInteger, MVT::i32, 4, 
/*47880*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 67|128,2/*323*/,  // Results = #324 
/*47890*/     OPC_EmitInteger, MVT::i32, 0, 
/*47893*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69|128,2/*325*/,  // Results = #326 
/*47902*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*47906*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71|128,2/*327*/,  // Results = #328 
/*47915*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 70|128,2/*326*/, 72|128,2/*328*/,  // Results = #329 
/*47927*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 68|128,2/*324*/, 73|128,2/*329*/,  // Results = #330 
/*47938*/     OPC_EmitInteger, MVT::i32, 4, 
/*47941*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 75|128,2/*331*/,  // Results = #332 
/*47951*/     OPC_EmitInteger, MVT::i32, 0, 
/*47954*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,2/*333*/,  // Results = #334 
/*47963*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*47967*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,2/*335*/,  // Results = #336 
/*47976*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 78|128,2/*334*/, 80|128,2/*336*/,  // Results = #337 
/*47988*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 76|128,2/*332*/, 81|128,2/*337*/,  // Results = #338 
/*47999*/     OPC_EmitInteger, MVT::i32, 2, 
/*48002*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 83|128,2/*339*/,  // Results = #340 
/*48012*/     OPC_EmitInteger, MVT::i32, 2, 
/*48015*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 85|128,2/*341*/,  // Results = #342 
/*48025*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 84|128,2/*340*/, 86|128,2/*342*/,  // Results = #343 
/*48036*/     OPC_EmitInteger, MVT::i32, 2, 
/*48039*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 88|128,2/*344*/,  // Results = #345 
/*48049*/     OPC_EmitInteger, MVT::i32, 2, 
/*48052*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 90|128,2/*346*/,  // Results = #347 
/*48062*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89|128,2/*345*/, 91|128,2/*347*/,  // Results = #348 
/*48073*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 87|128,2/*343*/, 92|128,2/*348*/,  // Results = #349 
/*48084*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 82|128,2/*338*/, 93|128,2/*349*/,  // Results = #350 
/*48095*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 74|128,2/*330*/, 94|128,2/*350*/,  // Results = #351 
/*48106*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66|128,2/*322*/, 95|128,2/*351*/,  // Results = #352 
/*48117*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 58|128,2/*314*/, 96|128,2/*352*/,  // Results = #353 
/*48128*/     OPC_EmitInteger, MVT::i32, 0, 
/*48131*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,2/*354*/,  // Results = #355 
/*48140*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*48144*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,2/*356*/,  // Results = #357 
/*48153*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 97|128,2/*353*/, 99|128,2/*355*/, 101|128,2/*357*/,  // Results = #358 
/*48166*/     OPC_EmitInteger, MVT::i32, 0, 
/*48169*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,2/*359*/,  // Results = #360 
/*48178*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48183*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105|128,2/*361*/,  // Results = #362 
/*48192*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 104|128,2/*360*/, 106|128,2/*362*/,  // Results = #363 
/*48204*/     OPC_EmitInteger, MVT::i32, 0, 
/*48207*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 108|128,2/*364*/,  // Results = #365 
/*48216*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48221*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 110|128,2/*366*/,  // Results = #367 
/*48230*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 109|128,2/*365*/, 111|128,2/*367*/,  // Results = #368 
/*48242*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 107|128,2/*363*/, 112|128,2/*368*/,  // Results = #369 
/*48253*/     OPC_EmitInteger, MVT::i32, 0, 
/*48256*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 114|128,2/*370*/,  // Results = #371 
/*48265*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48270*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 116|128,2/*372*/,  // Results = #373 
/*48279*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 115|128,2/*371*/, 117|128,2/*373*/,  // Results = #374 
/*48291*/     OPC_EmitInteger, MVT::i32, 2, 
/*48294*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 119|128,2/*375*/,  // Results = #376 
/*48304*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 118|128,2/*374*/, 120|128,2/*376*/,  // Results = #377 
/*48315*/     OPC_EmitInteger, MVT::i32, 2, 
/*48318*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 121|128,2/*377*/, 122|128,2/*378*/,  // Results = #379 
/*48329*/     OPC_EmitInteger, MVT::i32, 0, 
/*48332*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 124|128,2/*380*/,  // Results = #381 
/*48341*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48346*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 126|128,2/*382*/,  // Results = #383 
/*48355*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 123|128,2/*379*/, 125|128,2/*381*/, 127|128,2/*383*/,  // Results = #384 
/*48368*/     OPC_EmitInteger, MVT::i32, 0, 
/*48371*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,3/*385*/,  // Results = #386 
/*48380*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48385*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,3/*387*/,  // Results = #388 
/*48394*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2|128,3/*386*/, 4|128,3/*388*/,  // Results = #389 
/*48406*/     OPC_EmitInteger, MVT::i32, 0, 
/*48409*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,3/*390*/,  // Results = #391 
/*48418*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48423*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,3/*392*/,  // Results = #393 
/*48432*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 7|128,3/*391*/, 9|128,3/*393*/,  // Results = #394 
/*48444*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,3/*389*/, 10|128,3/*394*/,  // Results = #395 
/*48455*/     OPC_EmitInteger, MVT::i32, 0, 
/*48458*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12|128,3/*396*/,  // Results = #397 
/*48467*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48472*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,3/*398*/,  // Results = #399 
/*48481*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 13|128,3/*397*/, 15|128,3/*399*/,  // Results = #400 
/*48493*/     OPC_EmitInteger, MVT::i32, 2, 
/*48496*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 17|128,3/*401*/,  // Results = #402 
/*48506*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,3/*400*/, 18|128,3/*402*/,  // Results = #403 
/*48517*/     OPC_EmitInteger, MVT::i32, 2, 
/*48520*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,3/*403*/, 20|128,3/*404*/,  // Results = #405 
/*48531*/     OPC_EmitInteger, MVT::i32, 0, 
/*48534*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,3/*406*/,  // Results = #407 
/*48543*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48548*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,3/*408*/,  // Results = #409 
/*48557*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 21|128,3/*405*/, 23|128,3/*407*/, 25|128,3/*409*/,  // Results = #410 
/*48570*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,3/*395*/, 26|128,3/*410*/,  // Results = #411 
/*48581*/     OPC_EmitInteger, MVT::i32, 0, 
/*48584*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,3/*412*/,  // Results = #413 
/*48593*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48598*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,3/*414*/,  // Results = #415 
/*48607*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 29|128,3/*413*/, 31|128,3/*415*/,  // Results = #416 
/*48619*/     OPC_EmitInteger, MVT::i32, 0, 
/*48622*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 33|128,3/*417*/,  // Results = #418 
/*48631*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48636*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 35|128,3/*419*/,  // Results = #420 
/*48645*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 34|128,3/*418*/, 36|128,3/*420*/,  // Results = #421 
/*48657*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 32|128,3/*416*/, 37|128,3/*421*/,  // Results = #422 
/*48668*/     OPC_EmitInteger, MVT::i32, 0, 
/*48671*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 39|128,3/*423*/,  // Results = #424 
/*48680*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48685*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,3/*425*/,  // Results = #426 
/*48694*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 40|128,3/*424*/, 42|128,3/*426*/,  // Results = #427 
/*48706*/     OPC_EmitInteger, MVT::i32, 2, 
/*48709*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 44|128,3/*428*/,  // Results = #429 
/*48719*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43|128,3/*427*/, 45|128,3/*429*/,  // Results = #430 
/*48730*/     OPC_EmitInteger, MVT::i32, 2, 
/*48733*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,3/*430*/, 47|128,3/*431*/,  // Results = #432 
/*48744*/     OPC_EmitInteger, MVT::i32, 0, 
/*48747*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 49|128,3/*433*/,  // Results = #434 
/*48756*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48761*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 51|128,3/*435*/,  // Results = #436 
/*48770*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 48|128,3/*432*/, 50|128,3/*434*/, 52|128,3/*436*/,  // Results = #437 
/*48783*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,3/*422*/, 53|128,3/*437*/,  // Results = #438 
/*48794*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 27|128,3/*411*/, 54|128,3/*438*/, 2,  // Results = #439 
/*48806*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 113|128,2/*369*/, 0|128,3/*384*/, 55|128,3/*439*/,  // Results = #440 
/*48819*/     OPC_EmitInteger, MVT::i32, 0, 
/*48822*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 57|128,3/*441*/,  // Results = #442 
/*48831*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48836*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 59|128,3/*443*/,  // Results = #444 
/*48845*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 58|128,3/*442*/, 60|128,3/*444*/,  // Results = #445 
/*48857*/     OPC_EmitInteger, MVT::i32, 2, 
/*48860*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 62|128,3/*446*/,  // Results = #447 
/*48870*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 61|128,3/*445*/, 63|128,3/*447*/,  // Results = #448 
/*48881*/     OPC_EmitInteger, MVT::i32, 2, 
/*48884*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 64|128,3/*448*/, 65|128,3/*449*/,  // Results = #450 
/*48895*/     OPC_EmitInteger, MVT::i32, 0, 
/*48898*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 67|128,3/*451*/,  // Results = #452 
/*48907*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48912*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69|128,3/*453*/,  // Results = #454 
/*48921*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 66|128,3/*450*/, 68|128,3/*452*/, 70|128,3/*454*/,  // Results = #455 
/*48934*/     OPC_EmitInteger, MVT::i32, 0, 
/*48937*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 72|128,3/*456*/,  // Results = #457 
/*48946*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48951*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 74|128,3/*458*/,  // Results = #459 
/*48960*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 73|128,3/*457*/, 75|128,3/*459*/,  // Results = #460 
/*48972*/     OPC_EmitInteger, MVT::i32, 0, 
/*48975*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,3/*461*/,  // Results = #462 
/*48984*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48989*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,3/*463*/,  // Results = #464 
/*48998*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 78|128,3/*462*/, 80|128,3/*464*/,  // Results = #465 
/*49010*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 76|128,3/*460*/, 81|128,3/*465*/,  // Results = #466 
/*49021*/     OPC_EmitInteger, MVT::i32, 0, 
/*49024*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83|128,3/*467*/,  // Results = #468 
/*49033*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49038*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 85|128,3/*469*/,  // Results = #470 
/*49047*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 84|128,3/*468*/, 86|128,3/*470*/,  // Results = #471 
/*49059*/     OPC_EmitInteger, MVT::i32, 2, 
/*49062*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 88|128,3/*472*/,  // Results = #473 
/*49072*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 87|128,3/*471*/, 89|128,3/*473*/,  // Results = #474 
/*49083*/     OPC_EmitInteger, MVT::i32, 2, 
/*49086*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 90|128,3/*474*/, 91|128,3/*475*/,  // Results = #476 
/*49097*/     OPC_EmitInteger, MVT::i32, 0, 
/*49100*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,3/*477*/,  // Results = #478 
/*49109*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*49114*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,3/*479*/,  // Results = #480 
/*49123*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 92|128,3/*476*/, 94|128,3/*478*/, 96|128,3/*480*/,  // Results = #481 
/*49136*/     OPC_EmitInteger, MVT::i32, 0, 
/*49139*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,3/*482*/,  // Results = #483 
/*49148*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49153*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,3/*484*/,  // Results = #485 
/*49162*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 99|128,3/*483*/, 101|128,3/*485*/,  // Results = #486 
/*49174*/     OPC_EmitInteger, MVT::i32, 0, 
/*49177*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,3/*487*/,  // Results = #488 
/*49186*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49191*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105|128,3/*489*/,  // Results = #490 
/*49200*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 104|128,3/*488*/, 106|128,3/*490*/,  // Results = #491 
/*49212*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 102|128,3/*486*/, 107|128,3/*491*/,  // Results = #492 
/*49223*/     OPC_EmitInteger, MVT::i32, 0, 
/*49226*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,3/*493*/,  // Results = #494 
/*49235*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49240*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111|128,3/*495*/,  // Results = #496 
/*49249*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 110|128,3/*494*/, 112|128,3/*496*/,  // Results = #497 
/*49261*/     OPC_EmitInteger, MVT::i32, 2, 
/*49264*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 114|128,3/*498*/,  // Results = #499 
/*49274*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,3/*497*/, 115|128,3/*499*/,  // Results = #500 
/*49285*/     OPC_EmitInteger, MVT::i32, 2, 
/*49288*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,3/*500*/, 117|128,3/*501*/,  // Results = #502 
/*49299*/     OPC_EmitInteger, MVT::i32, 0, 
/*49302*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,3/*503*/,  // Results = #504 
/*49311*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*49316*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121|128,3/*505*/,  // Results = #506 
/*49325*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 118|128,3/*502*/, 120|128,3/*504*/, 122|128,3/*506*/,  // Results = #507 
/*49338*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 108|128,3/*492*/, 123|128,3/*507*/,  // Results = #508 
/*49349*/     OPC_EmitInteger, MVT::i32, 0, 
/*49352*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,3/*509*/,  // Results = #510 
/*49361*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49366*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,3/*511*/,  // Results = #512 
/*49375*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 126|128,3/*510*/, 0|128,4/*512*/,  // Results = #513 
/*49387*/     OPC_EmitInteger, MVT::i32, 0, 
/*49390*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,4/*514*/,  // Results = #515 
/*49399*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49404*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4|128,4/*516*/,  // Results = #517 
/*49413*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3|128,4/*515*/, 5|128,4/*517*/,  // Results = #518 
/*49425*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1|128,4/*513*/, 6|128,4/*518*/,  // Results = #519 
/*49436*/     OPC_EmitInteger, MVT::i32, 0, 
/*49439*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,4/*520*/,  // Results = #521 
/*49448*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49453*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10|128,4/*522*/,  // Results = #523 
/*49462*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 9|128,4/*521*/, 11|128,4/*523*/,  // Results = #524 
/*49474*/     OPC_EmitInteger, MVT::i32, 2, 
/*49477*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 13|128,4/*525*/,  // Results = #526 
/*49487*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 12|128,4/*524*/, 14|128,4/*526*/,  // Results = #527 
/*49498*/     OPC_EmitInteger, MVT::i32, 2, 
/*49501*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15|128,4/*527*/, 16|128,4/*528*/,  // Results = #529 
/*49512*/     OPC_EmitInteger, MVT::i32, 0, 
/*49515*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 18|128,4/*530*/,  // Results = #531 
/*49524*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*49529*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 20|128,4/*532*/,  // Results = #533 
/*49538*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 17|128,4/*529*/, 19|128,4/*531*/, 21|128,4/*533*/,  // Results = #534 
/*49551*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7|128,4/*519*/, 22|128,4/*534*/,  // Results = #535 
/*49562*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 124|128,3/*508*/, 23|128,4/*535*/, 2,  // Results = #536 
/*49574*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 82|128,3/*466*/, 97|128,3/*481*/, 24|128,4/*536*/,  // Results = #537 
/*49587*/     OPC_EmitInteger, MVT::i32, 0, 
/*49590*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,4/*538*/,  // Results = #539 
/*49599*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49604*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,4/*540*/,  // Results = #541 
/*49613*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 27|128,4/*539*/, 29|128,4/*541*/,  // Results = #542 
/*49625*/     OPC_EmitInteger, MVT::i32, 2, 
/*49628*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 31|128,4/*543*/,  // Results = #544 
/*49638*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30|128,4/*542*/, 32|128,4/*544*/,  // Results = #545 
/*49649*/     OPC_EmitInteger, MVT::i32, 2, 
/*49652*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33|128,4/*545*/, 34|128,4/*546*/,  // Results = #547 
/*49663*/     OPC_EmitInteger, MVT::i32, 0, 
/*49666*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,4/*548*/,  // Results = #549 
/*49675*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*49680*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,4/*550*/,  // Results = #551 
/*49689*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 35|128,4/*547*/, 37|128,4/*549*/, 39|128,4/*551*/,  // Results = #552 
/*49702*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25|128,4/*537*/, 40|128,4/*552*/,  // Results = #553 
/*49713*/     OPC_EmitInteger, MVT::i32, 0, 
/*49716*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42|128,4/*554*/,  // Results = #555 
/*49725*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49730*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 44|128,4/*556*/,  // Results = #557 
/*49739*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 43|128,4/*555*/, 45|128,4/*557*/,  // Results = #558 
/*49751*/     OPC_EmitInteger, MVT::i32, 0, 
/*49754*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,4/*559*/,  // Results = #560 
/*49763*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49768*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 49|128,4/*561*/,  // Results = #562 
/*49777*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 48|128,4/*560*/, 50|128,4/*562*/,  // Results = #563 
/*49789*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,4/*558*/, 51|128,4/*563*/,  // Results = #564 
/*49800*/     OPC_EmitInteger, MVT::i32, 0, 
/*49803*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 53|128,4/*565*/,  // Results = #566 
/*49812*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49817*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 55|128,4/*567*/,  // Results = #568 
/*49826*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 54|128,4/*566*/, 56|128,4/*568*/,  // Results = #569 
/*49838*/     OPC_EmitInteger, MVT::i32, 2, 
/*49841*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 58|128,4/*570*/,  // Results = #571 
/*49851*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 57|128,4/*569*/, 59|128,4/*571*/,  // Results = #572 
/*49862*/     OPC_EmitInteger, MVT::i32, 2, 
/*49865*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60|128,4/*572*/, 61|128,4/*573*/,  // Results = #574 
/*49876*/     OPC_EmitInteger, MVT::i32, 0, 
/*49879*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63|128,4/*575*/,  // Results = #576 
/*49888*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*49893*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 65|128,4/*577*/,  // Results = #578 
/*49902*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 62|128,4/*574*/, 64|128,4/*576*/, 66|128,4/*578*/,  // Results = #579 
/*49915*/     OPC_EmitInteger, MVT::i32, 0, 
/*49918*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,4/*580*/,  // Results = #581 
/*49927*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49932*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,4/*582*/,  // Results = #583 
/*49941*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 69|128,4/*581*/, 71|128,4/*583*/,  // Results = #584 
/*49953*/     OPC_EmitInteger, MVT::i32, 0, 
/*49956*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,4/*585*/,  // Results = #586 
/*49965*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49970*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,4/*587*/,  // Results = #588 
/*49979*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 74|128,4/*586*/, 76|128,4/*588*/,  // Results = #589 
/*49991*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 72|128,4/*584*/, 77|128,4/*589*/,  // Results = #590 
/*50002*/     OPC_EmitInteger, MVT::i32, 0, 
/*50005*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,4/*591*/,  // Results = #592 
/*50014*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50019*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,4/*593*/,  // Results = #594 
/*50028*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 80|128,4/*592*/, 82|128,4/*594*/,  // Results = #595 
/*50040*/     OPC_EmitInteger, MVT::i32, 2, 
/*50043*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 84|128,4/*596*/,  // Results = #597 
/*50053*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 83|128,4/*595*/, 85|128,4/*597*/,  // Results = #598 
/*50064*/     OPC_EmitInteger, MVT::i32, 2, 
/*50067*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86|128,4/*598*/, 87|128,4/*599*/,  // Results = #600 
/*50078*/     OPC_EmitInteger, MVT::i32, 0, 
/*50081*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,4/*601*/,  // Results = #602 
/*50090*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*50095*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,4/*603*/,  // Results = #604 
/*50104*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88|128,4/*600*/, 90|128,4/*602*/, 92|128,4/*604*/,  // Results = #605 
/*50117*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 78|128,4/*590*/, 93|128,4/*605*/,  // Results = #606 
/*50128*/     OPC_EmitInteger, MVT::i32, 0, 
/*50131*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,4/*607*/,  // Results = #608 
/*50140*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50145*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,4/*609*/,  // Results = #610 
/*50154*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 96|128,4/*608*/, 98|128,4/*610*/,  // Results = #611 
/*50166*/     OPC_EmitInteger, MVT::i32, 0, 
/*50169*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,4/*612*/,  // Results = #613 
/*50178*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50183*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102|128,4/*614*/,  // Results = #615 
/*50192*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 101|128,4/*613*/, 103|128,4/*615*/,  // Results = #616 
/*50204*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 99|128,4/*611*/, 104|128,4/*616*/,  // Results = #617 
/*50215*/     OPC_EmitInteger, MVT::i32, 0, 
/*50218*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,4/*618*/,  // Results = #619 
/*50227*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50232*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 108|128,4/*620*/,  // Results = #621 
/*50241*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 107|128,4/*619*/, 109|128,4/*621*/,  // Results = #622 
/*50253*/     OPC_EmitInteger, MVT::i32, 2, 
/*50256*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 111|128,4/*623*/,  // Results = #624 
/*50266*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,4/*622*/, 112|128,4/*624*/,  // Results = #625 
/*50277*/     OPC_EmitInteger, MVT::i32, 2, 
/*50280*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,4/*625*/, 114|128,4/*626*/,  // Results = #627 
/*50291*/     OPC_EmitInteger, MVT::i32, 0, 
/*50294*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 116|128,4/*628*/,  // Results = #629 
/*50303*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*50308*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 118|128,4/*630*/,  // Results = #631 
/*50317*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 115|128,4/*627*/, 117|128,4/*629*/, 119|128,4/*631*/,  // Results = #632 
/*50330*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 105|128,4/*617*/, 120|128,4/*632*/,  // Results = #633 
/*50341*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 94|128,4/*606*/, 121|128,4/*633*/, 2,  // Results = #634 
/*50353*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 52|128,4/*564*/, 67|128,4/*579*/, 122|128,4/*634*/,  // Results = #635 
/*50366*/     OPC_EmitInteger, MVT::i32, 0, 
/*50369*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 124|128,4/*636*/,  // Results = #637 
/*50378*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50383*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 126|128,4/*638*/,  // Results = #639 
/*50392*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 125|128,4/*637*/, 127|128,4/*639*/,  // Results = #640 
/*50404*/     OPC_EmitInteger, MVT::i32, 2, 
/*50407*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1|128,5/*641*/,  // Results = #642 
/*50417*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0|128,5/*640*/, 2|128,5/*642*/,  // Results = #643 
/*50428*/     OPC_EmitInteger, MVT::i32, 2, 
/*50431*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,5/*643*/, 4|128,5/*644*/,  // Results = #645 
/*50442*/     OPC_EmitInteger, MVT::i32, 0, 
/*50445*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,5/*646*/,  // Results = #647 
/*50454*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*50459*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,5/*648*/,  // Results = #649 
/*50468*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 5|128,5/*645*/, 7|128,5/*647*/, 9|128,5/*649*/,  // Results = #650 
/*50481*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 123|128,4/*635*/, 10|128,5/*650*/,  // Results = #651 
/*50492*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 41|128,4/*553*/, 11|128,5/*651*/, 2,  // Results = #652 
/*50504*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 56|128,3/*440*/, 71|128,3/*455*/, 12|128,5/*652*/,  // Results = #653 
/*50517*/     OPC_EmitInteger, MVT::i32, 4, 
/*50520*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 14|128,5/*654*/,  // Results = #655 
/*50530*/     OPC_EmitInteger, MVT::i32, 0, 
/*50533*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16|128,5/*656*/,  // Results = #657 
/*50542*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*50546*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 18|128,5/*658*/,  // Results = #659 
/*50555*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 17|128,5/*657*/, 19|128,5/*659*/,  // Results = #660 
/*50567*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15|128,5/*655*/, 20|128,5/*660*/,  // Results = #661 
/*50578*/     OPC_EmitInteger, MVT::i32, 0, 
/*50581*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,5/*662*/,  // Results = #663 
/*50590*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*50594*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,5/*664*/,  // Results = #665 
/*50603*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 23|128,5/*663*/, 25|128,5/*665*/,  // Results = #666 
/*50615*/     OPC_EmitInteger, MVT::i32, 4, 
/*50618*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 27|128,5/*667*/,  // Results = #668 
/*50628*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 26|128,5/*666*/, 28|128,5/*668*/,  // Results = #669 
/*50639*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21|128,5/*661*/, 29|128,5/*669*/,  // Results = #670 
/*50650*/     OPC_EmitInteger, MVT::i32, 0, 
/*50653*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 31|128,5/*671*/,  // Results = #672 
/*50662*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*50666*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 33|128,5/*673*/,  // Results = #674 
/*50675*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 32|128,5/*672*/, 34|128,5/*674*/,  // Results = #675 
/*50687*/     OPC_EmitInteger, MVT::i32, 4, 
/*50690*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 36|128,5/*676*/,  // Results = #677 
/*50700*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 35|128,5/*675*/, 37|128,5/*677*/,  // Results = #678 
/*50711*/     OPC_EmitInteger, MVT::i32, 4, 
/*50714*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 39|128,5/*679*/,  // Results = #680 
/*50724*/     OPC_EmitInteger, MVT::i32, 0, 
/*50727*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,5/*681*/,  // Results = #682 
/*50736*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*50740*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,5/*683*/,  // Results = #684 
/*50749*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 42|128,5/*682*/, 44|128,5/*684*/,  // Results = #685 
/*50761*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 40|128,5/*680*/, 45|128,5/*685*/,  // Results = #686 
/*50772*/     OPC_EmitInteger, MVT::i32, 4, 
/*50775*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 47|128,5/*687*/,  // Results = #688 
/*50785*/     OPC_EmitInteger, MVT::i32, 0, 
/*50788*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 49|128,5/*689*/,  // Results = #690 
/*50797*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*50801*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 51|128,5/*691*/,  // Results = #692 
/*50810*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 50|128,5/*690*/, 52|128,5/*692*/,  // Results = #693 
/*50822*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 48|128,5/*688*/, 53|128,5/*693*/,  // Results = #694 
/*50833*/     OPC_EmitInteger, MVT::i32, 2, 
/*50836*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 55|128,5/*695*/,  // Results = #696 
/*50846*/     OPC_EmitInteger, MVT::i32, 2, 
/*50849*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 57|128,5/*697*/,  // Results = #698 
/*50859*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 56|128,5/*696*/, 58|128,5/*698*/,  // Results = #699 
/*50870*/     OPC_EmitInteger, MVT::i32, 2, 
/*50873*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 60|128,5/*700*/,  // Results = #701 
/*50883*/     OPC_EmitInteger, MVT::i32, 2, 
/*50886*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 62|128,5/*702*/,  // Results = #703 
/*50896*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 61|128,5/*701*/, 63|128,5/*703*/,  // Results = #704 
/*50907*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 59|128,5/*699*/, 64|128,5/*704*/,  // Results = #705 
/*50918*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 54|128,5/*694*/, 65|128,5/*705*/,  // Results = #706 
/*50929*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,5/*686*/, 66|128,5/*706*/,  // Results = #707 
/*50940*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,5/*678*/, 67|128,5/*707*/,  // Results = #708 
/*50951*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30|128,5/*670*/, 68|128,5/*708*/,  // Results = #709 
/*50962*/     OPC_EmitInteger, MVT::i32, 0, 
/*50965*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,5/*710*/,  // Results = #711 
/*50974*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*50978*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 72|128,5/*712*/,  // Results = #713 
/*50987*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 69|128,5/*709*/, 71|128,5/*711*/, 73|128,5/*713*/,  // Results = #714 
/*51000*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,5/*653*/, 74|128,5/*714*/,  // Results = #715 
/*51011*/     OPC_EmitInteger, MVT::i32, 0, 
/*51014*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,5/*716*/,  // Results = #717 
/*51023*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51028*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,5/*718*/,  // Results = #719 
/*51037*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 77|128,5/*717*/, 79|128,5/*719*/,  // Results = #720 
/*51049*/     OPC_EmitInteger, MVT::i32, 0, 
/*51052*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,5/*721*/,  // Results = #722 
/*51061*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51066*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83|128,5/*723*/,  // Results = #724 
/*51075*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 82|128,5/*722*/, 84|128,5/*724*/,  // Results = #725 
/*51087*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 80|128,5/*720*/, 85|128,5/*725*/,  // Results = #726 
/*51098*/     OPC_EmitInteger, MVT::i32, 0, 
/*51101*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 87|128,5/*727*/,  // Results = #728 
/*51110*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51115*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,5/*729*/,  // Results = #730 
/*51124*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 88|128,5/*728*/, 90|128,5/*730*/,  // Results = #731 
/*51136*/     OPC_EmitInteger, MVT::i32, 2, 
/*51139*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 92|128,5/*732*/,  // Results = #733 
/*51149*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 91|128,5/*731*/, 93|128,5/*733*/,  // Results = #734 
/*51160*/     OPC_EmitInteger, MVT::i32, 2, 
/*51163*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 94|128,5/*734*/, 95|128,5/*735*/,  // Results = #736 
/*51174*/     OPC_EmitInteger, MVT::i32, 0, 
/*51177*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,5/*737*/,  // Results = #738 
/*51186*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51191*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 99|128,5/*739*/,  // Results = #740 
/*51200*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 96|128,5/*736*/, 98|128,5/*738*/, 100|128,5/*740*/,  // Results = #741 
/*51213*/     OPC_EmitInteger, MVT::i32, 0, 
/*51216*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102|128,5/*742*/,  // Results = #743 
/*51225*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51230*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 104|128,5/*744*/,  // Results = #745 
/*51239*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 103|128,5/*743*/, 105|128,5/*745*/,  // Results = #746 
/*51251*/     OPC_EmitInteger, MVT::i32, 0, 
/*51254*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,5/*747*/,  // Results = #748 
/*51263*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51268*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,5/*749*/,  // Results = #750 
/*51277*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 108|128,5/*748*/, 110|128,5/*750*/,  // Results = #751 
/*51289*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 106|128,5/*746*/, 111|128,5/*751*/,  // Results = #752 
/*51300*/     OPC_EmitInteger, MVT::i32, 0, 
/*51303*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113|128,5/*753*/,  // Results = #754 
/*51312*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51317*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 115|128,5/*755*/,  // Results = #756 
/*51326*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 114|128,5/*754*/, 116|128,5/*756*/,  // Results = #757 
/*51338*/     OPC_EmitInteger, MVT::i32, 2, 
/*51341*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 118|128,5/*758*/,  // Results = #759 
/*51351*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 117|128,5/*757*/, 119|128,5/*759*/,  // Results = #760 
/*51362*/     OPC_EmitInteger, MVT::i32, 2, 
/*51365*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 120|128,5/*760*/, 121|128,5/*761*/,  // Results = #762 
/*51376*/     OPC_EmitInteger, MVT::i32, 0, 
/*51379*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,5/*763*/,  // Results = #764 
/*51388*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51393*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,5/*765*/,  // Results = #766 
/*51402*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122|128,5/*762*/, 124|128,5/*764*/, 126|128,5/*766*/,  // Results = #767 
/*51415*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 112|128,5/*752*/, 127|128,5/*767*/,  // Results = #768 
/*51426*/     OPC_EmitInteger, MVT::i32, 0, 
/*51429*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,6/*769*/,  // Results = #770 
/*51438*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51443*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,6/*771*/,  // Results = #772 
/*51452*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2|128,6/*770*/, 4|128,6/*772*/,  // Results = #773 
/*51464*/     OPC_EmitInteger, MVT::i32, 0, 
/*51467*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,6/*774*/,  // Results = #775 
/*51476*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51481*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,6/*776*/,  // Results = #777 
/*51490*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 7|128,6/*775*/, 9|128,6/*777*/,  // Results = #778 
/*51502*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,6/*773*/, 10|128,6/*778*/,  // Results = #779 
/*51513*/     OPC_EmitInteger, MVT::i32, 0, 
/*51516*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12|128,6/*780*/,  // Results = #781 
/*51525*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51530*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,6/*782*/,  // Results = #783 
/*51539*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 13|128,6/*781*/, 15|128,6/*783*/,  // Results = #784 
/*51551*/     OPC_EmitInteger, MVT::i32, 2, 
/*51554*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 17|128,6/*785*/,  // Results = #786 
/*51564*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,6/*784*/, 18|128,6/*786*/,  // Results = #787 
/*51575*/     OPC_EmitInteger, MVT::i32, 2, 
/*51578*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,6/*787*/, 20|128,6/*788*/,  // Results = #789 
/*51589*/     OPC_EmitInteger, MVT::i32, 0, 
/*51592*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,6/*790*/,  // Results = #791 
/*51601*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51606*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,6/*792*/,  // Results = #793 
/*51615*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 21|128,6/*789*/, 23|128,6/*791*/, 25|128,6/*793*/,  // Results = #794 
/*51628*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,6/*779*/, 26|128,6/*794*/,  // Results = #795 
/*51639*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0|128,6/*768*/, 27|128,6/*795*/, 2,  // Results = #796 
/*51651*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 86|128,5/*726*/, 101|128,5/*741*/, 28|128,6/*796*/,  // Results = #797 
/*51664*/     OPC_EmitInteger, MVT::i32, 0, 
/*51667*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,6/*798*/,  // Results = #799 
/*51676*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51681*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,6/*800*/,  // Results = #801 
/*51690*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 31|128,6/*799*/, 33|128,6/*801*/,  // Results = #802 
/*51702*/     OPC_EmitInteger, MVT::i32, 2, 
/*51705*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 35|128,6/*803*/,  // Results = #804 
/*51715*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 34|128,6/*802*/, 36|128,6/*804*/,  // Results = #805 
/*51726*/     OPC_EmitInteger, MVT::i32, 2, 
/*51729*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 37|128,6/*805*/, 38|128,6/*806*/,  // Results = #807 
/*51740*/     OPC_EmitInteger, MVT::i32, 0, 
/*51743*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40|128,6/*808*/,  // Results = #809 
/*51752*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51757*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42|128,6/*810*/,  // Results = #811 
/*51766*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 39|128,6/*807*/, 41|128,6/*809*/, 43|128,6/*811*/,  // Results = #812 
/*51779*/     OPC_EmitInteger, MVT::i32, 0, 
/*51782*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,6/*813*/,  // Results = #814 
/*51791*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51796*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,6/*815*/,  // Results = #816 
/*51805*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 46|128,6/*814*/, 48|128,6/*816*/,  // Results = #817 
/*51817*/     OPC_EmitInteger, MVT::i32, 0, 
/*51820*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,6/*818*/,  // Results = #819 
/*51829*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51834*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,6/*820*/,  // Results = #821 
/*51843*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 51|128,6/*819*/, 53|128,6/*821*/,  // Results = #822 
/*51855*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,6/*817*/, 54|128,6/*822*/,  // Results = #823 
/*51866*/     OPC_EmitInteger, MVT::i32, 0, 
/*51869*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,6/*824*/,  // Results = #825 
/*51878*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51883*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,6/*826*/,  // Results = #827 
/*51892*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 57|128,6/*825*/, 59|128,6/*827*/,  // Results = #828 
/*51904*/     OPC_EmitInteger, MVT::i32, 2, 
/*51907*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 61|128,6/*829*/,  // Results = #830 
/*51917*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60|128,6/*828*/, 62|128,6/*830*/,  // Results = #831 
/*51928*/     OPC_EmitInteger, MVT::i32, 2, 
/*51931*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63|128,6/*831*/, 64|128,6/*832*/,  // Results = #833 
/*51942*/     OPC_EmitInteger, MVT::i32, 0, 
/*51945*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66|128,6/*834*/,  // Results = #835 
/*51954*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51959*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,6/*836*/,  // Results = #837 
/*51968*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 65|128,6/*833*/, 67|128,6/*835*/, 69|128,6/*837*/,  // Results = #838 
/*51981*/     OPC_EmitInteger, MVT::i32, 0, 
/*51984*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71|128,6/*839*/,  // Results = #840 
/*51993*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51998*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,6/*841*/,  // Results = #842 
/*52007*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 72|128,6/*840*/, 74|128,6/*842*/,  // Results = #843 
/*52019*/     OPC_EmitInteger, MVT::i32, 0, 
/*52022*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,6/*844*/,  // Results = #845 
/*52031*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52036*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,6/*846*/,  // Results = #847 
/*52045*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 77|128,6/*845*/, 79|128,6/*847*/,  // Results = #848 
/*52057*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 75|128,6/*843*/, 80|128,6/*848*/,  // Results = #849 
/*52068*/     OPC_EmitInteger, MVT::i32, 0, 
/*52071*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,6/*850*/,  // Results = #851 
/*52080*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52085*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,6/*852*/,  // Results = #853 
/*52094*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 83|128,6/*851*/, 85|128,6/*853*/,  // Results = #854 
/*52106*/     OPC_EmitInteger, MVT::i32, 2, 
/*52109*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 87|128,6/*855*/,  // Results = #856 
/*52119*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86|128,6/*854*/, 88|128,6/*856*/,  // Results = #857 
/*52130*/     OPC_EmitInteger, MVT::i32, 2, 
/*52133*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89|128,6/*857*/, 90|128,6/*858*/,  // Results = #859 
/*52144*/     OPC_EmitInteger, MVT::i32, 0, 
/*52147*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 92|128,6/*860*/,  // Results = #861 
/*52156*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*52161*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 94|128,6/*862*/,  // Results = #863 
/*52170*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 91|128,6/*859*/, 93|128,6/*861*/, 95|128,6/*863*/,  // Results = #864 
/*52183*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 81|128,6/*849*/, 96|128,6/*864*/,  // Results = #865 
/*52194*/     OPC_EmitInteger, MVT::i32, 0, 
/*52197*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,6/*866*/,  // Results = #867 
/*52206*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52211*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,6/*868*/,  // Results = #869 
/*52220*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 99|128,6/*867*/, 101|128,6/*869*/,  // Results = #870 
/*52232*/     OPC_EmitInteger, MVT::i32, 0, 
/*52235*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,6/*871*/,  // Results = #872 
/*52244*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52249*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105|128,6/*873*/,  // Results = #874 
/*52258*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 104|128,6/*872*/, 106|128,6/*874*/,  // Results = #875 
/*52270*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 102|128,6/*870*/, 107|128,6/*875*/,  // Results = #876 
/*52281*/     OPC_EmitInteger, MVT::i32, 0, 
/*52284*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,6/*877*/,  // Results = #878 
/*52293*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52298*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111|128,6/*879*/,  // Results = #880 
/*52307*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 110|128,6/*878*/, 112|128,6/*880*/,  // Results = #881 
/*52319*/     OPC_EmitInteger, MVT::i32, 2, 
/*52322*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 114|128,6/*882*/,  // Results = #883 
/*52332*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,6/*881*/, 115|128,6/*883*/,  // Results = #884 
/*52343*/     OPC_EmitInteger, MVT::i32, 2, 
/*52346*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,6/*884*/, 117|128,6/*885*/,  // Results = #886 
/*52357*/     OPC_EmitInteger, MVT::i32, 0, 
/*52360*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,6/*887*/,  // Results = #888 
/*52369*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*52374*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121|128,6/*889*/,  // Results = #890 
/*52383*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 118|128,6/*886*/, 120|128,6/*888*/, 122|128,6/*890*/,  // Results = #891 
/*52396*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 108|128,6/*876*/, 123|128,6/*891*/,  // Results = #892 
/*52407*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 97|128,6/*865*/, 124|128,6/*892*/, 2,  // Results = #893 
/*52419*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55|128,6/*823*/, 70|128,6/*838*/, 125|128,6/*893*/,  // Results = #894 
/*52432*/     OPC_EmitInteger, MVT::i32, 0, 
/*52435*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,6/*895*/,  // Results = #896 
/*52444*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52449*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,7/*897*/,  // Results = #898 
/*52458*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 0|128,7/*896*/, 2|128,7/*898*/,  // Results = #899 
/*52470*/     OPC_EmitInteger, MVT::i32, 2, 
/*52473*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 4|128,7/*900*/,  // Results = #901 
/*52483*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,7/*899*/, 5|128,7/*901*/,  // Results = #902 
/*52494*/     OPC_EmitInteger, MVT::i32, 2, 
/*52497*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6|128,7/*902*/, 7|128,7/*903*/,  // Results = #904 
/*52508*/     OPC_EmitInteger, MVT::i32, 0, 
/*52511*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,7/*905*/,  // Results = #906 
/*52520*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*52525*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,7/*907*/,  // Results = #908 
/*52534*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8|128,7/*904*/, 10|128,7/*906*/, 12|128,7/*908*/,  // Results = #909 
/*52547*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 126|128,6/*894*/, 13|128,7/*909*/,  // Results = #910 
/*52558*/     OPC_EmitInteger, MVT::i32, 0, 
/*52561*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 15|128,7/*911*/,  // Results = #912 
/*52570*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52575*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17|128,7/*913*/,  // Results = #914 
/*52584*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 16|128,7/*912*/, 18|128,7/*914*/,  // Results = #915 
/*52596*/     OPC_EmitInteger, MVT::i32, 0, 
/*52599*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 20|128,7/*916*/,  // Results = #917 
/*52608*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52613*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,7/*918*/,  // Results = #919 
/*52622*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 21|128,7/*917*/, 23|128,7/*919*/,  // Results = #920 
/*52634*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,7/*915*/, 24|128,7/*920*/,  // Results = #921 
/*52645*/     OPC_EmitInteger, MVT::i32, 0, 
/*52648*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,7/*922*/,  // Results = #923 
/*52657*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52662*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,7/*924*/,  // Results = #925 
/*52671*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 27|128,7/*923*/, 29|128,7/*925*/,  // Results = #926 
/*52683*/     OPC_EmitInteger, MVT::i32, 2, 
/*52686*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 31|128,7/*927*/,  // Results = #928 
/*52696*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30|128,7/*926*/, 32|128,7/*928*/,  // Results = #929 
/*52707*/     OPC_EmitInteger, MVT::i32, 2, 
/*52710*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33|128,7/*929*/, 34|128,7/*930*/,  // Results = #931 
/*52721*/     OPC_EmitInteger, MVT::i32, 0, 
/*52724*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,7/*932*/,  // Results = #933 
/*52733*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*52738*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,7/*934*/,  // Results = #935 
/*52747*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 35|128,7/*931*/, 37|128,7/*933*/, 39|128,7/*935*/,  // Results = #936 
/*52760*/     OPC_EmitInteger, MVT::i32, 0, 
/*52763*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,7/*937*/,  // Results = #938 
/*52772*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52777*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,7/*939*/,  // Results = #940 
/*52786*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 42|128,7/*938*/, 44|128,7/*940*/,  // Results = #941 
/*52798*/     OPC_EmitInteger, MVT::i32, 0, 
/*52801*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46|128,7/*942*/,  // Results = #943 
/*52810*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52815*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48|128,7/*944*/,  // Results = #945 
/*52824*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 47|128,7/*943*/, 49|128,7/*945*/,  // Results = #946 
/*52836*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 45|128,7/*941*/, 50|128,7/*946*/,  // Results = #947 
/*52847*/     OPC_EmitInteger, MVT::i32, 0, 
/*52850*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,7/*948*/,  // Results = #949 
/*52859*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52864*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,7/*950*/,  // Results = #951 
/*52873*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 53|128,7/*949*/, 55|128,7/*951*/,  // Results = #952 
/*52885*/     OPC_EmitInteger, MVT::i32, 2, 
/*52888*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 57|128,7/*953*/,  // Results = #954 
/*52898*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 56|128,7/*952*/, 58|128,7/*954*/,  // Results = #955 
/*52909*/     OPC_EmitInteger, MVT::i32, 2, 
/*52912*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 59|128,7/*955*/, 60|128,7/*956*/,  // Results = #957 
/*52923*/     OPC_EmitInteger, MVT::i32, 0, 
/*52926*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 62|128,7/*958*/,  // Results = #959 
/*52935*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*52940*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 64|128,7/*960*/,  // Results = #961 
/*52949*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 61|128,7/*957*/, 63|128,7/*959*/, 65|128,7/*961*/,  // Results = #962 
/*52962*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 51|128,7/*947*/, 66|128,7/*962*/,  // Results = #963 
/*52973*/     OPC_EmitInteger, MVT::i32, 0, 
/*52976*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,7/*964*/,  // Results = #965 
/*52985*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52990*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,7/*966*/,  // Results = #967 
/*52999*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 69|128,7/*965*/, 71|128,7/*967*/,  // Results = #968 
/*53011*/     OPC_EmitInteger, MVT::i32, 0, 
/*53014*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,7/*969*/,  // Results = #970 
/*53023*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*53028*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,7/*971*/,  // Results = #972 
/*53037*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 74|128,7/*970*/, 76|128,7/*972*/,  // Results = #973 
/*53049*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 72|128,7/*968*/, 77|128,7/*973*/,  // Results = #974 
/*53060*/     OPC_EmitInteger, MVT::i32, 0, 
/*53063*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,7/*975*/,  // Results = #976 
/*53072*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*53077*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,7/*977*/,  // Results = #978 
/*53086*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 80|128,7/*976*/, 82|128,7/*978*/,  // Results = #979 
/*53098*/     OPC_EmitInteger, MVT::i32, 2, 
/*53101*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 84|128,7/*980*/,  // Results = #981 
/*53111*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 83|128,7/*979*/, 85|128,7/*981*/,  // Results = #982 
/*53122*/     OPC_EmitInteger, MVT::i32, 2, 
/*53125*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86|128,7/*982*/, 87|128,7/*983*/,  // Results = #984 
/*53136*/     OPC_EmitInteger, MVT::i32, 0, 
/*53139*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,7/*985*/,  // Results = #986 
/*53148*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*53153*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,7/*987*/,  // Results = #988 
/*53162*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88|128,7/*984*/, 90|128,7/*986*/, 92|128,7/*988*/,  // Results = #989 
/*53175*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 78|128,7/*974*/, 93|128,7/*989*/,  // Results = #990 
/*53186*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 67|128,7/*963*/, 94|128,7/*990*/, 2,  // Results = #991 
/*53198*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 25|128,7/*921*/, 40|128,7/*936*/, 95|128,7/*991*/,  // Results = #992 
/*53211*/     OPC_EmitInteger, MVT::i32, 0, 
/*53214*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,7/*993*/,  // Results = #994 
/*53223*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*53228*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 99|128,7/*995*/,  // Results = #996 
/*53237*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 98|128,7/*994*/, 100|128,7/*996*/,  // Results = #997 
/*53249*/     OPC_EmitInteger, MVT::i32, 2, 
/*53252*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 102|128,7/*998*/,  // Results = #999 
/*53262*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 101|128,7/*997*/, 103|128,7/*999*/,  // Results = #1000 
/*53273*/     OPC_EmitInteger, MVT::i32, 2, 
/*53276*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 104|128,7/*1000*/, 105|128,7/*1001*/,  // Results = #1002 
/*53287*/     OPC_EmitInteger, MVT::i32, 0, 
/*53290*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,7/*1003*/,  // Results = #1004 
/*53299*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*53304*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,7/*1005*/,  // Results = #1006 
/*53313*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 106|128,7/*1002*/, 108|128,7/*1004*/, 110|128,7/*1006*/,  // Results = #1007 
/*53326*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 96|128,7/*992*/, 111|128,7/*1007*/,  // Results = #1008 
/*53337*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14|128,7/*910*/, 112|128,7/*1008*/, 2,  // Results = #1009 
/*53349*/     OPC_EmitNode, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 29|128,6/*797*/, 44|128,6/*812*/, 113|128,7/*1009*/,  // Results = #1010 
/*53362*/     OPC_EmitInteger, MVT::i32, 4, 
/*53365*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 115|128,7/*1011*/,  // Results = #1012 
/*53375*/     OPC_EmitInteger, MVT::i32, 0, 
/*53378*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117|128,7/*1013*/,  // Results = #1014 
/*53387*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*53391*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,7/*1015*/,  // Results = #1016 
/*53400*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 118|128,7/*1014*/, 120|128,7/*1016*/,  // Results = #1017 
/*53412*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,7/*1012*/, 121|128,7/*1017*/,  // Results = #1018 
/*53423*/     OPC_EmitInteger, MVT::i32, 0, 
/*53426*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,7/*1019*/,  // Results = #1020 
/*53435*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*53439*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,7/*1021*/,  // Results = #1022 
/*53448*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 124|128,7/*1020*/, 126|128,7/*1022*/,  // Results = #1023 
/*53460*/     OPC_EmitInteger, MVT::i32, 4, 
/*53463*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0|128,8/*1024*/,  // Results = #1025 
/*53473*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,7/*1023*/, 1|128,8/*1025*/,  // Results = #1026 
/*53484*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 122|128,7/*1018*/, 2|128,8/*1026*/,  // Results = #1027 
/*53495*/     OPC_EmitInteger, MVT::i32, 0, 
/*53498*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4|128,8/*1028*/,  // Results = #1029 
/*53507*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*53511*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,8/*1030*/,  // Results = #1031 
/*53520*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 5|128,8/*1029*/, 7|128,8/*1031*/,  // Results = #1032 
/*53532*/     OPC_EmitInteger, MVT::i32, 4, 
/*53535*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 9|128,8/*1033*/,  // Results = #1034 
/*53545*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8|128,8/*1032*/, 10|128,8/*1034*/,  // Results = #1035 
/*53556*/     OPC_EmitInteger, MVT::i32, 4, 
/*53559*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 12|128,8/*1036*/,  // Results = #1037 
/*53569*/     OPC_EmitInteger, MVT::i32, 0, 
/*53572*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,8/*1038*/,  // Results = #1039 
/*53581*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*53585*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16|128,8/*1040*/,  // Results = #1041 
/*53594*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 15|128,8/*1039*/, 17|128,8/*1041*/,  // Results = #1042 
/*53606*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,8/*1037*/, 18|128,8/*1042*/,  // Results = #1043 
/*53617*/     OPC_EmitInteger, MVT::i32, 4, 
/*53620*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 20|128,8/*1044*/,  // Results = #1045 
/*53630*/     OPC_EmitInteger, MVT::i32, 0, 
/*53633*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,8/*1046*/,  // Results = #1047 
/*53642*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*53646*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,8/*1048*/,  // Results = #1049 
/*53655*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 23|128,8/*1047*/, 25|128,8/*1049*/,  // Results = #1050 
/*53667*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21|128,8/*1045*/, 26|128,8/*1050*/,  // Results = #1051 
/*53678*/     OPC_EmitInteger, MVT::i32, 2, 
/*53681*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 28|128,8/*1052*/,  // Results = #1053 
/*53691*/     OPC_EmitInteger, MVT::i32, 2, 
/*53694*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 30|128,8/*1054*/,  // Results = #1055 
/*53704*/     OPC_EmitNode, TARGET_VAL(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29|128,8/*1053*/, 31|128,8/*1055*/,  // Results = #1056 
/*53715*/     OPC_EmitInteger, MVT::i32, 2, 
/*53718*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 33|128,8/*1057*/,  // Results = #1058 
/*53728*/     OPC_EmitInteger, MVT::i32, 2, 
/*53731*/     OPC_EmitNode, TARGET_VAL(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 35|128,8/*1059*/,  // Results = #1060 
/*53741*/     OPC_EmitNode, TARGET_VAL(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 34|128,8/*1058*/, 36|128,8/*1060*/,  // Results = #1061 
/*53752*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 32|128,8/*1056*/, 37|128,8/*1061*/,  // Results = #1062 
/*53763*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 27|128,8/*1051*/, 38|128,8/*1062*/,  // Results = #1063 
/*53774*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,8/*1043*/, 39|128,8/*1063*/,  // Results = #1064 
/*53785*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,8/*1035*/, 40|128,8/*1064*/,  // Results = #1065 
/*53796*/     OPC_EmitNode, TARGET_VAL(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,8/*1027*/, 41|128,8/*1065*/,  // Results = #1066 
/*53807*/     OPC_EmitInteger, MVT::i32, 0, 
/*53810*/     OPC_EmitNode, TARGET_VAL(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,8/*1067*/,  // Results = #1068 
/*53819*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*53823*/     OPC_EmitNode, TARGET_VAL(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,8/*1069*/,  // Results = #1070 
/*53832*/     OPC_EmitNode, TARGET_VAL(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 42|128,8/*1066*/, 44|128,8/*1068*/, 46|128,8/*1070*/,  // Results = #1071 
/*53845*/     OPC_EmitNode, TARGET_VAL(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,7/*1010*/, 47|128,8/*1071*/,  // Results = #1072 
/*53856*/     OPC_EmitNode, TARGET_VAL(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 75|128,5/*715*/, 48|128,8/*1072*/, 2,  // Results = #1073 
/*53868*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 41|128,2/*297*/, 102|128,2/*358*/, 49|128,8/*1073*/, 
              // Src: (SPUmul64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (ADDXv4i32:v2i64 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), VECREG:v4i32:$rCGmask))
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::ConstantFP),// ->54006
/*53885*/   OPC_RecordNode,   // #0 = $val
/*53886*/   OPC_Scope, 34, /*->53922*/ // 4 children in Scope
/*53888*/     OPC_CheckPredicate, 24, // Predicate_fpimmSExt16
/*53890*/     OPC_SwitchType /*2 cases */, 13,  MVT::f32,// ->53906
/*53893*/       OPC_EmitConvertToTarget, 0,
/*53895*/       OPC_EmitNodeXForm, 11, 1, // FPimm_sext16
/*53898*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILf32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 2, 
                // Src: (fpimm:f32)<<P:Predicate_fpimmSExt16>><<X:FPimm_sext16>>:$val - Complexity = 4
                // Dst: (ILf32:f32 (FPimm_sext16:f32 (fpimm:f32):$val))
              /*SwitchType*/ 13,  MVT::f64,// ->53921
/*53908*/       OPC_EmitConvertToTarget, 0,
/*53910*/       OPC_EmitNodeXForm, 11, 1, // FPimm_sext16
/*53913*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILf64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_fpimmSExt16>><<X:FPimm_sext16>>:$val - Complexity = 4
                // Dst: (ILf64:f64 (FPimm_sext16:f64 (fpimm:f64):$val))
              0, // EndSwitchType
/*53922*/   /*Scope*/ 17, /*->53940*/
/*53923*/     OPC_CheckPredicate, 25, // Predicate_hi16_f32
/*53925*/     OPC_CheckType, MVT::f32,
/*53927*/     OPC_EmitConvertToTarget, 0,
/*53929*/     OPC_EmitNodeXForm, 12, 1, // HI16_f32
/*53932*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILHUf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 2, 
              // Src: (fpimm:f32)<<P:Predicate_hi16_f32>><<X:HI16_f32>>:$val - Complexity = 4
              // Dst: (ILHUf32:f32 (HI16_f32:f32 (fpimm:f32):$val))
/*53940*/   /*Scope*/ 34, /*->53975*/
/*53941*/     OPC_CheckPredicate, 26, // Predicate_fpimm18
/*53943*/     OPC_SwitchType /*2 cases */, 13,  MVT::f32,// ->53959
/*53946*/       OPC_EmitConvertToTarget, 0,
/*53948*/       OPC_EmitNodeXForm, 13, 1, // FPimm_u18
/*53951*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILAf32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 2, 
                // Src: (fpimm:f32)<<P:Predicate_fpimm18>><<X:FPimm_u18>>:$val - Complexity = 4
                // Dst: (ILAf32:f32 (FPimm_u18:f32 (fpimm:f32):$val))
              /*SwitchType*/ 13,  MVT::f64,// ->53974
/*53961*/       OPC_EmitConvertToTarget, 0,
/*53963*/       OPC_EmitNodeXForm, 13, 1, // FPimm_u18
/*53966*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILAf64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_fpimm18>><<X:FPimm_u18>>:$val - Complexity = 4
                // Dst: (ILAf64:f64 (FPimm_u18:f64 (fpimm:f64):$val))
              0, // EndSwitchType
/*53975*/   /*Scope*/ 29, /*->54005*/
/*53976*/     OPC_CheckType, MVT::f32,
/*53978*/     OPC_EmitConvertToTarget, 0,
/*53980*/     OPC_EmitNodeXForm, 12, 1, // HI16_f32
/*53983*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 2,  // Results = #3 
/*53991*/     OPC_EmitConvertToTarget, 0,
/*53993*/     OPC_EmitNodeXForm, 14, 4, // LO16_f32
/*53996*/     OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (fpimm:f32):$imm - Complexity = 3
              // Dst: (IOHLf32:f32 (ILHUf32:f32 (HI16_f32:f32 (fpimm:f32):$imm)), (LO16_f32:f32 (fpimm:f32):$imm))
/*54005*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 48,  TARGET_VAL(ISD::FMUL),// ->54057
/*54009*/   OPC_RecordChild0, // #0 = $rA
/*54010*/   OPC_RecordChild1, // #1 = $rB
/*54011*/   OPC_SwitchType /*4 cases */, 9,  MVT::f32,// ->54023
/*54014*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
              // Src: (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB) - Complexity = 3
              // Dst: (FMf32:f32 R32FP:f32:$rA, R32FP:f32:$rB)
            /*SwitchType*/ 9,  MVT::f64,// ->54034
/*54025*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FMf64), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
              // Src: (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB) - Complexity = 3
              // Dst: (FMf64:f64 R64FP:f64:$rA, R64FP:f64:$rB)
            /*SwitchType*/ 9,  MVT::v4f32,// ->54045
/*54036*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 3
              // Dst: (FMv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
            /*SwitchType*/ 9,  MVT::v2f64,// ->54056
/*54047*/     OPC_MorphNodeTo, TARGET_VAL(SPU::FMv2f64), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 3
              // Dst: (FMv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
            0, // EndSwitchType
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SINT_TO_FP),// ->54087
/*54060*/   OPC_RecordChild0, // #0 = $rA
/*54061*/   OPC_SwitchType /*2 cases */, 10,  MVT::f32,// ->54074
/*54064*/     OPC_CheckChild0Type, MVT::i32,
/*54066*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CSiFf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (sint_to_fp:f32 R32C:i32:$rA) - Complexity = 3
              // Dst: (CSiFf32:f32 R32C:i32:$rA)
            /*SwitchType*/ 10,  MVT::v4f32,// ->54086
/*54076*/     OPC_CheckChild0Type, MVT::v4i32,
/*54078*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CSiFv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
              // Src: (sint_to_fp:v4f32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (CSiFv4f32:v4f32 VECREG:v4i32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::UINT_TO_FP),// ->54117
/*54090*/   OPC_RecordChild0, // #0 = $rA
/*54091*/   OPC_SwitchType /*2 cases */, 10,  MVT::f32,// ->54104
/*54094*/     OPC_CheckChild0Type, MVT::i32,
/*54096*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CUiFf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (uint_to_fp:f32 R32C:i32:$rA) - Complexity = 3
              // Dst: (CUiFf32:f32 R32C:i32:$rA)
            /*SwitchType*/ 10,  MVT::v4f32,// ->54116
/*54106*/     OPC_CheckChild0Type, MVT::v4i32,
/*54108*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CUiFv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
              // Src: (uint_to_fp:v4f32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (CUiFv4f32:v4f32 VECREG:v4i32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 13,  TARGET_VAL(ISD::FP_EXTEND),// ->54133
/*54120*/   OPC_RecordChild0, // #0 = $rA
/*54121*/   OPC_CheckChild0Type, MVT::f32,
/*54123*/   OPC_CheckType, MVT::f64,
/*54125*/   OPC_MorphNodeTo, TARGET_VAL(SPU::FESDf32), 0,
                1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
            // Src: (fextend:f64 R32FP:f32:$rA) - Complexity = 3
            // Dst: (FESDf32:f64 R32FP:f32:$rA)
          /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::FP_ROUND),// ->54147
/*54136*/   OPC_RecordChild0, // #0 = $rA
/*54137*/   OPC_CheckType, MVT::f32,
/*54139*/   OPC_MorphNodeTo, TARGET_VAL(SPU::FRDSf64), 0,
                1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
            // Src: (fround:f32 R64FP:f64:$rA) - Complexity = 3
            // Dst: (FRDSf64:f32 R64FP:f64:$rA)
          /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::FABS),// ->54229
/*54150*/   OPC_RecordChild0, // #0 = $rA
/*54151*/   OPC_SwitchType /*2 cases */, 36,  MVT::f32,// ->54190
/*54154*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*54159*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUr32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*54167*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*54172*/     OPC_EmitNode, TARGET_VAL(SPU::IOHLr32), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*54181*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ANDfabs32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 4, 
              // Src: (fabs:f32 R32FP:f32:$rA) - Complexity = 3
              // Dst: (ANDfabs32:f32 R32FP:f32:$rA, (IOHLr32:i32 (ILHUr32:i32 32767:i32), 65535:i32))
            /*SwitchType*/ 36,  MVT::v4f32,// ->54228
/*54192*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*54197*/     OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*54205*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*54210*/     OPC_EmitNode, TARGET_VAL(SPU::IOHLv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*54219*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ANDfabsvec), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 4, 
              // Src: (fabs:v4f32 VECREG:v4f32:$rA) - Complexity = 3
              // Dst: (ANDfabsvec:v4f32 VECREG:v4f32:$rA, (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 32767:i32), 65535:i32))
            0, // EndSwitchType
          /*SwitchOpcode*/ 34|128,5/*674*/,  TARGET_VAL(ISD::FDIV),// ->54907
/*54233*/   OPC_RecordChild0, // #0 = $rA
/*54234*/   OPC_RecordChild1, // #1 = $rB
/*54235*/   OPC_SwitchType /*2 cases */, 76|128,2/*332*/,  MVT::f32,// ->54571
/*54239*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #2 
/*54247*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*54256*/     OPC_EmitNode, TARGET_VAL(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*54265*/     OPC_EmitNode, TARGET_VAL(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 4, 1, 0,  // Results = #5 
/*54275*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #6 
/*54283*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*54292*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #8 
/*54300*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 8,  // Results = #9 
/*54309*/     OPC_EmitNode, TARGET_VAL(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 9,  // Results = #10 
/*54318*/     OPC_EmitNode, TARGET_VAL(SPU::FMAf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 5, 7, 10,  // Results = #11 
/*54328*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #12 
/*54336*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 12,  // Results = #13 
/*54345*/     OPC_EmitNode, TARGET_VAL(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 13,  // Results = #14 
/*54354*/     OPC_EmitNode, TARGET_VAL(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 14, 1, 0,  // Results = #15 
/*54364*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #16 
/*54372*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 16,  // Results = #17 
/*54381*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #18 
/*54389*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 18,  // Results = #19 
/*54398*/     OPC_EmitNode, TARGET_VAL(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 19,  // Results = #20 
/*54407*/     OPC_EmitNode, TARGET_VAL(SPU::FMAf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 15, 17, 20,  // Results = #21 
/*54417*/     OPC_EmitInteger, MVT::i32, 1, 
/*54420*/     OPC_EmitNode, TARGET_VAL(SPU::AIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 21, 22,  // Results = #23 
/*54429*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #24 
/*54437*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 24,  // Results = #25 
/*54446*/     OPC_EmitNode, TARGET_VAL(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 25,  // Results = #26 
/*54455*/     OPC_EmitNode, TARGET_VAL(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 26, 1, 0,  // Results = #27 
/*54465*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #28 
/*54473*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 28,  // Results = #29 
/*54482*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #30 
/*54490*/     OPC_EmitNode, TARGET_VAL(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 30,  // Results = #31 
/*54499*/     OPC_EmitNode, TARGET_VAL(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 31,  // Results = #32 
/*54508*/     OPC_EmitNode, TARGET_VAL(SPU::FMAf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 27, 29, 32,  // Results = #33 
/*54518*/     OPC_EmitInteger, MVT::i32, 1, 
/*54521*/     OPC_EmitNode, TARGET_VAL(SPU::AIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 33, 34,  // Results = #35 
/*54530*/     OPC_EmitNode, TARGET_VAL(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 35, 0,  // Results = #36 
/*54540*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54552*/     OPC_EmitNode, TARGET_VAL(SPU::CGTIf32), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 36, 37,  // Results = #38 
/*54561*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBf32_cond), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 11, 23, 38, 
              // Src: (fdiv:f32 R32FP:f32:$rA, R32FP:f32:$rB) - Complexity = 3
              // Dst: (SELBf32_cond:f32 (FMAf32:f32 (FNMSf32:f32 (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB))), R32FP:f32:$rB, R32FP:f32:$rA), (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)), (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)))), (AIf32:f32 (FMAf32:f32 (FNMSf32:f32 (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB))), R32FP:f32:$rB, R32FP:f32:$rA), (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)), (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)))), 1:i32), (CGTIf32:i32 (FNMSf32:f32 R32FP:f32:$rB, (AIf32:f32 (FMAf32:f32 (FNMSf32:f32 (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB))), R32FP:f32:$rB, R32FP:f32:$rA), (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)), (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)))), 1:i32), R32FP:f32:$rA), -1:i32))
            /*SwitchType*/ 76|128,2/*332*/,  MVT::v4f32,// ->54906
/*54574*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*54582*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2,  // Results = #3 
/*54591*/     OPC_EmitNode, TARGET_VAL(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*54600*/     OPC_EmitNode, TARGET_VAL(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 1, 0,  // Results = #5 
/*54610*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*54618*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 6,  // Results = #7 
/*54627*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #8 
/*54635*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 8,  // Results = #9 
/*54644*/     OPC_EmitNode, TARGET_VAL(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 9,  // Results = #10 
/*54653*/     OPC_EmitNode, TARGET_VAL(SPU::FMAv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 5, 7, 10,  // Results = #11 
/*54663*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #12 
/*54671*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 12,  // Results = #13 
/*54680*/     OPC_EmitNode, TARGET_VAL(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 13,  // Results = #14 
/*54689*/     OPC_EmitNode, TARGET_VAL(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14, 1, 0,  // Results = #15 
/*54699*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #16 
/*54707*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 16,  // Results = #17 
/*54716*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #18 
/*54724*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 18,  // Results = #19 
/*54733*/     OPC_EmitNode, TARGET_VAL(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 19,  // Results = #20 
/*54742*/     OPC_EmitNode, TARGET_VAL(SPU::FMAv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 15, 17, 20,  // Results = #21 
/*54752*/     OPC_EmitInteger, MVT::i16, 1, 
/*54755*/     OPC_EmitNode, TARGET_VAL(SPU::AIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21, 22,  // Results = #23 
/*54764*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #24 
/*54772*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 24,  // Results = #25 
/*54781*/     OPC_EmitNode, TARGET_VAL(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 25,  // Results = #26 
/*54790*/     OPC_EmitNode, TARGET_VAL(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 26, 1, 0,  // Results = #27 
/*54800*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #28 
/*54808*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 28,  // Results = #29 
/*54817*/     OPC_EmitNode, TARGET_VAL(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #30 
/*54825*/     OPC_EmitNode, TARGET_VAL(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 30,  // Results = #31 
/*54834*/     OPC_EmitNode, TARGET_VAL(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 31,  // Results = #32 
/*54843*/     OPC_EmitNode, TARGET_VAL(SPU::FMAv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 27, 29, 32,  // Results = #33 
/*54853*/     OPC_EmitInteger, MVT::i16, 1, 
/*54856*/     OPC_EmitNode, TARGET_VAL(SPU::AIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33, 34,  // Results = #35 
/*54865*/     OPC_EmitNode, TARGET_VAL(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 35, 0,  // Results = #36 
/*54875*/     OPC_EmitInteger, MVT::i16, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54887*/     OPC_EmitNode, TARGET_VAL(SPU::CGTIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 36, 37,  // Results = #38 
/*54896*/     OPC_MorphNodeTo, TARGET_VAL(SPU::SELBv4f32_cond), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 11, 23, 38, 
              // Src: (fdiv:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 3
              // Dst: (SELBv4f32_cond:v4f32 (FMAv4f32:v16i8 (FNMSv4f32:v16i8 (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB))), VECREG:v4f32:$rB, VECREG:v4f32:$rA), (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)), (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)))), (AIv4f32:v16i8 (FMAv4f32:v16i8 (FNMSv4f32:v16i8 (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB))), VECREG:v4f32:$rB, VECREG:v4f32:$rA), (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)), (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)))), 1:i16), (CGTIv4f32:v16i8 (FNMSv4f32:v16i8 VECREG:v4f32:$rB, (AIv4f32:v16i8 (FMAv4f32:v16i8 (FNMSv4f32:v16i8 (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB))), VECREG:v4f32:$rB, VECREG:v4f32:$rA), (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)), (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)))), 1:i16), VECREG:v4f32:$rA), -1:i16))
            0, // EndSwitchType
          /*SwitchOpcode*/ 8|128,1/*136*/,  TARGET_VAL(ISD::BUILD_VECTOR),// ->55047
/*54911*/   OPC_RecordNode,   // #0 = $val
/*54912*/   OPC_SwitchType /*3 cases */, 13,  MVT::v8i16,// ->54928
/*54915*/     OPC_CheckPredicate, 27, // Predicate_v8i16SExt16Imm
/*54917*/     OPC_EmitNodeXForm, 15, 0, // v8i16Uns16Imm_xform
/*54920*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ILHv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 1, 
              // Src: (build_vector:v8i16)<<P:Predicate_v8i16SExt16Imm>><<X:v8i16Uns16Imm_xform>>:$val - Complexity = 4
              // Dst: (ILHv8i16:v8i16 (v8i16Uns16Imm_xform:i16 (build_vector:v8i16):$val))
            /*SwitchType*/ 44,  MVT::v2i64,// ->54974
/*54930*/     OPC_Scope, 13, /*->54945*/ // 3 children in Scope
/*54932*/       OPC_CheckPredicate, 28, // Predicate_v2i64SExt16Imm
/*54934*/       OPC_EmitNodeXForm, 16, 0, // v2i64SExt16Imm_xform
/*54937*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 1, 
                // Src: (build_vector:v2i64)<<P:Predicate_v2i64SExt16Imm>><<X:v2i64SExt16Imm_xform>>:$val - Complexity = 4
                // Dst: (ILv2i64:v2i64 (v2i64SExt16Imm_xform:i64 (build_vector:v2i64):$val))
/*54945*/     /*Scope*/ 13, /*->54959*/
/*54946*/       OPC_CheckPredicate, 29, // Predicate_immILHUvec_i64
/*54948*/       OPC_EmitNodeXForm, 17, 0, // ILHUvec_get_imm
/*54951*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILHUv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 1, 
                // Src: (build_vector:v2i64)<<P:Predicate_immILHUvec_i64>><<X:ILHUvec_get_imm>>:$val - Complexity = 4
                // Dst: (ILHUv2i64:v2i64 (ILHUvec_get_imm:i64 (build_vector:v2i64):$val))
/*54959*/     /*Scope*/ 13, /*->54973*/
/*54960*/       OPC_CheckPredicate, 30, // Predicate_v2i64Uns18Imm
/*54962*/       OPC_EmitNodeXForm, 18, 0, // v2i64Uns18Imm_xform
/*54965*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILAv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 1, 
                // Src: (build_vector:v2i64)<<P:Predicate_v2i64Uns18Imm>><<X:v2i64Uns18Imm_xform>>:$val - Complexity = 4
                // Dst: (ILAv2i64:v2i64 (v2i64Uns18Imm_xform:i32 (build_vector:v2i64):$val))
/*54973*/     0, /*End of Scope*/
            /*SwitchType*/ 70,  MVT::v4i32,// ->55046
/*54976*/     OPC_Scope, 13, /*->54991*/ // 4 children in Scope
/*54978*/       OPC_CheckPredicate, 14, // Predicate_v4i32SExt16Imm
/*54980*/       OPC_EmitNodeXForm, 5, 0, // v4i32SExt16Imm_xform
/*54983*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                // Src: (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val - Complexity = 4
                // Dst: (ILv4i32:v4i32 (v4i32SExt16Imm_xform:i32 (build_vector:v4i32):$val))
/*54991*/     /*Scope*/ 13, /*->55005*/
/*54992*/       OPC_CheckPredicate, 31, // Predicate_immILHUvec
/*54994*/       OPC_EmitNodeXForm, 17, 0, // ILHUvec_get_imm
/*54997*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                // Src: (build_vector:v4i32)<<P:Predicate_immILHUvec>><<X:ILHUvec_get_imm>>:$val - Complexity = 4
                // Dst: (ILHUv4i32:v4i32 (ILHUvec_get_imm:i32 (build_vector:v4i32):$val))
/*55005*/     /*Scope*/ 13, /*->55019*/
/*55006*/       OPC_CheckPredicate, 32, // Predicate_v4i32Uns18Imm
/*55008*/       OPC_EmitNodeXForm, 19, 0, // v4i32Uns18Imm_xform
/*55011*/       OPC_MorphNodeTo, TARGET_VAL(SPU::ILAv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                // Src: (build_vector:v4i32)<<P:Predicate_v4i32Uns18Imm>><<X:v4i32Uns18Imm_xform>>:$val - Complexity = 4
                // Dst: (ILAv4i32:v4i32 (v4i32Uns18Imm_xform:i32 (build_vector:v4i32):$val))
/*55019*/     /*Scope*/ 25, /*->55045*/
/*55020*/       OPC_CheckPredicate, 33, // Predicate_v4i32Imm
/*55022*/       OPC_EmitNodeXForm, 20, 0, // HI16_vec
/*55025*/       OPC_EmitNode, TARGET_VAL(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1,  // Results = #2 
/*55033*/       OPC_EmitNodeXForm, 21, 0, // LO16_vec
/*55036*/       OPC_MorphNodeTo, TARGET_VAL(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                // Src: (build_vector:v4i32)<<P:Predicate_v4i32Imm>><<X:v4i32_get_imm>>:$imm - Complexity = 4
                // Dst: (IOHLv4i32:v4i32 (ILHUv4i32:v4i32 (HI16_vec:i32 (build_vector:v4i32)<<P:Predicate_v4i32Imm>><<X:v4i32_get_imm>>:$imm)), (LO16_vec:i32 (build_vector:v4i32)<<P:Predicate_v4i32Imm>><<X:v4i32_get_imm>>:$imm))
/*55045*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 33,  TARGET_VAL(SPUISD::CNTB),// ->55083
/*55050*/   OPC_RecordChild0, // #0 = $rA
/*55051*/   OPC_SwitchType /*3 cases */, 8,  MVT::v16i8,// ->55062
/*55054*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CNTBv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
              // Src: (SPUcntb:v16i8 VECREG:v16i8:$rA) - Complexity = 3
              // Dst: (CNTBv16i8:v16i8 VECREG:v16i8:$rA)
            /*SwitchType*/ 8,  MVT::v8i16,// ->55072
/*55064*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CNTBv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
              // Src: (SPUcntb:v8i16 VECREG:v8i16:$rA) - Complexity = 3
              // Dst: (CNTBv8i16:v8i16 VECREG:v8i16:$rA)
            /*SwitchType*/ 8,  MVT::v4i32,// ->55082
/*55074*/     OPC_MorphNodeTo, TARGET_VAL(SPU::CNTBv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (SPUcntb:v4i32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (CNTBv4i32:v4i32 VECREG:v4i32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 99,  TARGET_VAL(SPUISD::PREFSLOT2VEC),// ->55185
/*55086*/   OPC_RecordChild0, // #0 = $rA
/*55087*/   OPC_SwitchType /*6 cases */, 14,  MVT::v16i8,// ->55104
/*55090*/     OPC_CheckChild0Type, MVT::i8,
/*55092*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*55095*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (SPUprefslot2vec:v16i8 R8C:i8:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:v16i8 R8C:i8:$rA, VECREG:v16i8)
            /*SwitchType*/ 14,  MVT::v8i16,// ->55120
/*55106*/     OPC_CheckChild0Type, MVT::i16,
/*55108*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*55111*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (SPUprefslot2vec:v8i16 R16C:i16:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:v8i16 R16C:i16:$rA, VECREG:v16i8)
            /*SwitchType*/ 14,  MVT::v4i32,// ->55136
/*55122*/     OPC_CheckChild0Type, MVT::i32,
/*55124*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*55127*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUprefslot2vec:v4i32 R32C:i32:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:v4i32 R32C:i32:$rA, VECREG:v16i8)
            /*SwitchType*/ 14,  MVT::v2i64,// ->55152
/*55138*/     OPC_CheckChild0Type, MVT::i64,
/*55140*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*55143*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (SPUprefslot2vec:v2i64 R64C:i64:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:v2i64 R64C:i64:$rA, VECREG:v16i8)
            /*SwitchType*/ 14,  MVT::v4f32,// ->55168
/*55154*/     OPC_CheckChild0Type, MVT::f32,
/*55156*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*55159*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUprefslot2vec:v4f32 R32FP:f32:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:v4f32 R32FP:f32:$rA, VECREG:v16i8)
            /*SwitchType*/ 14,  MVT::v2f64,// ->55184
/*55170*/     OPC_CheckChild0Type, MVT::f64,
/*55172*/     OPC_EmitInteger, MVT::i32, SPU::VECREGRegClassID,
/*55175*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (SPUprefslot2vec:v2f64 R64FP:f64:$rA) - Complexity = 3
              // Dst: (COPY_TO_REGCLASS:v2f64 R64FP:f64:$rA, VECREG:v16i8)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(SPUISD::SHUFB),// ->55348
/*55189*/   OPC_RecordChild0, // #0 = $rA
/*55190*/   OPC_RecordChild1, // #1 = $rB
/*55191*/   OPC_RecordChild2, // #2 = $rC
/*55192*/   OPC_Scope, 76, /*->55270*/ // 2 children in Scope
/*55194*/     OPC_CheckChild2Type, MVT::v16i8,
/*55196*/     OPC_SwitchType /*6 cases */, 10,  MVT::v16i8,// ->55209
/*55199*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v8i16,// ->55221
/*55211*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v4i32,// ->55233
/*55223*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v2i64,// ->55245
/*55235*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v4f32,// ->55257
/*55247*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v2f64,// ->55269
/*55259*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v16i8:$rC)
              0, // EndSwitchType
/*55270*/   /*Scope*/ 76, /*->55347*/
/*55271*/     OPC_CheckChild2Type, MVT::v4i32,
/*55273*/     OPC_SwitchType /*6 cases */, 10,  MVT::v16i8,// ->55286
/*55276*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv16i8_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv16i8_m32:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v8i16,// ->55298
/*55288*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv8i16_m32), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv8i16_m32:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v4i32,// ->55310
/*55300*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv4i32_m32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv4i32_m32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v2i64,// ->55322
/*55312*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv2i64_m32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv2i64_m32:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v4f32,// ->55334
/*55324*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv4f32_m32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv4f32_m32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v2f64,// ->55346
/*55336*/       OPC_MorphNodeTo, TARGET_VAL(SPU::SHUFBv2f64_m32), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv2f64_m32:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v4i32:$rC)
              0, // EndSwitchType
/*55347*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50,  TARGET_VAL(SPUISD::ROTBYTES_LEFT_BITS),// ->55401
/*55351*/   OPC_RecordChild0, // #0 = $rA
/*55352*/   OPC_RecordChild1, // #1 = $shift
/*55353*/   OPC_CheckChild1Type, MVT::i32,
/*55355*/   OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->55367
/*55358*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYBIv16i8_r32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (SPUrotbytes_left_bits:v16i8 VECREG:v16i8:$rA, R32C:i32:$shift) - Complexity = 3
              // Dst: (ROTQBYBIv16i8_r32:v16i8 VECREG:v16i8:$rA, R32C:i32:$shift)
            /*SwitchType*/ 9,  MVT::v8i16,// ->55378
/*55369*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYBIv8i16_r32), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (SPUrotbytes_left_bits:v8i16 VECREG:v8i16:$rA, R32C:i32:$shift) - Complexity = 3
              // Dst: (ROTQBYBIv8i16_r32:v8i16 VECREG:v8i16:$rA, R32C:i32:$shift)
            /*SwitchType*/ 9,  MVT::v4i32,// ->55389
/*55380*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYBIv4i32_r32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUrotbytes_left_bits:v4i32 VECREG:v4i32:$rA, R32C:i32:$shift) - Complexity = 3
              // Dst: (ROTQBYBIv4i32_r32:v4i32 VECREG:v4i32:$rA, R32C:i32:$shift)
            /*SwitchType*/ 9,  MVT::v2i64,// ->55400
/*55391*/     OPC_MorphNodeTo, TARGET_VAL(SPU::ROTQBYBIv2i64_r32), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (SPUrotbytes_left_bits:v2i64 VECREG:v2i64:$rA, R32C:i32:$shift) - Complexity = 3
              // Dst: (ROTQBYBIv2i64_r32:v2i64 VECREG:v2i64:$rA, R32C:i32:$shift)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 55403 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 384
  // #OPC_RecordNode                     = 12
  // #OPC_RecordChild                    = 902
  // #OPC_RecordMemRef                   = 2
  // #OPC_CaptureGlueInput               = 3
  // #OPC_MoveChild                      = 1208
  // #OPC_MoveParent                     = 2249
  // #OPC_CheckSame                      = 499
  // #OPC_CheckPatternPredicate          = 0
  // #OPC_CheckPredicate                 = 392
  // #OPC_CheckOpcode                    = 686
  // #OPC_SwitchOpcode                   = 29
  // #OPC_CheckType                      = 730
  // #OPC_SwitchType                     = 133
  // #OPC_CheckChildType                 = 141
  // #OPC_CheckInteger                   = 203
  // #OPC_CheckCondCode                  = 184
  // #OPC_CheckValueType                 = 7
  // #OPC_CheckComplexPat                = 90
  // #OPC_CheckAndImm                    = 3
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 899
  // #OPC_EmitStringInteger              = 318
  // #OPC_EmitRegister                   = 0
  // #OPC_EmitConvertToTarget            = 218
  // #OPC_EmitMergeInputChains           = 135
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 2142
  // #OPC_EmitNodeXForm                  = 74
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 30
  // #OPC_MorphNodeTo                    = 1313

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_i16ImmSExt10
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isI16IntS10Immediate(N);

  }
  case 1: { // Predicate_i32ImmSExt10
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isI32IntS10Immediate(N);

  }
  case 2: { // Predicate_immU8
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 0xff);

  }
  case 3: { // Predicate_i16ImmUns10
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isI16IntU10Immediate(N);

  }
  case 4: { // Predicate_immAllOnesV
    SDNode *N = Node;

  return ISD::isBuildVectorAllOnes(N);

  }
  case 5: { // Predicate_v16i8U8Imm
    SDNode *N = Node;

  return SPU::get_vec_i8imm(N, *CurDAG, MVT::i8).getNode() != 0;

  }
  case 6: { // Predicate_v8i16Uns10Imm
    SDNode *N = Node;

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i16).getNode() != 0;

  }
  case 7: { // Predicate_v4i32Uns10Imm
    SDNode *N = Node;

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 8: { // Predicate_v8i16SExt10Imm
    SDNode *N = Node;

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i16).getNode() != 0;

  }
  case 9: { // Predicate_v4i32SExt10Imm
    SDNode *N = Node;

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 10: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 11: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 12: { // Predicate_immSExt8
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int Value = int(N->getSExtValue());
  return (Value >= -(1 << 8) && Value <= (1 << 8) - 1);

  }
  case 13: { // Predicate_i32ImmUns10
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isI32IntU10Immediate(N);

  }
  case 14: { // Predicate_v4i32SExt16Imm
    SDNode *N = Node;

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 15: { // Predicate_v16i8SExt8Imm
    SDNode *N = Node;

  return SPU::get_vec_i8imm(N, *CurDAG, MVT::i8).getNode() != 0;

  }
  case 16: { // Predicate_uimm7
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 0x7f);

  }
  case 17: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 18: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 19: { // Predicate_immU16
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // immU16 predicate- True if the immediate fits into a 16-bit unsigned field.
  return (uint64_t)N->getZExtValue() == (N->getZExtValue() & 0xffff);

  }
  case 20: { // Predicate_bitshift
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // bitshift predicate - returns true if 0 < imm <= 7 for SHLQBII
  // (shift left quadword by bits immediate)
  int64_t Val = N->getZExtValue();
  return (Val > 0 && Val <= 7);

  }
  case 21: { // Predicate_immSExt16
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // immSExt16 predicate - True if the immediate fits in a 16-bit sign extended
  // field.
  short Ignored;
  return isIntS16Immediate(N, Ignored);

  }
  case 22: { // Predicate_hi16
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // hi16 predicate - returns true if the immediate has all zeros in the
  // low order bits and is a 32-bit constant:
  if (N->getValueType(0) == MVT::i32) {
    uint32_t val = uint32_t(N->getZExtValue());
    return ((val & 0xffff0000) == val);
  } else if (N->getValueType(0) == MVT::i64) {
    uint64_t val = N->getZExtValue();
    return ((val & 0xffff0000ULL) == val);
  }

  return false;

  }
  case 23: { // Predicate_imm18
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // imm18 predicate: True if the immediate fits into an 18-bit unsigned field.
  int Value = (int) N->getZExtValue();
  return isUInt<18>(Value); 

  }
  case 24: { // Predicate_fpimmSExt16
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  short Ignored;
  return isFPS16Immediate(N, Ignored);  

  }
  case 25: { // Predicate_hi16_f32
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (N->getValueType(0) == MVT::f32) {
    uint32_t val = FloatToBits(N->getValueAPF().convertToFloat());
    return ((val & 0xffff0000) == val);
  }

  return false;

  }
  case 26: { // Predicate_fpimm18
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (N->getValueType(0) == MVT::f32) {
    uint32_t Value = FloatToBits(N->getValueAPF().convertToFloat());
    return isUInt<18>(Value);
  }

  return false;

  }
  case 27: { // Predicate_v8i16SExt16Imm
    SDNode *N = Node;

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i16).getNode() != 0;

  }
  case 28: { // Predicate_v2i64SExt16Imm
    SDNode *N = Node;

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i64).getNode() != 0;

  }
  case 29: { // Predicate_immILHUvec_i64
    SDNode *N = Node;

  return SPU::get_ILHUvec_imm(N, *CurDAG, MVT::i64).getNode() != 0;

  }
  case 30: { // Predicate_v2i64Uns18Imm
    SDNode *N = Node;

  return SPU::get_vec_u18imm(N, *CurDAG, MVT::i64).getNode() != 0;

  }
  case 31: { // Predicate_immILHUvec
    SDNode *N = Node;

  return SPU::get_ILHUvec_imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 32: { // Predicate_v4i32Uns18Imm
    SDNode *N = Node;

  return SPU::get_vec_u18imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 33: { // Predicate_v4i32Imm
    SDNode *N = Node;

  return SPU::get_v4i32_imm(N, *CurDAG).getNode() != 0;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectAFormAddr(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectDFormAddr(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectXFormAddr(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+2);
    return SelectDForm2Addr(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // v16i8U8Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i8imm(N, *CurDAG, MVT::i8);

  }
  case 1: {  // v8i16Uns10Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i16);

  }
  case 2: {  // v4i32Uns10Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i32);

  }
  case 3: {  // v8i16SExt10Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i16);

  }
  case 4: {  // v4i32SExt10Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i32);

  }
  case 5: {  // v4i32SExt16Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i32);

  }
  case 6: {  // v16i8SExt8Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i8imm(N, *CurDAG, MVT::i8);

  }
  case 7: {  // TO_IMM16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i16);

  }
  case 8: {  // TO_IMM32
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return getI32Imm(N->getZExtValue());

  }
  case 9: {  // HI16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return getI32Imm((unsigned)N->getZExtValue() >> 16);

  }
  case 10: {  // LO16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned val = N->getZExtValue();
  // Transformation function: get the low 16 bits.
  return getI32Imm(val & 0xffff);

  }
  case 11: {  // FPimm_sext16
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

  float fval = N->getValueAPF().convertToFloat();
  return getI32Imm((int) ((FloatToBits(fval) << 16) >> 16));

  }
  case 12: {  // HI16_f32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

  float fval = N->getValueAPF().convertToFloat();
  return getI32Imm(FloatToBits(fval) >> 16);

  }
  case 13: {  // FPimm_u18
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

  float fval = N->getValueAPF().convertToFloat();
  return getI32Imm(FloatToBits(fval) & ((1 << 18) - 1));

  }
  case 14: {  // LO16_f32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

  float fval = N->getValueAPF().convertToFloat();
  return getI32Imm(FloatToBits(fval) & 0xffff);

  }
  case 15: {  // v8i16Uns16Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i16);

  }
  case 16: {  // v2i64SExt16Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i64);

  }
  case 17: {  // ILHUvec_get_imm
    SDNode *N = V.getNode();

  return SPU::get_ILHUvec_imm(N, *CurDAG, MVT::i32);

  }
  case 18: {  // v2i64Uns18Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_u18imm(N, *CurDAG, MVT::i64);

  }
  case 19: {  // v4i32Uns18Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_u18imm(N, *CurDAG, MVT::i32);

  }
  case 20: {  // HI16_vec
    SDNode *N = V.getNode();

  SDValue OpVal(0, 0);

  assert(N->getOpcode() == ISD::BUILD_VECTOR
         && "HI16_vec got something other than a BUILD_VECTOR");
  
  // Get first constant operand...
  for (unsigned i = 0, e = N->getNumOperands();
       OpVal.getNode() == 0 && i != e; ++i) {
    if (N->getOperand(i).getOpcode() == ISD::UNDEF) continue;
    if (OpVal.getNode() == 0)
      OpVal = N->getOperand(i);
  }
  
  assert(OpVal.getNode() != 0 && "HI16_vec did not locate a <defined> node");
  ConstantSDNode *CN = cast<ConstantSDNode>(OpVal);
  return getI32Imm((unsigned)CN->getZExtValue() >> 16);

  }
  case 21: {  // LO16_vec
    SDNode *N = V.getNode();

  SDValue OpVal(0, 0);

  // Transformation function: get the low 16 bit immediate from a build_vector
  // node.
  assert(N->getOpcode() == ISD::BUILD_VECTOR
         && "LO16_vec got something other than a BUILD_VECTOR");

  // Get first constant operand...
  for (unsigned i = 0, e = N->getNumOperands();
       OpVal.getNode() == 0 && i != e; ++i) {
    if (N->getOperand(i).getOpcode() == ISD::UNDEF) continue;
    if (OpVal.getNode() == 0)
      OpVal = N->getOperand(i);
  }
  
  assert(OpVal.getNode() != 0 && "LO16_vec did not locate a <defined> node");
  ConstantSDNode *CN = cast<ConstantSDNode>(OpVal);
  return getI32Imm((unsigned)CN->getZExtValue() & 0xffff);

  }
  }
}

