{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493099670520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493099670536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 02:54:30 2017 " "Processing started: Tue Apr 25 02:54:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493099670536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099670536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099670536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493099671899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493099671899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/u_som_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/u_som_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_SOM_DECODE-HARDWARE " "Found design unit 1: U_SOM_DECODE-HARDWARE" {  } { { "subENTIDADES/U_SOM_DECODE.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/U_SOM_DECODE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693461 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_SOM_DECODE " "Found entity 1: U_SOM_DECODE" {  } { { "subENTIDADES/U_SOM_DECODE.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/U_SOM_DECODE.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/decode7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/decode7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode7seg-HARDWARE " "Found design unit 1: decode7seg-HARDWARE" {  } { { "subENTIDADES/decode7seg.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/decode7seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode7seg " "Found entity 1: decode7seg" {  } { { "subENTIDADES/decode7seg.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/decode7seg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/u_som.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/u_som.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_som-HARDWARE " "Found design unit 1: u_som-HARDWARE" {  } { { "subENTIDADES/u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/u_som.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_som " "Found entity 1: u_som" {  } { { "subENTIDADES/u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/u_som.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-HARDWARE " "Found design unit 1: trigger-HARDWARE" {  } { { "subENTIDADES/trigger.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/trigger.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "subENTIDADES/trigger.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/trigger.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/seletor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/seletor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELETOR-HARDWARE " "Found design unit 1: SELETOR-HARDWARE" {  } { { "subENTIDADES/SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/SELETOR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELETOR " "Found entity 1: SELETOR" {  } { { "subENTIDADES/SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/SELETOR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MENU-HARDWARE " "Found design unit 1: MENU-HARDWARE" {  } { { "subENTIDADES/menu.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/menu.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""} { "Info" "ISGN_ENTITY_NAME" "1 MENU " "Found entity 1: MENU" {  } { { "subENTIDADES/menu.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/menu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/fsm_u_som.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/fsm_u_som.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_u_som-HARDWARE " "Found design unit 1: fsm_u_som-HARDWARE" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_u_som " "Found entity 1: fsm_u_som" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/divideclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/divideclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divideclock-HARDWARE " "Found design unit 1: divideclock-HARDWARE" {  } { { "subENTIDADES/divideclock.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/divideclock.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""} { "Info" "ISGN_ENTITY_NAME" "1 divideclock " "Found entity 1: divideclock" {  } { { "subENTIDADES/divideclock.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/divideclock.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-HARDWARE " "Found design unit 1: delay-HARDWARE" {  } { { "subENTIDADES/delay.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/delay.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "subENTIDADES/delay.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/debouncer_pi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/debouncer_pi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_pi-behavior " "Found design unit 1: debouncer_pi-behavior" {  } { { "subENTIDADES/debouncer_pi.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/debouncer_pi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693492 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_pi " "Found entity 1: debouncer_pi" {  } { { "subENTIDADES/debouncer_pi.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/debouncer_pi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/cont_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/cont_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_pulse-HARDWARE " "Found design unit 1: cont_pulse-HARDWARE" {  } { { "subENTIDADES/cont_pulse.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/cont_pulse.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693492 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_pulse " "Found entity 1: cont_pulse" {  } { { "subENTIDADES/cont_pulse.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/cont_pulse.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/classificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/classificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 classificador-HARDWARE " "Found design unit 1: classificador-HARDWARE" {  } { { "subENTIDADES/classificador.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/classificador.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693492 ""} { "Info" "ISGN_ENTITY_NAME" "1 classificador " "Found entity 1: classificador" {  } { { "subENTIDADES/classificador.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/classificador.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN-HARDWARE " "Found design unit 1: MAIN-HARDWARE" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693492 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Found entity 1: MAIN" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493099693492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN " "Elaborating entity \"MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493099693586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_pi debouncer_pi:BLOCO_00 " "Elaborating entity \"debouncer_pi\" for hierarchy \"debouncer_pi:BLOCO_00\"" {  } { { "MAIN.vhd" "BLOCO_00" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELETOR SELETOR:BLOCO_01 " "Elaborating entity \"SELETOR\" for hierarchy \"SELETOR:BLOCO_01\"" {  } { { "MAIN.vhd" "BLOCO_01" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MENU MENU:BLOCO_02 " "Elaborating entity \"MENU\" for hierarchy \"MENU:BLOCO_02\"" {  } { { "MAIN.vhd" "BLOCO_02" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_SOM_DECODE U_SOM_DECODE:BLOCO_03 " "Elaborating entity \"U_SOM_DECODE\" for hierarchy \"U_SOM_DECODE:BLOCO_03\"" {  } { { "MAIN.vhd" "BLOCO_03" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_som U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01 " "Elaborating entity \"u_som\" for hierarchy \"U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\"" {  } { { "subENTIDADES/U_SOM_DECODE.vhd" "BLOCO_01" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/U_SOM_DECODE.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideclock U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|divideclock:CLOCK_DIVIDE " "Elaborating entity \"divideclock\" for hierarchy \"U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|divideclock:CLOCK_DIVIDE\"" {  } { { "subENTIDADES/u_som.vhd" "CLOCK_DIVIDE" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/u_som.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_u_som U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM " "Elaborating entity \"fsm_u_som\" for hierarchy \"U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\"" {  } { { "subENTIDADES/u_som.vhd" "FSM" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/u_som.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST fsm_u_som.vhd(63) " "VHDL Process Statement warning at fsm_u_som.vhd(63): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST fsm_u_som.vhd(65) " "VHDL Process Statement warning at fsm_u_som.vhd(65): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_TRIG fsm_u_som.vhd(74) " "VHDL Process Statement warning at fsm_u_som.vhd(74): signal \"E_SINAL_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_TRIG fsm_u_som.vhd(76) " "VHDL Process Statement warning at fsm_u_som.vhd(76): signal \"E_SINAL_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_TRIG fsm_u_som.vhd(84) " "VHDL Process Statement warning at fsm_u_som.vhd(84): signal \"E_SINAL_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_TRIG fsm_u_som.vhd(86) " "VHDL Process Statement warning at fsm_u_som.vhd(86): signal \"E_SINAL_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_ECHO fsm_u_som.vhd(95) " "VHDL Process Statement warning at fsm_u_som.vhd(95): signal \"E_SINAL_ECHO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_ECHO fsm_u_som.vhd(97) " "VHDL Process Statement warning at fsm_u_som.vhd(97): signal \"E_SINAL_ECHO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_ECHO fsm_u_som.vhd(106) " "VHDL Process Statement warning at fsm_u_som.vhd(106): signal \"E_SINAL_ECHO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_ECHO fsm_u_som.vhd(108) " "VHDL Process Statement warning at fsm_u_som.vhd(108): signal \"E_SINAL_ECHO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_DELAY fsm_u_som.vhd(117) " "VHDL Process Statement warning at fsm_u_som.vhd(117): signal \"E_SINAL_DELAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_DELAY fsm_u_som.vhd(119) " "VHDL Process Statement warning at fsm_u_som.vhd(119): signal \"E_SINAL_DELAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_DELAY fsm_u_som.vhd(126) " "VHDL Process Statement warning at fsm_u_som.vhd(126): signal \"E_SINAL_DELAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_DELAY fsm_u_som.vhd(128) " "VHDL Process Statement warning at fsm_u_som.vhd(128): signal \"E_SINAL_DELAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_EN_TRIG fsm_u_som.vhd(53) " "VHDL Process Statement warning at fsm_u_som.vhd(53): inferring latch(es) for signal or variable \"S_EN_TRIG\", which holds its previous value in one or more paths through the process" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_RST_ECHO fsm_u_som.vhd(53) " "VHDL Process Statement warning at fsm_u_som.vhd(53): inferring latch(es) for signal or variable \"S_RST_ECHO\", which holds its previous value in one or more paths through the process" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_EN_DELAY fsm_u_som.vhd(53) " "VHDL Process Statement warning at fsm_u_som.vhd(53): inferring latch(es) for signal or variable \"S_EN_DELAY\", which holds its previous value in one or more paths through the process" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state fsm_u_som.vhd(53) " "VHDL Process Statement warning at fsm_u_som.vhd(53): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.delay fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.delay\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.inicia_delay fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.inicia_delay\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.mede_echo fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.mede_echo\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.espera_echo fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.espera_echo\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.gera_trig fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.gera_trig\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.inicia_trig fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.inicia_trig\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.inicio fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.inicio\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_EN_DELAY fsm_u_som.vhd(53) " "Inferred latch for \"S_EN_DELAY\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RST_ECHO fsm_u_som.vhd(53) " "Inferred latch for \"S_RST_ECHO\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_EN_TRIG fsm_u_som.vhd(53) " "Inferred latch for \"S_EN_TRIG\" at fsm_u_som.vhd(53)" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|fsm_u_som:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_pulse U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|cont_pulse:CONTADOR " "Elaborating entity \"cont_pulse\" for hierarchy \"U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|cont_pulse:CONTADOR\"" {  } { { "subENTIDADES/u_som.vhd" "CONTADOR" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/u_som.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN cont_pulse.vhd(40) " "VHDL Process Statement warning at cont_pulse.vhd(40): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/cont_pulse.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/cont_pulse.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 "|MAIN|U_SOM_DECODE:BLOCO_03|u_som:BLOCO_01|cont_pulse:CONTADOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|delay:DECODE_DELAY " "Elaborating entity \"delay\" for hierarchy \"U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|delay:DECODE_DELAY\"" {  } { { "subENTIDADES/u_som.vhd" "DECODE_DELAY" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/u_som.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|trigger:DECODE_TRIGG " "Elaborating entity \"trigger\" for hierarchy \"U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|trigger:DECODE_TRIGG\"" {  } { { "subENTIDADES/u_som.vhd" "DECODE_TRIGG" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/u_som.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "classificador U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|classificador:CLASSIFICA " "Elaborating entity \"classificador\" for hierarchy \"U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|classificador:CLASSIFICA\"" {  } { { "subENTIDADES/u_som.vhd" "CLASSIFICA" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/u_som.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7seg U_SOM_DECODE:BLOCO_03\|decode7seg:BLOCO_02 " "Elaborating entity \"decode7seg\" for hierarchy \"U_SOM_DECODE:BLOCO_03\|decode7seg:BLOCO_02\"" {  } { { "subENTIDADES/U_SOM_DECODE.vhd" "BLOCO_02" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/U_SOM_DECODE.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099693680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|S_RST_ECHO " "Latch U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|S_RST_ECHO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|pr_state.espera_echo " "Ports D and ENA on the latch are fed by the same signal U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|pr_state.espera_echo" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493099695045 ""}  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493099695045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|S_EN_TRIG " "Latch U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|S_EN_TRIG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|pr_state.inicia_trig " "Ports D and ENA on the latch are fed by the same signal U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|pr_state.inicia_trig" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493099695045 ""}  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493099695045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|S_EN_DELAY " "Latch U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|S_EN_DELAY has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|pr_state.inicia_delay " "Ports D and ENA on the latch are fed by the same signal U_SOM_DECODE:BLOCO_03\|u_som:BLOCO_01\|fsm_u_som:FSM\|pr_state.inicia_delay" {  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493099695045 ""}  } { { "subENTIDADES/fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/subENTIDADES/fsm_u_som.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493099695045 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493099695672 "|MAIN|HEX1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493099695672 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493099695814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493099697032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493099697032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493099697487 "|MAIN|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493099697487 "|MAIN|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493099697487 "|MAIN|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493099697487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493099697487 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493099697487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493099697487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493099697487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493099697565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 02:54:57 2017 " "Processing ended: Tue Apr 25 02:54:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493099697565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493099697565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493099697565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493099697565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1493099700215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493099700231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 02:54:58 2017 " "Processing started: Tue Apr 25 02:54:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493099700231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493099700231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAIN -c MAIN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAIN -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493099700231 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493099701617 ""}
{ "Info" "0" "" "Project  = MAIN" {  } {  } 0 0 "Project  = MAIN" 0 0 "Fitter" 0 0 1493099701633 ""}
{ "Info" "0" "" "Revision = MAIN" {  } {  } 0 0 "Revision = MAIN" 0 0 "Fitter" 0 0 1493099701633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1493099702070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1493099702070 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAIN EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MAIN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493099702070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493099702179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493099702179 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493099703991 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493099704007 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493099704371 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493099704371 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 1019 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493099704387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 1021 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493099704387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 1023 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493099704387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 1025 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493099704387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 1027 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493099704387 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493099704387 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493099704387 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO_TRIGGER 4 2.5 V 2.5V 3.3V " "Pin GPIO_TRIGGER with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX7\[0\] 4 3.3V " "Pin HEX7\[0\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX7[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 28 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX7\[1\] 4 3.3V " "Pin HEX7\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX7[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 29 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX7\[2\] 4 3.3V " "Pin HEX7\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX7[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 30 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX7\[3\] 4 3.3V " "Pin HEX7\[3\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX7[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX7\[4\] 4 3.3V " "Pin HEX7\[4\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX7[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 32 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX7\[5\] 4 3.3V " "Pin HEX7\[5\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX7[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 33 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX6\[0\] 4 3.3V " "Pin HEX6\[0\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX6[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 35 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX6\[1\] 4 3.3V " "Pin HEX6\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX6[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 36 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX6\[2\] 4 3.3V " "Pin HEX6\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX6[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 37 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX6\[3\] 4 3.3V " "Pin HEX6\[3\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX6[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 38 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX6\[4\] 4 3.3V " "Pin HEX6\[4\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX6[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 39 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX6\[5\] 4 3.3V " "Pin HEX6\[5\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX6[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 40 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX6\[6\] 4 3.3V " "Pin HEX6\[6\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX6[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 41 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX5\[0\] 4 3.3V " "Pin HEX5\[0\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 42 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX5\[1\] 4 3.3V " "Pin HEX5\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 43 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX5\[2\] 4 3.3V " "Pin HEX5\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX5\[3\] 4 3.3V " "Pin HEX5\[3\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 45 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX5\[4\] 4 3.3V " "Pin HEX5\[4\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 46 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX5\[5\] 4 3.3V " "Pin HEX5\[5\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX5\[6\] 4 3.3V " "Pin HEX5\[6\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX4\[0\] 4 3.3V " "Pin HEX4\[0\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX4\[1\] 4 3.3V " "Pin HEX4\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX4\[2\] 4 3.3V " "Pin HEX4\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX4\[3\] 4 3.3V " "Pin HEX4\[3\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX4\[4\] 4 3.3V " "Pin HEX4\[4\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX4\[5\] 4 3.3V " "Pin HEX4\[5\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX4\[6\] 4 3.3V " "Pin HEX4\[6\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[2\] 4 3.3V " "Pin HEX3\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[3\] 4 3.3V " "Pin HEX3\[3\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[4\] 4 3.3V " "Pin HEX3\[4\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[5\] 4 3.3V " "Pin HEX3\[5\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 61 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX3\[6\] 4 3.3V " "Pin HEX3\[6\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1493099705957 ""}  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_TRIGGER } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_TRIGGER" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1493099705957 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493099705972 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493099706175 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1493099706191 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_ECHO 2.5 V AB22 " "Pin GPIO_ECHO uses I/O standard 2.5 V at AB22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_ECHO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_ECHO" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493099706191 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/MAIN.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493099706191 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1493099706191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493099706463 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 25 02:55:06 2017 " "Processing ended: Tue Apr 25 02:55:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493099706463 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493099706463 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493099706463 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493099706463 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 50 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 50 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493099707588 ""}
