# verilog_code_generator

# ğŸ”§ Verilog Module Generator â€“ 150+ Parametrized RTL Components

**Verilog Module Generator**, a plug-and-play utility for electronics engineers, FPGA developers, and digital design enthusiasts. This tool allows you to instantly generate over **150 reusable, synthesizable, and parameterized Verilog modules** by simply running a Python script.

---

## ğŸ“Œ Overview

This tool is designed to accelerate RTL development by providing a **ready-to-use library of Verilog modules** â€” covering everything from arithmetic units and FIFOs to FSMs, counters, I/O interfaces, and more.

Each module is:
- Cleanly written and synthesizable
- Properly parameterized for flexibility
- Well-commented for clarity
- Designed for **plug-and-play** usage in real-world digital designs

---

## âœ¨ Features

- âœ… 150+ pre-defined Verilog modules
- âœ… Synthesizable & production-ready
- âœ… Parameterized for reuse and configurability
- âœ… Structured JSON-based architecture
- âœ… Just one Python script to generate any module or the entire library
- âœ… Helpful comments inside generated Verilog for quick understanding
- âœ… Works offline â€” no dependencies beyond Python itself

---

## ğŸ“ Repository Structure

```

ğŸ“¦verilog-module-generator
â”£ ğŸ“„ run.py                     # Python script to generate Verilog files
â”£ ğŸ“„ verilog\_library\_dump.json # JSON file containing all module templates
â”— ğŸ“„ README.md                 # You're reading it :)

````

---

## ğŸš€ How to Use

1. **Download the following two files:**
   - `run.py` â†’ the generator script
   - `verilog_library_dump.json` â†’ the complete Verilog module library

2. Place both files in the **same folder**.

3. Run the script using Python:

```bash
python run.py
````

This will show a list of all available modules.

---

## ğŸ” Usage Options

```bash
usage: run.py [-h] [--input INPUT] [--output OUTPUT] [--module MODULE]

Generate Verilog modules from an aggregated JSON library.

optional arguments:
  -h, --help           Show this help message and exit
  --input INPUT        Path to input JSON file (e.g. verilog_library_dump.json)
  --output OUTPUT      Name of output directory (default: verilog_library)
  --module MODULE      (Optional) Name of specific module to generate
```

### âœ… Example 1: Generate all modules

```bash
python run.py
```

This will generate the entire library inside a folder named `verilog_library`.

### âœ… Example 2: Generate only the `adder` module

```bash
python run.py --module adder
```

---

## ğŸ§  What's Inside the Library?

Over **150 common digital design modules**, including:

* ğŸ”¢ Arithmetic Units: `adder`, `multiplier_pipelined`, `divider`, `comparator`, etc.
* ğŸ“¦ Storage: `fifo`, `ram`, `register_file`, `shift_registers`
* â±ï¸ Counters: `binary_counter`, `bcd_counter`, `ring_counter`, `lfsr`
* ğŸ§  FSMs and Arbiters: `moore_fsm`, `round_robin_arbiter`, etc.
* ğŸ”€ Multiplexers & Decoders: `mux_4_to_1`, `priority_encoder`, etc.
* â° Clock & Reset: `clock_divider`, `reset_synchronizer`
* ğŸ“¡ I/O Interfaces: `uart`, `spi`, `i2c`, `gpio`, `vga`
* ğŸ§© Synchronizers and CDC modules
* ğŸ”Œ Basic gates: `and`, `or`, `xor`, etc.
* ğŸ§® Error detection: `crc8`, `parity_generator`, `hamming_encoder`

All modules are documented with inline comments and built for immediate use.

---

## ğŸ“ˆ Roadmap

âœ… Initial release with 150+ modules
ğŸ”œ Add support for SystemVerilog `interface` generation
ğŸ”œ Include testbenches and formal property sets
ğŸ”œ GUI tool for interactive module selection
ğŸ”œ User-submitted module templates

---

ğŸ’¬ Feedback & Contributions

If you have ideas, bug reports, or want to contribute your own Verilog templates:

* Create an issue or open a PR
* Fork the repo and submit improvements
* Or just drop a comment â€” all feedback is welcome!

ğŸ’¬ Constructive reviews help make this better for everyone. If you try it out, let me know what worked and what didnâ€™t â€” Iâ€™d love to improve it based on real usage!



## â¤ï¸ Built for the Hardware Community

This project is made by and for electronics engineers, RTL designers, and students who love clean, reusable digital design.
Letâ€™s stop rewriting the same code â€” and start designing smarter.

