Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jan 17 19:09:02 2018
| Host         : yangz-w540 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab10VGAdemoZSY_wrapper_timing_summary_routed.rpt -rpx lab10VGAdemoZSY_wrapper_timing_summary_routed.rpx
| Design       : lab10VGAdemoZSY_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.887        0.000                      0                 6715       -0.394       -2.046                     21                 6715        2.083        0.000                       0                  3176  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_O  {0.000 5.000}        10.000          100.000         
  PXL_CLK     {0.000 5.000}        10.000          100.000         
clk_fpga_1    {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.999        0.000                      0                 2786        0.060        0.000                      0                 2786        2.500        0.000                       0                  1469  
  CLKFBOUT_O                                                                                                                                                    8.751        0.000                       0                     2  
  PXL_CLK           4.399        0.000                      0                  431        0.119        0.000                      0                  431        4.500        0.000                       0                   322  
clk_fpga_1          0.887        0.000                      0                 3365        0.070        0.000                      0                 3365        2.083        0.000                       0                  1383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PXL_CLK       clk_fpga_0          5.113        0.000                      0                    1        0.851        0.000                      0                    1  
clk_fpga_0    PXL_CLK             6.486        0.000                      0                   99       -0.394       -2.046                     21                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               4.007        0.000                      0                   33        0.330        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.704ns (10.534%)  route 5.979ns (89.466%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.754     3.062    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/s_axi_aclk
    SLICE_X41Y4          FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     3.518 f  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_addr_reg[0]/Q
                         net (fo=75, routed)          4.835     8.353    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/rom_addr[0]
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.477 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/rom_do[8]_i_4/O
                         net (fo=1, routed)           1.144     9.621    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/rom_do[8]_i_4_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.745 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/rom_do[8]_i_1/O
                         net (fo=1, routed)           0.000     9.745    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/D[8]
    SLICE_X16Y42         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.499    12.691    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[8]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)        0.077    12.744    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[8]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.916ns (14.046%)  route 5.605ns (85.954%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.754     3.062    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/s_axi_aclk
    SLICE_X41Y4          FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456     3.518 f  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_addr_reg[0]/Q
                         net (fo=75, routed)          4.990     8.508    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/rom_addr[0]
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.124     8.632 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/rom_do[15]_i_4/O
                         net (fo=1, routed)           0.615     9.247    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/slv_reg7_reg[31]
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.371 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do[15]_i_2/O
                         net (fo=1, routed)           0.000     9.371    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do[15]_i_2_n_0
    SLICE_X15Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     9.583 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.583    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom[15]
    SLICE_X15Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    12.693    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/s_axi_aclk
    SLICE_X15Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[15]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.064    12.733    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_do_reg[15]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 2.087ns (31.555%)  route 4.527ns (68.445%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.544     5.951    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.150     6.101 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.311     6.412    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.738 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2/O
                         net (fo=49, routed)          1.022     7.760    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.884 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[15]_i_2/O
                         net (fo=8, routed)           1.650     9.534    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[15]_i_2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.153     9.687 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[13]_i_1/O
                         net (fo=1, routed)           0.000     9.687    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[13]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.507    12.699    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[13]/C
                         clock pessimism              0.231    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.118    12.894    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[13]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 2.083ns (31.926%)  route 4.441ns (68.074%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.544     5.951    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.150     6.101 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.311     6.412    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.738 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2/O
                         net (fo=49, routed)          0.949     7.687    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.811 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[15]_i_2/O
                         net (fo=8, routed)           1.637     9.448    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[15]_i_2_n_0
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.149     9.597 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[12]_i_1/O
                         net (fo=1, routed)           0.000     9.597    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[12]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.507    12.699    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y43         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[12]/C
                         clock pessimism              0.231    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.075    12.851    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[12]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.084ns (31.734%)  route 4.483ns (68.266%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.544     5.951    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.150     6.101 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.311     6.412    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.738 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2/O
                         net (fo=49, routed)          1.022     7.760    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.884 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[15]_i_2/O
                         net (fo=8, routed)           1.606     9.490    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[15]_i_2_n_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.150     9.640 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[14]_i_1/O
                         net (fo=1, routed)           0.000     9.640    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[14]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.507    12.699    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X12Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[14]/C
                         clock pessimism              0.231    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.118    12.894    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[14]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg9_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 2.084ns (32.085%)  route 4.411ns (67.915%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.544     5.951    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.150     6.101 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.311     6.412    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.738 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2/O
                         net (fo=49, routed)          1.193     7.931    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.055 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg9[7]_i_2/O
                         net (fo=8, routed)           1.363     9.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg9[7]_i_2_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     9.568 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg9[5]_i_1/O
                         net (fo=1, routed)           0.000     9.568    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg9[5]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.505    12.697    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y39         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg9_reg[5]/C
                         clock pessimism              0.231    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)        0.075    12.849    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg9_reg[5]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.090ns (32.112%)  route 4.418ns (67.888%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.544     5.951    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.150     6.101 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.311     6.412    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.738 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2/O
                         net (fo=49, routed)          1.323     8.061    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[7]_i_2/O
                         net (fo=8, routed)           1.241     9.425    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[7]_i_2_n_0
    SLICE_X20Y41         LUT3 (Prop_lut3_I1_O)        0.156     9.581 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[6]_i_1/O
                         net (fo=1, routed)           0.000     9.581    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[6]_i_1_n_0
    SLICE_X20Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.498    12.690    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[6]/C
                         clock pessimism              0.231    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)        0.118    12.885    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.084ns (31.979%)  route 4.433ns (68.021%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.544     5.951    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.150     6.101 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.311     6.412    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.738 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2/O
                         net (fo=49, routed)          0.949     7.687    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.811 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[15]_i_2/O
                         net (fo=8, routed)           1.629     9.440    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[15]_i_2_n_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.150     9.590 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[14]_i_1/O
                         net (fo=1, routed)           0.000     9.590    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[14]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.507    12.699    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X12Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[14]/C
                         clock pessimism              0.231    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.118    12.894    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[14]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.088ns (32.455%)  route 4.346ns (67.545%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.544     5.951    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.150     6.101 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.311     6.412    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.738 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2/O
                         net (fo=49, routed)          1.323     8.061    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[7]_i_2/O
                         net (fo=8, routed)           1.168     9.352    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[7]_i_2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.154     9.506 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[1]_i_1/O
                         net (fo=1, routed)           0.000     9.506    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4[1]_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.499    12.691    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X19Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[1]/C
                         clock pessimism              0.231    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.075    12.843    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.478ns  (logic 2.084ns (32.170%)  route 4.394ns (67.830%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.544     5.951    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.150     6.101 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.311     6.412    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.326     6.738 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2/O
                         net (fo=49, routed)          0.949     7.687    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_bvalid_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.811 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[15]_i_2/O
                         net (fo=8, routed)           1.590     9.401    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[15]_i_2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.150     9.551 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[13]_i_1/O
                         net (fo=1, routed)           0.000     9.551    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6[13]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.507    12.699    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[13]/C
                         clock pessimism              0.231    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.118    12.894    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[13]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  3.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.980%)  route 0.114ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.564     0.905    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y39          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.114     1.183    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X8Y38          SRLC32E                                      r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.263     0.939    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.583     0.923    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y39          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.181    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X4Y39          SRLC32E                                      r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.851     1.221    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.285     0.937    
    SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.564     0.905    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y39          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.115     1.184    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X6Y38          SRLC32E                                      r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y38          SRLC32E                                      r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.263     0.939    
    SLICE_X6Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.582     0.923    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.192     1.242    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.893     1.263    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.054     1.180    lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.584     0.925    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193     1.245    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.893     1.263    lab10VGAdemoZSY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.287%)  route 0.253ns (54.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.567     0.907    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.253     1.324    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X8Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.369 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.369    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0
    SLICE_X8Y50          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.834     1.204    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y50          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.788%)  route 0.249ns (57.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.567     0.907    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.249     1.297    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg_n_0_[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.045     1.342 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.342    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X7Y50          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.834     1.204    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.520%)  route 0.256ns (64.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.564     0.905    lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y49         FDRE                                         r  lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.256     1.301    lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X16Y53         FDRE                                         r  lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.830     1.200    lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y53         FDRE                                         r  lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X16Y53         FDRE (Hold_fdre_C_D)         0.052     1.223    lab10VGAdemoZSY_i/rst_processing_system7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.252ns (52.072%)  route 0.232ns (47.928%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.584     0.925    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y50          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.232     1.298    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.045     1.343 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.343    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2__0_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.409 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3__0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.409    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_1__0_n_0
    SLICE_X4Y48          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.854     1.224    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y48          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.134     1.329    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.684%)  route 0.196ns (44.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.585     0.925    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X4Y46          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.196     1.269    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[26]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.098     1.367 r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.367    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X3Y51          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.853     1.223    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y51          FDRE                                         r  lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091     1.285    lab10VGAdemoZSY_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X42Y3      lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X42Y3      lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X42Y3      lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X42Y3      lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X42Y3      lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X42Y3      lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X42Y3      lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y52      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y52      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y52      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y52      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y52      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y52      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X6Y38      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y40      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y40      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y40      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y41      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y41      lab10VGAdemoZSY_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_O
  To Clock:  CLKFBOUT_O

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_O
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PXL_CLK
  To Clock:  PXL_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.436ns (26.608%)  route 3.961ns (73.392%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.596ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.662     6.596    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_aclk
    SLICE_X14Y28         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456     7.052 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=3, routed)           0.742     7.794    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/p_5_out
    SLICE_X16Y28         LUT3 (Prop_lut3_I2_O)        0.153     7.947 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.679     8.627    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/mm2s_fsync_int14_out
    SLICE_X16Y28         LUT6 (Prop_lut6_I5_O)        0.331     8.958 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_tvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.318     9.276    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_13_out
    SLICE_X17Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tvalid_INST_0/O
                         net (fo=2, routed)           1.381    10.781    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_tvalid
    SLICE_X24Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.905 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4/O
                         net (fo=1, routed)           0.417    11.322    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_2/O
                         net (fo=3, routed)           0.423    11.869    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_2_n_0
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.124    11.993 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.993    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[0]_i_1_n_0
    SLICE_X25Y40         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.493    15.946    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y40         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]/C
                         clock pessimism              0.495    16.441    
                         clock uncertainty           -0.081    16.360    
    SLICE_X25Y40         FDCE (Setup_fdce_C_D)        0.031    16.391    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.391    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.436ns (27.156%)  route 3.852ns (72.844%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.596ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.662     6.596    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_aclk
    SLICE_X14Y28         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456     7.052 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=3, routed)           0.742     7.794    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/p_5_out
    SLICE_X16Y28         LUT3 (Prop_lut3_I2_O)        0.153     7.947 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.679     8.627    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/mm2s_fsync_int14_out
    SLICE_X16Y28         LUT6 (Prop_lut6_I5_O)        0.331     8.958 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_tvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.318     9.276    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_13_out
    SLICE_X17Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tvalid_INST_0/O
                         net (fo=2, routed)           1.381    10.781    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_tvalid
    SLICE_X24Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.905 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4/O
                         net (fo=1, routed)           0.417    11.322    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_2/O
                         net (fo=3, routed)           0.314    11.760    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_2_n_0
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.124    11.884 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.884    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[1]_i_1_n_0
    SLICE_X25Y40         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.493    15.946    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y40         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]/C
                         clock pessimism              0.495    16.441    
                         clock uncertainty           -0.081    16.360    
    SLICE_X25Y40         FDCE (Setup_fdce_C_D)        0.029    16.389    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.389    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.436ns (27.172%)  route 3.849ns (72.828%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.596ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.662     6.596    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_aclk
    SLICE_X14Y28         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.456     7.052 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=3, routed)           0.742     7.794    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/p_5_out
    SLICE_X16Y28         LUT3 (Prop_lut3_I2_O)        0.153     7.947 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.679     8.627    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/mm2s_fsync_int14_out
    SLICE_X16Y28         LUT6 (Prop_lut6_I5_O)        0.331     8.958 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_tvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.318     9.276    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_13_out
    SLICE_X17Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.400 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tvalid_INST_0/O
                         net (fo=2, routed)           1.381    10.781    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_tvalid
    SLICE_X24Y39         LUT4 (Prop_lut4_I0_O)        0.124    10.905 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4/O
                         net (fo=1, routed)           0.417    11.322    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.446 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_2/O
                         net (fo=3, routed)           0.311    11.757    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_2_n_0
    SLICE_X25Y40         LUT4 (Prop_lut4_I3_O)        0.124    11.881 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.881    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_1_n_0
    SLICE_X25Y40         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.493    15.946    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y40         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]/C
                         clock pessimism              0.495    16.441    
                         clock uncertainty           -0.081    16.360    
    SLICE_X25Y40         FDCE (Setup_fdce_C_D)        0.031    16.391    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.391    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.254ns (24.104%)  route 3.948ns (75.896%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y46         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.456     7.059 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           1.737     8.796    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[11]_0[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6/O
                         net (fo=1, routed)           0.000     8.920    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.470 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg_i_3/CO[3]
                         net (fo=26, routed)          2.211    11.681    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/eqOp0_out
    SLICE_X22Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.805 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_1/O
                         net (fo=1, routed)           0.000    11.805    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_1_n_0
    SLICE_X22Y39         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.493    15.946    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X22Y39         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg/C
                         clock pessimism              0.630    16.576    
                         clock uncertainty           -0.081    16.495    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.029    16.524    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg
  -------------------------------------------------------------------
                         required time                         16.524    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.254ns (25.449%)  route 3.674ns (74.551%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 15.947 - 10.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y46         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.456     7.059 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           1.737     8.796    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[11]_0[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6/O
                         net (fo=1, routed)           0.000     8.920    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.470 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg_i_3/CO[3]
                         net (fo=26, routed)          1.197    10.667    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/eqOp0_out
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.791 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1/O
                         net (fo=12, routed)          0.739    11.531    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1_n_0
    SLICE_X25Y41         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.494    15.947    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y41         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[2]/C
                         clock pessimism              0.630    16.577    
                         clock uncertainty           -0.081    16.496    
    SLICE_X25Y41         FDCE (Setup_fdce_C_CE)      -0.205    16.291    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.291    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.254ns (25.449%)  route 3.674ns (74.551%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 15.947 - 10.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y46         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.456     7.059 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           1.737     8.796    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[11]_0[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6/O
                         net (fo=1, routed)           0.000     8.920    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.470 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg_i_3/CO[3]
                         net (fo=26, routed)          1.197    10.667    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/eqOp0_out
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.791 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1/O
                         net (fo=12, routed)          0.739    11.531    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1_n_0
    SLICE_X25Y41         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.494    15.947    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y41         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[3]/C
                         clock pessimism              0.630    16.577    
                         clock uncertainty           -0.081    16.496    
    SLICE_X25Y41         FDCE (Setup_fdce_C_CE)      -0.205    16.291    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.291    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.254ns (25.988%)  route 3.571ns (74.012%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 15.948 - 10.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y46         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.456     7.059 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           1.737     8.796    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[11]_0[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6/O
                         net (fo=1, routed)           0.000     8.920    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.470 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg_i_3/CO[3]
                         net (fo=26, routed)          1.197    10.667    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/eqOp0_out
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.791 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1/O
                         net (fo=12, routed)          0.637    11.428    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1_n_0
    SLICE_X24Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.495    15.948    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[10]/C
                         clock pessimism              0.630    16.578    
                         clock uncertainty           -0.081    16.497    
    SLICE_X24Y44         FDCE (Setup_fdce_C_CE)      -0.169    16.328    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.254ns (25.988%)  route 3.571ns (74.012%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 15.948 - 10.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y46         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.456     7.059 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           1.737     8.796    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[11]_0[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6/O
                         net (fo=1, routed)           0.000     8.920    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.470 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg_i_3/CO[3]
                         net (fo=26, routed)          1.197    10.667    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/eqOp0_out
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.791 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1/O
                         net (fo=12, routed)          0.637    11.428    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1_n_0
    SLICE_X24Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.495    15.948    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[4]/C
                         clock pessimism              0.630    16.578    
                         clock uncertainty           -0.081    16.497    
    SLICE_X24Y44         FDCE (Setup_fdce_C_CE)      -0.169    16.328    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.254ns (25.988%)  route 3.571ns (74.012%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 15.948 - 10.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y46         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.456     7.059 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           1.737     8.796    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[11]_0[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6/O
                         net (fo=1, routed)           0.000     8.920    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.470 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg_i_3/CO[3]
                         net (fo=26, routed)          1.197    10.667    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/eqOp0_out
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.791 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1/O
                         net (fo=12, routed)          0.637    11.428    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1_n_0
    SLICE_X24Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.495    15.948    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[8]/C
                         clock pessimism              0.630    16.578    
                         clock uncertainty           -0.081    16.497    
    SLICE_X24Y44         FDCE (Setup_fdce_C_CE)      -0.169    16.328    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.254ns (25.988%)  route 3.571ns (74.012%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 15.948 - 10.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y46         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.456     7.059 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           1.737     8.796    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[11]_0[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6/O
                         net (fo=1, routed)           0.000     8.920    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_6_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.470 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg_i_3/CO[3]
                         net (fo=26, routed)          1.197    10.667    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/eqOp0_out
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.791 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1/O
                         net (fo=12, routed)          0.637    11.428    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1_n_0
    SLICE_X24Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.495    15.948    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[9]/C
                         clock pessimism              0.630    16.578    
                         clock uncertainty           -0.081    16.497    
    SLICE_X24Y44         FDCE (Setup_fdce_C_CE)      -0.169    16.328    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  4.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.557     2.001    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]/Q
                         net (fo=1, routed)           0.056     2.198    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[8]
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.823     2.615    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]/C
                         clock pessimism             -0.614     2.001    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.078     2.079    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.557     2.001    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/Q
                         net (fo=1, routed)           0.056     2.198    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[7]
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.823     2.615    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]/C
                         clock pessimism             -0.614     2.001    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.076     2.077    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.554     1.998    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X13Y26         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     2.139 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]/Q
                         net (fo=1, routed)           0.056     2.195    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[5]
    SLICE_X13Y26         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.819     2.611    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X13Y26         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]/C
                         clock pessimism             -0.613     1.998    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.076     2.074    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.557     2.001    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]/Q
                         net (fo=1, routed)           0.056     2.198    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[0]
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.823     2.615    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y29         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]/C
                         clock pessimism             -0.614     2.001    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.075     2.076    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.553     1.997    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X9Y25          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/Q
                         net (fo=1, routed)           0.056     2.194    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[11]
    SLICE_X9Y25          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.818     2.610    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X9Y25          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]/C
                         clock pessimism             -0.613     1.997    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.075     2.072    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.558     2.002    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y30         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]/Q
                         net (fo=1, routed)           0.056     2.199    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[12]
    SLICE_X11Y30         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.824     2.616    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y30         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]/C
                         clock pessimism             -0.614     2.002    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.075     2.077    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.554     1.998    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X11Y23         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     2.139 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]/Q
                         net (fo=1, routed)           0.056     2.195    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_fb[1]
    SLICE_X11Y23         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.819     2.611    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X11Y23         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[0]/C
                         clock pessimism             -0.613     1.998    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.075     2.073    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.554     1.998    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/m_axis_mm2s_aclk
    SLICE_X21Y32         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     2.139 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/Q
                         net (fo=1, routed)           0.056     2.195    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2_n_0
    SLICE_X21Y32         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.822     2.614    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/m_axis_mm2s_aclk
    SLICE_X21Y32         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/C
                         clock pessimism             -0.616     1.998    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.075     2.073    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.551     1.995    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/m_axis_mm2s_aclk
    SLICE_X21Y20         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.141     2.136 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     2.192    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0
    SLICE_X21Y20         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.819     2.611    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/m_axis_mm2s_aclk
    SLICE_X21Y20         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.616     1.995    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.075     2.070    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/C
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/D
                            (rising edge-triggered cell FDRE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.553     1.997    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/m_axis_mm2s_aclk
    SLICE_X15Y28         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/Q
                         net (fo=1, routed)           0.056     2.194    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2_n_0
    SLICE_X15Y28         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.812     1.182    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.819     2.611    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/m_axis_mm2s_aclk
    SLICE_X15Y28         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/C
                         clock pessimism             -0.614     1.997    
    SLICE_X15Y28         FDRE (Hold_fdre_C_D)         0.075     2.072    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PXL_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y2      lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y1      lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y40     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y40     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y40     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y20     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y22     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y20     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y22     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y22     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/green_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y22     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/green_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y22     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/red_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y20     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/green_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y20     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/red_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y30     lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y28     lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y28     lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y28     lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y40     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y40     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y40     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y20     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y20     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y22     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y20     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y20     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y28     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y28     lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.699ns (35.494%)  route 3.088ns (64.506%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.401 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.304     6.277    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.401 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=8, routed)           0.845     7.246    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_posted_cntr_reg[2]
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.398 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=4, routed)           0.545     7.943    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17
    SLICE_X0Y12          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.543     9.401    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X0Y12          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                         clock pessimism              0.267     9.668    
                         clock uncertainty           -0.106     9.562    
    SLICE_X0Y12          FDRE (Setup_fdre_C_R)       -0.732     8.830    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.699ns (35.494%)  route 3.088ns (64.506%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.401 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.304     6.277    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.401 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=8, routed)           0.845     7.246    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_posted_cntr_reg[2]
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.398 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=4, routed)           0.545     7.943    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17
    SLICE_X0Y12          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.543     9.401    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X0Y12          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
                         clock pessimism              0.267     9.668    
                         clock uncertainty           -0.106     9.562    
    SLICE_X0Y12          FDRE (Setup_fdre_C_R)       -0.732     8.830    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.699ns (35.494%)  route 3.088ns (64.506%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.401 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.304     6.277    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.401 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=8, routed)           0.845     7.246    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_posted_cntr_reg[2]
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.398 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=4, routed)           0.545     7.943    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17
    SLICE_X0Y12          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.543     9.401    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X0Y12          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg_reg/C
                         clock pessimism              0.267     9.668    
                         clock uncertainty           -0.106     9.562    
    SLICE_X0Y12          FDRE (Setup_fdre_C_R)       -0.732     8.830    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg_reg
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.699ns (35.494%)  route 3.088ns (64.506%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.401 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.304     6.277    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.401 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=8, routed)           0.845     7.246    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_posted_cntr_reg[2]
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.398 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=4, routed)           0.545     7.943    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17
    SLICE_X0Y12          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.543     9.401    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X0Y12          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg_reg/C
                         clock pessimism              0.267     9.668    
                         clock uncertainty           -0.106     9.562    
    SLICE_X0Y12          FDRE (Setup_fdre_C_R)       -0.732     8.830    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg_reg
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.795ns (33.596%)  route 3.548ns (66.404%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 9.363 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.463     6.436    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=27, routed)          0.637     7.197    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_4_out
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.571     7.892    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124     8.016 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.484     8.499    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X7Y7           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.505     9.363    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/m_axi_mm2s_aclk
    SLICE_X7Y7           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.231     9.594    
                         clock uncertainty           -0.106     9.488    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)       -0.061     9.427    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 1.795ns (33.583%)  route 3.550ns (66.417%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.463     6.436    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=27, routed)          0.637     7.197    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_4_out
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.571     7.892    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124     8.016 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.486     8.501    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X7Y4           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.506     9.365    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/m_axi_mm2s_aclk
    SLICE_X7Y4           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.231     9.595    
                         clock uncertainty           -0.106     9.489    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.043     9.446    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.446    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.696ns (34.002%)  route 3.292ns (65.998%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.463     6.436    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=27, routed)          0.887     7.447    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.149     7.596 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count[6]_i_1/O
                         net (fo=7, routed)           0.548     8.144    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_addr_posted_cntr_reg[1][0]
    SLICE_X8Y6           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.507     9.365    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/m_axi_mm2s_aclk
    SLICE_X8Y6           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C
                         clock pessimism              0.231     9.596    
                         clock uncertainty           -0.106     9.490    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.377     9.113    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.696ns (34.002%)  route 3.292ns (65.998%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.463     6.436    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=27, routed)          0.887     7.447    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.149     7.596 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count[6]_i_1/O
                         net (fo=7, routed)           0.548     8.144    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_addr_posted_cntr_reg[1][0]
    SLICE_X8Y6           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.507     9.365    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/m_axi_mm2s_aclk
    SLICE_X8Y6           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/C
                         clock pessimism              0.231     9.596    
                         clock uncertainty           -0.106     9.490    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.377     9.113    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.696ns (34.002%)  route 3.292ns (65.998%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.463     6.436    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=27, routed)          0.887     7.447    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.149     7.596 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count[6]_i_1/O
                         net (fo=7, routed)           0.548     8.144    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_addr_posted_cntr_reg[1][0]
    SLICE_X8Y6           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.507     9.365    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/m_axi_mm2s_aclk
    SLICE_X8Y6           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C
                         clock pessimism              0.231     9.596    
                         clock uncertainty           -0.106     9.490    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.377     9.113    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.696ns (34.002%)  route 3.292ns (65.998%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.848     3.156    lab10VGAdemoZSY_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     4.331 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=3, routed)           0.777     5.108    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.232 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.617     5.849    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rvalid
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.124     5.973 f  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8/O
                         net (fo=2, routed)           0.463     6.436    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=27, routed)          0.887     7.447    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.149     7.596 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count[6]_i_1/O
                         net (fo=7, routed)           0.548     8.144    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_addr_posted_cntr_reg[1][0]
    SLICE_X8Y6           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.507     9.365    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/m_axi_mm2s_aclk
    SLICE_X8Y6           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C
                         clock pessimism              0.231     9.596    
                         clock uncertainty           -0.106     9.490    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.377     9.113    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  0.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.227ns (49.978%)  route 0.227ns (50.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.554     0.895    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/m_axi_mm2s_aclk
    SLICE_X23Y32         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.227     1.250    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5_n_0
    SLICE_X16Y31         LUT3 (Prop_lut3_I0_O)        0.099     1.349 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_i_1__7/O
                         net (fo=1, routed)           0.000     1.349    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/s_out_re
    SLICE_X16Y31         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.822     1.192    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/m_axi_mm2s_aclk
    SLICE_X16Y31         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism             -0.034     1.158    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.121     1.279    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.322%)  route 0.287ns (60.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.565     0.905    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axi_mm2s_aclk
    SLICE_X9Y7           FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=3, routed)           0.126     1.173    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gpregsm1.user_valid_reg
    SLICE_X6Y8           LUT5 (Prop_lut5_I3_O)        0.045     1.218 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gf36e1_inst.sngfifo36e1_i_1/O
                         net (fo=1, routed)           0.161     1.379    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/DIN[14]
    RAMB36_X0Y1          FIFO36E1                                     r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.876     1.246    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X0Y1          FIFO36E1                                     r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.263     0.984    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     1.280    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.296%)  route 0.264ns (61.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.567     0.907    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     1.071 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.264     1.336    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/A1
    SLICE_X8Y3           RAMD32                                       r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X8Y3           RAMD32                                       r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.232    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.296%)  route 0.264ns (61.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.567     0.907    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     1.071 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.264     1.336    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/A1
    SLICE_X8Y3           RAMD32                                       r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X8Y3           RAMD32                                       r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.232    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.704%)  route 0.211ns (56.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.567     0.907    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     1.071 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.211     1.283    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/A2
    SLICE_X8Y3           RAMD32                                       r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X8Y3           RAMD32                                       r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.176    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.704%)  route 0.211ns (56.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.567     0.907    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     1.071 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.211     1.283    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/A2
    SLICE_X8Y3           RAMD32                                       r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X8Y3           RAMD32                                       r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.176    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.560     0.900    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X9Y17          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[5]/Q
                         net (fo=2, routed)           0.065     1.107    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg_n_0_[5]
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.152 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.152    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_im1[5]
    SLICE_X8Y17          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.826     1.196    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X8Y17          FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[5]/C
                         clock pessimism             -0.283     0.913    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.121     1.035    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.562     0.902    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X11Y34         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]/Q
                         net (fo=2, routed)           0.066     1.110    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31][19]
    SLICE_X10Y34         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.828     1.198    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X10Y34         FDRE                                         r  lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.076     0.992    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y6           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDPE (Prop_fdpe_C_Q)         0.141     1.048 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.103    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X7Y6           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y6           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.297     0.907    
    SLICE_X7Y6           FDPE (Hold_fdpe_C_D)         0.075     0.982    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.567     0.907    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y0           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.048 r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.104    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X7Y0           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.835     1.205    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y0           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.298     0.908    
    SLICE_X7Y0           FDPE (Hold_fdpe_C_D)         0.075     0.983    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X0Y0    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.666       3.722      RAMB36_X0Y0    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         6.666       4.090      RAMB36_X0Y2    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         6.666       4.090      RAMB36_X0Y1    lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.666       4.511      BUFGCTRL_X0Y1  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         6.666       5.666      SLICE_X5Y2     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.666       5.666      SLICE_X1Y6     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.666       5.666      SLICE_X1Y6     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.666       5.666      SLICE_X1Y6     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.666       5.666      SLICE_X1Y6     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y3     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y3     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y3     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y3     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X4Y23    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X6Y20    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X6Y20    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X6Y20    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X6Y20    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X6Y20    lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y3     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y3     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y3     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X8Y3     lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X0Y7     lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X0Y7     lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X0Y7     lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X0Y7     lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X0Y7     lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X0Y7     lab10VGAdemoZSY_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PXL_CLK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/running_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.518ns (61.593%)  route 0.323ns (38.407%))
  Logic Levels:           0  
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    6.599ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.665     6.599    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y37         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.518     7.117 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/running_reg_reg/Q
                         net (fo=1, routed)           0.323     7.440    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG0_in[0]
    SLICE_X23Y37         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.491    12.683    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG_reg[0]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.179    12.620    
    SLICE_X23Y37         FDRE (Setup_fdre_C_D)       -0.067    12.553    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  5.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/running_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PXL_CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.546     0.887    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         0.557     2.001    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y37         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.164     2.165 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/running_reg_reg/Q
                         net (fo=1, routed)           0.100     2.265    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG0_in[0]
    SLICE_X23Y37         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.824     1.194    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG_reg[0]/C
                         clock pessimism             -0.029     1.165    
                         clock uncertainty            0.179     1.344    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.070     1.414    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/STAT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.851    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  PXL_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.486ns,  Total Violation        0.000ns
Hold  :           21  Failing Endpoints,  Worst Slack       -0.394ns,  Total Violation       -2.046ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.456ns (7.176%)  route 5.899ns (92.824%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 15.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.672     2.980    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           5.899     9.335    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg5_reg[11][2]
    SLICE_X24Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.494    15.947    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[2]/C
                         clock pessimism              0.116    16.063    
                         clock uncertainty           -0.179    15.883    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.063    15.820    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[2]
  -------------------------------------------------------------------
                         required time                         15.820    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.419ns (6.816%)  route 5.729ns (93.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 15.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.668     2.976    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419     3.395 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[0]/Q
                         net (fo=3, routed)           5.729     9.124    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg6_reg[11][0]
    SLICE_X24Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.494    15.947    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[0]/C
                         clock pessimism              0.116    16.063    
                         clock uncertainty           -0.179    15.883    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.230    15.653    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[0]
  -------------------------------------------------------------------
                         required time                         15.653    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.419ns (6.964%)  route 5.598ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 15.948 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.673     2.981    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           5.598     8.998    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg4_reg[11][2]
    SLICE_X22Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.495    15.948    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X22Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[2]/C
                         clock pessimism              0.116    16.064    
                         clock uncertainty           -0.179    15.884    
    SLICE_X22Y44         FDCE (Setup_fdce_C_D)       -0.278    15.606    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[2]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.456ns (7.860%)  route 5.346ns (92.140%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 15.948 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.669     2.977    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[11]/Q
                         net (fo=3, routed)           5.346     8.779    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg5_reg[11][11]
    SLICE_X23Y43         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.495    15.948    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X23Y43         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[11]/C
                         clock pessimism              0.116    16.064    
                         clock uncertainty           -0.179    15.884    
    SLICE_X23Y43         FDCE (Setup_fdce_C_D)       -0.102    15.782    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[11]
  -------------------------------------------------------------------
                         required time                         15.782    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.456ns (7.856%)  route 5.349ns (92.144%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 15.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.673     2.981    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X19Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=3, routed)           5.349     8.786    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/D[1]
    SLICE_X22Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.494    15.947    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X22Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[1]/C
                         clock pessimism              0.116    16.063    
                         clock uncertainty           -0.179    15.883    
    SLICE_X22Y42         FDCE (Setup_fdce_C_D)       -0.067    15.816    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[1]
  -------------------------------------------------------------------
                         required time                         15.816    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.419ns (7.525%)  route 5.149ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 15.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.672     2.980    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=3, routed)           5.149     8.548    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg4_reg[11][3]
    SLICE_X23Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.494    15.947    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X23Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[3]/C
                         clock pessimism              0.116    16.063    
                         clock uncertainty           -0.179    15.883    
    SLICE_X23Y42         FDCE (Setup_fdce_C_D)       -0.242    15.641    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[3]
  -------------------------------------------------------------------
                         required time                         15.641    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_ps_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.419ns (7.581%)  route 5.108ns (92.419%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 15.953 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.674     2.982    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X19Y43         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[23]/Q
                         net (fo=3, routed)           5.108     8.509    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg5_reg[27][7]
    SLICE_X18Y43         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_ps_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.500    15.953    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X18Y43         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_ps_reg[7]/C
                         clock pessimism              0.116    16.069    
                         clock uncertainty           -0.179    15.889    
    SLICE_X18Y43         FDCE (Setup_fdce_C_D)       -0.212    15.677    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_ps_reg[7]
  -------------------------------------------------------------------
                         required time                         15.677    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  7.168    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.419ns (7.700%)  route 5.022ns (92.300%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 15.953 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.674     2.982    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X19Y43         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.419     3.401 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[10]/Q
                         net (fo=3, routed)           5.022     8.423    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg6_reg[11][10]
    SLICE_X18Y43         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.500    15.953    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X18Y43         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[10]/C
                         clock pessimism              0.116    16.069    
                         clock uncertainty           -0.179    15.889    
    SLICE_X18Y43         FDCE (Setup_fdce_C_D)       -0.254    15.635    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[10]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.518ns (9.206%)  route 5.109ns (90.794%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 15.952 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.673     2.981    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[9]/Q
                         net (fo=3, routed)           5.109     8.608    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/D[9]
    SLICE_X21Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.499    15.952    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X21Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[9]/C
                         clock pessimism              0.116    16.068    
                         clock uncertainty           -0.179    15.888    
    SLICE_X21Y44         FDCE (Setup_fdce_C_D)       -0.067    15.821    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[9]
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_pe_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PXL_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 0.419ns (7.772%)  route 4.972ns (92.228%))
  Logic Levels:           0  
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 15.948 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.667     2.975    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     3.394 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=3, routed)           4.972     8.366    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg3_reg[11][7]
    SLICE_X22Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_pe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.487    12.679    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.362    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.453 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.495    15.948    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X22Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_pe_reg[7]/C
                         clock pessimism              0.116    16.064    
                         clock uncertainty           -0.179    15.884    
    SLICE_X22Y44         FDCE (Setup_fdce_C_D)       -0.216    15.668    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_pe_reg[7]
  -------------------------------------------------------------------
                         required time                         15.668    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  7.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.394ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.337ns (9.137%)  route 3.351ns (90.863%))
  Logic Levels:           0  
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.603ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.495     2.688    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.337     3.024 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=3, routed)           3.351     6.376    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg4_reg[11][11]
    SLICE_X24Y45         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y45         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[11]/C
                         clock pessimism             -0.116     6.487    
                         clock uncertainty            0.179     6.667    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.103     6.770    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_max_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.770    
                         arrival time                           6.376    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.275ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.367ns (9.280%)  route 3.588ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.602ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.493     2.685    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.367     3.052 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=3, routed)           3.588     6.640    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/D[0]
    SLICE_X24Y41         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.668     6.602    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y41         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[0]/C
                         clock pessimism             -0.116     6.486    
                         clock uncertainty            0.179     6.666    
    SLICE_X24Y41         FDCE (Hold_fdce_C_D)         0.250     6.916    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_height_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.916    
                         arrival time                           6.640    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.236ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.337ns (8.923%)  route 3.440ns (91.077%))
  Logic Levels:           0  
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.607ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.497     2.689    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.337     3.026 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[5]/Q
                         net (fo=3, routed)           3.440     6.466    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg6_reg[11][5]
    SLICE_X19Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.673     6.607    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X19Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[5]/C
                         clock pessimism             -0.116     6.491    
                         clock uncertainty            0.179     6.671    
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.031     6.702    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_max_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.702    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.128ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_pe_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.337ns (8.661%)  route 3.554ns (91.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.603ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.494     2.687    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.337     3.023 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[4]/Q
                         net (fo=3, routed)           3.554     6.577    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg3_reg[11][4]
    SLICE_X22Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_pe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X22Y44         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_pe_reg[4]/C
                         clock pessimism             -0.116     6.487    
                         clock uncertainty            0.179     6.667    
    SLICE_X22Y44         FDCE (Hold_fdce_C_D)         0.039     6.706    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_pe_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.706    
                         arrival time                           6.577    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.118ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.367ns (9.004%)  route 3.709ns (90.996%))
  Logic Levels:           0  
  Clock Path Skew:        3.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.602ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.497     2.689    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.367     3.056 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=3, routed)           3.709     6.765    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg5_reg[11][1]
    SLICE_X24Y41         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.668     6.602    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y41         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[1]/C
                         clock pessimism             -0.116     6.486    
                         clock uncertainty            0.179     6.666    
    SLICE_X24Y41         FDCE (Hold_fdce_C_D)         0.218     6.884    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.884    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_ps_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.367ns (8.956%)  route 3.731ns (91.044%))
  Logic Levels:           0  
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.608ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501     2.694    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y47         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.367     3.061 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg3_reg[18]/Q
                         net (fo=3, routed)           3.731     6.791    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg3_reg[27][2]
    SLICE_X20Y47         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_ps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.674     6.608    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X20Y47         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_ps_reg[2]/C
                         clock pessimism             -0.116     6.492    
                         clock uncertainty            0.179     6.672    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.217     6.889    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_ps_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.889    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.367ns (9.069%)  route 3.680ns (90.931%))
  Logic Levels:           0  
  Clock Path Skew:        3.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.603ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.494     2.687    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.367     3.054 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[7]/Q
                         net (fo=3, routed)           3.680     6.733    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg5_reg[11][7]
    SLICE_X22Y43         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.669     6.603    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X22Y43         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[7]/C
                         clock pessimism             -0.116     6.487    
                         clock uncertainty            0.179     6.667    
    SLICE_X22Y43         FDCE (Hold_fdce_C_D)         0.158     6.825    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.825    
                         arrival time                           6.733    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/enable_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/vga_en_reg/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.367ns (8.994%)  route 3.714ns (91.006%))
  Logic Levels:           0  
  Clock Path Skew:        3.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.599ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.490     2.682    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/s_axi_aclk
    SLICE_X25Y36         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/enable_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.367     3.049 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/enable_reg_reg/Q
                         net (fo=1, routed)           3.714     6.763    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/enable_reg
    SLICE_X25Y37         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/vga_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.665     6.599    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X25Y37         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/vga_en_reg/C
                         clock pessimism             -0.116     6.483    
                         clock uncertainty            0.179     6.663    
    SLICE_X25Y37         FDCE (Hold_fdce_C_D)         0.192     6.855    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/vga_en_reg
  -------------------------------------------------------------------
                         required time                         -6.855    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.367ns (8.962%)  route 3.728ns (91.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.602ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.498     2.690    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y41         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.367     3.057 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           3.728     6.785    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg5_reg[11][6]
    SLICE_X22Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.668     6.602    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X22Y42         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[6]/C
                         clock pessimism             -0.116     6.486    
                         clock uncertainty            0.179     6.666    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.199     6.865    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_pe_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.865    
                         arrival time                           6.785    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.077ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_width_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PXL_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PXL_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PXL_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.367ns (8.856%)  route 3.777ns (91.144%))
  Logic Levels:           0  
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.608ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501     2.694    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.367     3.061 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg2_reg[16]/Q
                         net (fo=3, routed)           3.777     6.837    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/slv_reg2_reg[27][0]
    SLICE_X20Y47         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PXL_CLK rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.677     2.985    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=320, routed)         1.674     6.608    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X20Y47         FDCE                                         r  lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_width_reg[0]/C
                         clock pessimism             -0.116     6.492    
                         clock uncertainty            0.179     6.672    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.243     6.915    lab10VGAdemoZSY_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_width_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.915    
                         arrival time                           6.837    
  -------------------------------------------------------------------
                         slack                                 -0.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.642ns (29.646%)  route 1.524ns (70.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.682     2.990    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y0           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.518     3.508 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     4.191    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.315 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.840     5.156    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X8Y5           FDPE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.507     9.365    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y5           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.265     9.630    
                         clock uncertainty           -0.106     9.524    
    SLICE_X8Y5           FDPE (Recov_fdpe_C_PRE)     -0.361     9.163    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.670%)  route 1.385ns (68.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.682     2.990    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y0           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.518     3.508 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     4.191    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.124     4.315 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.702     5.017    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X9Y4           FDPE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.507     9.365    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.265     9.630    
                         clock uncertainty           -0.106     9.524    
    SLICE_X9Y4           FDPE (Recov_fdpe_C_PRE)     -0.359     9.165    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.642ns (34.190%)  route 1.236ns (65.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.681     2.989    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y5           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.518     3.507 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.685     4.192    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y4           LUT2 (Prop_lut2_I0_O)        0.124     4.316 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.550     4.867    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y3           FDPE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.506     9.365    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.266     9.630    
                         clock uncertainty           -0.106     9.524    
    SLICE_X7Y3           FDPE (Recov_fdpe_C_PRE)     -0.359     9.165    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.642ns (34.190%)  route 1.236ns (65.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.681     2.989    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y5           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.518     3.507 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.685     4.192    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y4           LUT2 (Prop_lut2_I0_O)        0.124     4.316 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.550     4.867    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y3           FDPE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.506     9.365    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.266     9.630    
                         clock uncertainty           -0.106     9.524    
    SLICE_X7Y3           FDPE (Recov_fdpe_C_PRE)     -0.359     9.165    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.456ns (29.886%)  route 1.070ns (70.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.681     2.989    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.456     3.445 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.070     4.515    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X6Y3           FDPE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.506     9.365    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.269     9.633    
                         clock uncertainty           -0.106     9.527    
    SLICE_X6Y3           FDPE (Recov_fdpe_C_PRE)     -0.361     9.166    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.456ns (29.886%)  route 1.070ns (70.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.681     2.989    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.456     3.445 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          1.070     4.515    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X6Y3           FDPE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.506     9.365    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X6Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.269     9.633    
                         clock uncertainty           -0.106     9.527    
    SLICE_X6Y3           FDPE (Recov_fdpe_C_PRE)     -0.319     9.208    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.258%)  route 0.768ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.681     2.989    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDPE (Prop_fdpe_C_Q)         0.456     3.445 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.768     4.213    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X7Y2           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.507     9.365    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.231     9.596    
                         clock uncertainty           -0.106     9.490    
    SLICE_X7Y2           FDCE (Recov_fdce_C_CLR)     -0.405     9.085    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.258%)  route 0.768ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.681     2.989    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDPE (Prop_fdpe_C_Q)         0.456     3.445 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.768     4.213    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X7Y2           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.507     9.365    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.231     9.596    
                         clock uncertainty           -0.106     9.490    
    SLICE_X7Y2           FDCE (Recov_fdce_C_CLR)     -0.405     9.085    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.703%)  route 0.786ns (63.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 9.366 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.681     2.989    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDPE (Prop_fdpe_C_Q)         0.456     3.445 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.786     4.231    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y2           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.508     9.366    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.265     9.631    
                         clock uncertainty           -0.106     9.525    
    SLICE_X8Y2           FDCE (Recov_fdce_C_CLR)     -0.361     9.164    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.703%)  route 0.786ns (63.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 9.366 - 6.666 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.681     2.989    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDPE (Prop_fdpe_C_Q)         0.456     3.445 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.786     4.231    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y2           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        1.508     9.366    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.265     9.631    
                         clock uncertainty           -0.106     9.525    
    SLICE_X8Y2           FDCE (Recov_fdce_C_CLR)     -0.361     9.164    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  4.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.428%)  route 0.139ns (49.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.139     1.186    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X6Y2           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.835     1.205    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X6Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.924    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.857    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.428%)  route 0.139ns (49.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.139     1.186    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X6Y2           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.835     1.205    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X6Y2           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.924    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.857    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.180    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X9Y3           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y3           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.180    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X9Y3           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y3           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.180    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X9Y3           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y3           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.180    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X9Y3           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y3           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.180    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X9Y3           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y3           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.180    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X9Y3           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y3           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.180    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X9Y3           FDCE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.834     1.204    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y3           FDCE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.428%)  route 0.139ns (49.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.566     0.906    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y3           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.139     1.186    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X6Y2           FDPE                                         f  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab10VGAdemoZSY_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    lab10VGAdemoZSY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab10VGAdemoZSY_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1383, routed)        0.835     1.205    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X6Y2           FDPE                                         r  lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.281     0.924    
    SLICE_X6Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     0.853    lab10VGAdemoZSY_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.334    





