// ============================================================================
// FIPS 180-4 官方测试向量 — RTL + Gate-Level 双模式验证 Testbench
// 用途：
//   - RTL 模式：编译时加载 Verilog/*.v（SHA256.v 等子模块），验证算法时序正确
//   - Gate-Level 模式：编译时加载 SHA256_15ns_final.v + sky130_fd_sc_hd.v 模型
//     默认网表省略电源引脚；仅在定义 USE_POWER_PINS 时连接 VDD/VSS
// 用法：
//   // RTL mode
//   iverilog -g2012 -I../Verilog -o fips_rtl.vvp fips_180_4_post_sim_tb.v ../Verilog/SHA256.v
//   vvp fips_rtl.vvp
//   // Recommended from repository root (loads installed PDK models):
//   ./flow/run_sim.sh synth
//   ./flow/run_sim.sh gate
// ============================================================================
`timescale 1ns / 1ps

`define VEC_EMPTY
`define VEC_ABC
// NOTE: 448-bit FIPS vector (56 bytes) needs TWO SHA-256 message blocks because
//   448 (msg) + 1 (pad-bit) + 64 (len) = 513 bits > 512 → needs 2nd block.
// The LDFranck SHA256.v RTL resets ALL working vars (A..H) back to IV on every
// soc pulse, which is correct for SINGLE-block messages but destroys the
// previous block's intermediate hash — so multi-block messages are NOT
// supported at this RTL. To cover multi-block, an outer wrapper would need
// to capture hash_out at eoc and manually re-seed the wvars (not supported).
// We therefore skip the 448-bit vector. Empty + "abc" (both single-block)
// fully validate the FIPS 180-4 algorithm engine.
// `define VEC_448BIT   // skipped: requires 2-block msg, not supported by LDFranck RTL

module fips_180_4_post_sim_tb ();

    // ====== DUT 接口 (split bus: no inout) ======
    wire [31:0] wb_data_in;   // message input to DUT
    wire [31:0] wb_data_out;  // hash output from DUT
    wire        wb_data_oe;   // output enable (1 = DUT drives data_out)
    wire        wb_eoc;
    reg         wb_clk;
    reg         wb_rst;
    reg         wb_soc;
    reg         wb_rd;

    // supply nets (only used when POSTLAYOUT is defined; final.v has VDD/VSS)
`ifdef POSTLAYOUT
    supply1 wb_VDD;
    supply0 wb_VSS;
`endif

    // DUT 信号驱动 (split interface: just drive data_in directly)
    reg  [31:0] drv_data;
    assign wb_data_in = drv_data;

    // ====== DUT 实例化（条件式 port map：gate-level 补 VDD/VSS）======
`ifdef POSTLAYOUT
    SHA256 DUT (
        .clk(wb_clk),
        .rd (wb_rd),
        .rst(wb_rst),
        .soc(wb_soc),
        .eoc(wb_eoc),
        .data_in (wb_data_in),
        .data_out(wb_data_out),
        .data_oe (wb_data_oe)
`ifdef USE_POWER_PINS
        ,
        .VDD(wb_VDD),
        .VSS(wb_VSS)
`endif
    );
`else
    SHA256 DUT (
        .data_in (wb_data_in),
        .data_out(wb_data_out),
        .data_oe (wb_data_oe),
        .eoc (wb_eoc),
        .clk (wb_clk),
        .rst (wb_rst),
        .soc (wb_soc),
        .rd  (wb_rd)
    );
`endif

    // ====== 时钟：100 MHz = 10 ns（对齐原作者 SHA256_testbench 时序基准）======
    //   注：物理签核用 66.7MHz（15ns）；功能验证用 100ns/10MHz 太慢，这里用 10ns/100MHz
    //   RTL 仿真与时序无关，只要满足 SHA256 state machine 节拍即可
    initial begin
        wb_clk = 1'b0;
        forever #5 wb_clk = ~wb_clk;   // 10 ns period
    end

    // ====== VCD 波形 ======
    initial begin
        $dumpfile("fips_postsim.vcd");
`ifdef DEBUG_PROBE
        $dumpvars(0, fips_180_4_post_sim_tb);
`else
        $dumpvars(0, fips_180_4_post_sim_tb);
`endif
    end

    // ====== DEBUG PROBE: dump key internal signals every posedge ======
    //   Compares RTL vs gate-level. Prints: time, eoc, addr, A..H wvars.
`ifdef DEBUG_PROBE
    initial begin
        forever @(posedge wb_clk) begin
`ifdef POSTLAYOUT
            // Gate-level: OpenROAD flattened netlist uses / as hierarchy separator
            // Counter Q outputs: \u0/dQ0..\u0/dQ6, Working vars: \u3/A..\u3/H
            $display("DBG t=%0t eoc=%b a5=%b a4=%b a3=%b a2=%b a1=%b a0=%b | A=%h B=%h C=%h D=%h E=%h F=%h G=%h H=%h",
                $time,
                DUT.\u0/dQ6 ,
                DUT.\u0/dQ5 , DUT.\u0/dQ4 , DUT.\u0/dQ3 ,
                DUT.\u0/dQ2 , DUT.\u0/dQ1 , DUT.\u0/dQ0 ,
                DUT.\u3/A , DUT.\u3/B , DUT.\u3/C , DUT.\u3/D ,
                DUT.\u3/E , DUT.\u3/F , DUT.\u3/G , DUT.\u3/H );
`else
            // RTL: normal hierarchical paths
            $display("DBG t=%0t eoc=%b addr=%b | A=%h B=%h C=%h D=%h E=%h F=%h G=%h H=%h",
                $time, DUT.eoc, DUT.u0.addr,
                DUT.u3.A, DUT.u3.B, DUT.u3.C, DUT.u3.D,
                DUT.u3.E, DUT.u3.F, DUT.u3.G, DUT.u3.H);
`endif
        end
    end
`endif

    // ====== 黄金期望值（FIPS 180-4 官方）======
    // expected_hash[0] = H7 LSB last read, [7] = H0 MSB first read
    reg [31:0] exp_empty [0:7];
    reg [31:0] exp_abc   [0:7];
    reg [31:0] exp_448   [0:7];
    initial begin
        // FIPS 180-4 B.1: Empty msg — SHA256("")
        exp_empty[7] = 32'he3b0c442; exp_empty[6] = 32'h98fc1c14;
        exp_empty[5] = 32'h9afbf4c8; exp_empty[4] = 32'h996fb924;
        exp_empty[3] = 32'h27ae41e4; exp_empty[2] = 32'h649b934c;
        exp_empty[1] = 32'ha495991b; exp_empty[0] = 32'h7852b855;

        // FIPS 180-4 B.2: "abc"
        exp_abc[7] = 32'hba7816bf; exp_abc[6] = 32'h8f01cfea;
        exp_abc[5] = 32'h414140de; exp_abc[4] = 32'h5dae2223;
        exp_abc[3] = 32'hb00361a3; exp_abc[2] = 32'h96177a9c;
        exp_abc[1] = 32'hb410ff61; exp_abc[0] = 32'hf20015ad;

        // FIPS 180-4 B.3: 448-bit
        exp_448[7] = 32'h248d6a61; exp_448[6] = 32'hd20638b8;
        exp_448[5] = 32'he5c02693; exp_448[4] = 32'h0c3e6039;
        exp_448[3] = 32'ha33ce459; exp_448[2] = 32'h64ff2167;
        exp_448[1] = 32'hf6ecedd4; exp_448[0] = 32'h19db06c1;
    end

    // ====== 任务：复位 DUT（SHA256 文档：rst ≥ 1 clk posedge 高）======
    //   Gate-level 额外：复位后 +200 cyc 清 X 态（clkbuf 链上电 X 传播稳定）
    task dut_reset;
        integer i;
        begin
            wb_soc   = 1'b0;
            wb_rd    = 1'b0;
            drv_data = 32'hzzzzzzzz;
            // active-low 先等 2 cyc
            repeat(2) @(posedge wb_clk);
            // rst high (synchronous reset, needs at least 1 posedge)
            // 同时拉高 soc：counter 无 rst 输入，soc_n=0 可清零 Q0..Q6，
            // 避免 settle 期间 counter 自由计数到 64+ 导致 eoc=1 和 expansion mem 污染
            wb_rst = 1'b1;
            wb_soc = 1'b1;
            repeat(15) @(posedge wb_clk);
            wb_rst = 1'b0;
            wb_soc = 1'b0;
            // post-reset settle
            repeat(5) @(posedge wb_clk);
`ifdef POSTLAYOUT
            // gate-level: DFF Q=0 initial (set in blackbox), no X to clear.
            // Original 200-cyc settle caused counter to count past 64 → eoc=1
            // during settle, which (while cleared by soc) may leave residual
            // state in expansion mem. Reduced to 5 cyc for debugging.
            repeat(5) @(posedge wb_clk);
`endif
        end
    endtask

    // ====== 任务：送 1 个 512-bit 消息块（16 × 32-bit）======
    //   时序完全对齐原作者 SHA256_testbench.v：
    //   [1] soc 只高 1 个 clk posedge（单脉冲），counter start 触发
    //   [2] 紧接着 16 个 posedge 连续送 W[0]..W[15]（addr 0~15, sel=0 时 expansion.out=in）
    //   [3] 第 17 个 posedge 释放 data=Z，等待后续 48 cyc compression（addr 16~63, sel=1 扩展）
    task send_msg_block(input [511:0] packed_block);
        integer i;
        begin
            // --- Step 1: soc 单脉冲（1 posedge high）---
            @(posedge wb_clk);
            wb_soc   = 1'b1;
            wb_rd    = 1'b0;
            drv_data = 32'hzzzzzzzz;   // soc pulse cycle 不送数据（counter start 触发）
            // --- Step 2: 连续 16 posedge 送 W[0]..W[15]（addr 0..15）---
            //     packed_block[511:480] = W[0] (MSB word, first fed); down to [31:0] = W[15]
            for (i = 0; i < 16; i = i + 1) begin
                @(posedge wb_clk);
                wb_soc   = 1'b0;              // soc 保持低
                wb_rd    = 1'b0;
                drv_data = packed_block[32*(15-i) +: 32];
`ifdef POSTLAYOUT
                if (i == 0) begin
                    #1 $display("  DBG: W[0] drv=%h wb_data_in=%h (after #1 settle)", drv_data, wb_data_in);
                end
`endif
            end
            // --- Step 3: 结束，data 释放 ---
            @(posedge wb_clk);
            wb_soc   = 1'b0;
            drv_data = 32'hzzzzzzzz;
        end
    endtask

    // ====== 任务：等 EOC → 读 8 字 H0..H7 → 比对 FIPS 期望值 ======
    //   packed_exp layout: {exp[7],exp[6],...,exp[0]} = {H0,H1,...,H7} (256-bit)
    //   addr 0→H0 (255:224)=exp[7], addr 1→H1=exp[6], ..., addr 7→H7 (31:0)=exp[0]
    //   读循环 i=7..0 依次取 packed_exp[32*i +: 32]，正好与 DUT output mux 逐拍对齐
    task check_hash(input [255:0] packed_exp, input [16*8:1] vec_name);
        integer i;
        reg [31:0] got_word;
        reg [31:0] exp_word;
        reg        any_fail;
        begin
            any_fail = 1'b0;

            // --- 等待 EOC 拉高 ---
            //   gate-level: settle 期间 counter Q6=1 → eoc=1。soc 脉冲清零 Q6 → eoc=0。
            //   必须先等 eoc 变低（确认 soc 已清零 counter），再等 eoc 变高（hash 完成）。
            //   RTL: eoc=X → iverilog 把 if(X) 当 false，直接等 posedge。
`ifdef POSTLAYOUT
            // 先等 eoc 变低（如果当前是高）
            if (wb_eoc === 1'b1) @(negedge wb_eoc);
            // 然后等 eoc 变高（hash 计算完成，约 66 cyc from soc）
            begin: eoc_wait
                integer cyc;
                cyc = 0;
                while (wb_eoc !== 1'b1) begin
                    @(posedge wb_clk);
                    cyc = cyc + 1;
                    if (cyc > 500) begin
                        $display("FAIL [%0s]: EOC timeout (500 cyc)", vec_name);
                        $fatal(1);
                    end
                end
            end
`else
            fork
                begin: wait_eoc
                    @(posedge wb_eoc);
                end
                begin: timeout_eoc
                    repeat (1000)  @(posedge wb_clk);
                    $display("FAIL [%0s]: EOC timeout (no eoc after wait cyc)", vec_name);
                    $fatal(1);
                end
            join_any
            disable wait_eoc;
            disable timeout_eoc;
`endif

            // eoc 已高 → 等 1 posedge 让 rd&eoc=ird 生效使 counter 进入读模式
            @(posedge wb_clk);

            // --- 读 8 字：H0..H7 ---
            for (i = 7; i >= 0; i = i - 1) begin
                @(posedge wb_clk);
                wb_soc = 1'b0;
                wb_rd  = 1'b1;
                // negedge 采样（避免 hold race vs DUT 内部 posedge 变化）
                @(negedge wb_clk);
                got_word = wb_data_out;
                exp_word = packed_exp[32*i +: 32];
                if (got_word !== exp_word) begin
                    $display("FAIL [%0s]: word i=%0d got=%h exp=%h",
                             vec_name, i, got_word, exp_word);
                    any_fail = 1'b1;
                end else begin
                    $display("  ok   [%0s] word i=%0d = %h", vec_name, i, got_word);
                end
            end
            @(posedge wb_clk);
            wb_rd = 1'b0;

            if (any_fail) begin
                $display("FAIL [%0s]: hash mismatch", vec_name);
                $fatal(1);
            end else begin
                $display("PASS [%0s]: all 8 words match FIPS 180-4", vec_name);
            end
        end
    endtask

    // ====== 主流程 ======
    initial begin : main
        integer i;
        reg [511:0] pmsg_empty;
        reg [511:0] pmsg_abc;
        reg [511:0] pmsg_448;
        reg [255:0] pexp_empty;
        reg [255:0] pexp_abc;
        reg [255:0] pexp_448;

        // 初值（防止仿真开始前 X 传播）
        wb_rst   = 1'b0;
        wb_soc   = 1'b0;
        wb_rd    = 1'b0;
        drv_data = 32'hzzzzzzzz;

        dut_reset();
        $display("");
        $display("==================================================");
`ifdef POSTLAYOUT
`ifdef SYNTHESIS_SIM
        $display(" FIPS 180-4 — POST-SYNTHESIS Functional Simulation");
        $display(" (SHA256_synth.v + installed PDK models)");
`else
        $display(" FIPS 180-4 — GATE-LEVEL Post-PnR Simulation");
        $display(" (SHA256_15ns_final.v + sky130 stdcell sim models)");
`endif
`else
        $display(" FIPS 180-4 — RTL Simulation");
        $display(" (Verilog SHA256.v + submodules)");
`endif
        $display("==================================================");
        $display("");

        // ============================================================
        // Test 1: Empty message ""
        //   padded 512-bit block = 0x80000000 || 0x0... (447 zeros) || len_lower=0
        // ============================================================
`ifdef VEC_EMPTY
        pmsg_empty = 512'h0;
        pmsg_empty[511:480] = 32'h80000000;    // W[0] = MSB word, pad '1' at bit 511
        pmsg_empty[31:0]    = 32'h00000000;    // W[15] = bit length LSB = 0
        pexp_empty = {exp_empty[7], exp_empty[6], exp_empty[5], exp_empty[4],
                      exp_empty[3], exp_empty[2], exp_empty[1], exp_empty[0]};
        $display("--- Test 1: empty string \"\" ---");
        fork
            send_msg_block(pmsg_empty);
            check_hash(pexp_empty, "empty");
        join
`endif

        // ============================================================
        // Test 2: "abc" (3 bytes = 24 bits)
        //   W[0] = {"abc", pad '1'} = 0x61626380
        //   W[1..14] = 0
        //   W[15] = bit_length = 24 = 0x00000018
        // ============================================================
`ifdef VEC_ABC
        pmsg_abc = 512'h0;
        pmsg_abc[511:480] = {8'h61, 8'h62, 8'h63, 8'h80};
        pmsg_abc[31:0]    = 32'h00000018;
        pexp_abc = {exp_abc[7], exp_abc[6], exp_abc[5], exp_abc[4],
                    exp_abc[3], exp_abc[2], exp_abc[1], exp_abc[0]};
        $display("--- Test 2: \"abc\" ---");
        dut_reset();   // 每个 msg 前必须单独复位（SHA256 文档要求）
        fork
            send_msg_block(pmsg_abc);
            check_hash(pexp_abc, "abc");
        join
`endif

        // ============================================================
        // Test 3: 448-bit msg = "abcdbcdecdefdefgefghfghighijhijkijkljklmklmnlmnomnopnopq"
        //   (448 bits / 56 bytes / 14 words). Pad '1' + 447 zeros? No: bit_len = 448,
        //   so W[0..13] = 14 × message words (big-endian bytes), W[14] = pad '1' (0x80000000)
        //   W[15] = bit_length = 0x000001C0 (= 448)
        // ============================================================
`ifdef VEC_448BIT
        pmsg_448 = {
            // W[0] = "abcd"
            32'h61626364, 32'h62636465, 32'h63646566, 32'h64656667,  // W0 W1 W2 W3
            32'h65666768, 32'h66676869, 32'h6768696a, 32'h68696a6b,  // W4 W5 W6 W7
            32'h696a6b6c, 32'h6a6b6c6d, 32'h6b6c6d6e, 32'h6c6d6e6f,  // W8 W9 W10 W11
            32'h6d6e6f70, 32'h6e6f7071, 32'h80000000, 32'h000001C0   // W12 W13 W14(pad80) W15(len=448)
        };
        pexp_448 = {exp_448[7], exp_448[6], exp_448[5], exp_448[4],
                    exp_448[3], exp_448[2], exp_448[1], exp_448[0]};
        $display("--- Test 3: 448-bit FIPS msg ---");
        dut_reset();
        fork
            send_msg_block(pmsg_448);
            check_hash(pexp_448, "448bit");
        join
`endif

        $display("");
        $display("===== ALL FIPS 180-4 TESTS PASSED =====");
        $display("");
        $finish(0);
    end

endmodule
