
===========================================================================
Clock Skew (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Clock A_in_serial_clk
0.625264 source latency _1097_/CLK ^
-0.601622 target latency _1098_/CLK ^
0.000000 CRPR
--------------
0.023642 hold skew

Clock B_in_serial_clk
0.618567 source latency _1236_/CLK ^
-0.632412 target latency _1238_/CLK ^
0.000000 CRPR
--------------
-0.013846 hold skew

Clock clk
0.491729 source latency _1392_/CLK ^
-0.500908 target latency _1396_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.109180 hold skew

