

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_shrinkage_loop'
================================================================
* Date:           Mon Aug 18 15:42:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       28|        ?|  93.324 ns|         ?|   28|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- shrinkage_loop  |       26|        ?|        27|          1|          1|  1 ~ ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rho_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rho"   --->   Operation 31 'read' 'rho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%chunk_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %chunk"   --->   Operation 32 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln654 = store i31 0, i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 33 'store' 'store_ln654' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body106"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 35 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln654 = icmp_eq  i31 %i_1, i31 %chunk_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 36 'icmp' 'icmp_ln654' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.87ns)   --->   "%add_ln654 = add i31 %i_1, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 38 'add' 'add_ln654' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln654 = br i1 %icmp_ln654, void %for.body106.split, void %for.inc143.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 39 'br' 'br_ln654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln654 = trunc i31 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 40 'trunc' 'trunc_ln654' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i_1, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 41 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln654 = zext i3 %lshr_ln8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 42 'zext' 'zext_ln654' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 43 'getelementptr' 'x_hat_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_hat_1_addr = getelementptr i32 %x_hat_1, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 44 'getelementptr' 'x_hat_1_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_hat_2_addr = getelementptr i32 %x_hat_2, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 45 'getelementptr' 'x_hat_2_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_hat_3_addr = getelementptr i32 %x_hat_3, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 46 'getelementptr' 'x_hat_3_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_hat_4_addr = getelementptr i32 %x_hat_4, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 47 'getelementptr' 'x_hat_4_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_hat_5_addr = getelementptr i32 %x_hat_5, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 48 'getelementptr' 'x_hat_5_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_hat_6_addr = getelementptr i32 %x_hat_6, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 49 'getelementptr' 'x_hat_6_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_hat_7_addr = getelementptr i32 %x_hat_7, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 50 'getelementptr' 'x_hat_7_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_hat_8_addr = getelementptr i32 %x_hat_8, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 51 'getelementptr' 'x_hat_8_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_hat_9_addr = getelementptr i32 %x_hat_9, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 52 'getelementptr' 'x_hat_9_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_hat_10_addr = getelementptr i32 %x_hat_10, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 53 'getelementptr' 'x_hat_10_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_hat_11_addr = getelementptr i32 %x_hat_11, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 54 'getelementptr' 'x_hat_11_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_hat_12_addr = getelementptr i32 %x_hat_12, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 55 'getelementptr' 'x_hat_12_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_hat_13_addr = getelementptr i32 %x_hat_13, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 56 'getelementptr' 'x_hat_13_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%x_hat_14_addr = getelementptr i32 %x_hat_14, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 57 'getelementptr' 'x_hat_14_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x_hat_15_addr = getelementptr i32 %x_hat_15, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 58 'getelementptr' 'x_hat_15_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 59 'load' 'x_hat_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [2/2] (0.69ns)   --->   "%x_hat_1_load = load i3 %x_hat_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 60 'load' 'x_hat_1_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%x_hat_2_load = load i3 %x_hat_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 61 'load' 'x_hat_2_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 62 [2/2] (0.69ns)   --->   "%x_hat_3_load = load i3 %x_hat_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 62 'load' 'x_hat_3_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 63 [2/2] (0.69ns)   --->   "%x_hat_4_load = load i3 %x_hat_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 63 'load' 'x_hat_4_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 64 [2/2] (0.69ns)   --->   "%x_hat_5_load = load i3 %x_hat_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 64 'load' 'x_hat_5_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 65 [2/2] (0.69ns)   --->   "%x_hat_6_load = load i3 %x_hat_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 65 'load' 'x_hat_6_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 66 [2/2] (0.69ns)   --->   "%x_hat_7_load = load i3 %x_hat_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 66 'load' 'x_hat_7_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 67 [2/2] (0.69ns)   --->   "%x_hat_8_load = load i3 %x_hat_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 67 'load' 'x_hat_8_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 68 [2/2] (0.69ns)   --->   "%x_hat_9_load = load i3 %x_hat_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 68 'load' 'x_hat_9_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 69 [2/2] (0.69ns)   --->   "%x_hat_10_load = load i3 %x_hat_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 69 'load' 'x_hat_10_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 70 [2/2] (0.69ns)   --->   "%x_hat_11_load = load i3 %x_hat_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 70 'load' 'x_hat_11_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 71 [2/2] (0.69ns)   --->   "%x_hat_12_load = load i3 %x_hat_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 71 'load' 'x_hat_12_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 72 [2/2] (0.69ns)   --->   "%x_hat_13_load = load i3 %x_hat_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 72 'load' 'x_hat_13_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 73 [2/2] (0.69ns)   --->   "%x_hat_14_load = load i3 %x_hat_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 73 'load' 'x_hat_14_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 74 [2/2] (0.69ns)   --->   "%x_hat_15_load = load i3 %x_hat_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 74 'load' 'x_hat_15_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i32 %u, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 75 'getelementptr' 'u_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i32 %u_1, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 76 'getelementptr' 'u_1_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%u_2_addr = getelementptr i32 %u_2, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 77 'getelementptr' 'u_2_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%u_3_addr = getelementptr i32 %u_3, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 78 'getelementptr' 'u_3_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%u_4_addr = getelementptr i32 %u_4, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 79 'getelementptr' 'u_4_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%u_5_addr = getelementptr i32 %u_5, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 80 'getelementptr' 'u_5_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%u_6_addr = getelementptr i32 %u_6, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 81 'getelementptr' 'u_6_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%u_7_addr = getelementptr i32 %u_7, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 82 'getelementptr' 'u_7_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%u_8_addr = getelementptr i32 %u_8, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 83 'getelementptr' 'u_8_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%u_9_addr = getelementptr i32 %u_9, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 84 'getelementptr' 'u_9_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%u_10_addr = getelementptr i32 %u_10, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 85 'getelementptr' 'u_10_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%u_11_addr = getelementptr i32 %u_11, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 86 'getelementptr' 'u_11_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%u_12_addr = getelementptr i32 %u_12, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 87 'getelementptr' 'u_12_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%u_13_addr = getelementptr i32 %u_13, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 88 'getelementptr' 'u_13_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%u_14_addr = getelementptr i32 %u_14, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 89 'getelementptr' 'u_14_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%u_15_addr = getelementptr i32 %u_15, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 90 'getelementptr' 'u_15_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.69ns)   --->   "%u_load = load i3 %u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 91 'load' 'u_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 92 [2/2] (0.69ns)   --->   "%u_1_load = load i3 %u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 92 'load' 'u_1_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (0.69ns)   --->   "%u_2_load = load i3 %u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 93 'load' 'u_2_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 94 [2/2] (0.69ns)   --->   "%u_3_load = load i3 %u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 94 'load' 'u_3_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 95 [2/2] (0.69ns)   --->   "%u_4_load = load i3 %u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 95 'load' 'u_4_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 96 [2/2] (0.69ns)   --->   "%u_5_load = load i3 %u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 96 'load' 'u_5_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 97 [2/2] (0.69ns)   --->   "%u_6_load = load i3 %u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 97 'load' 'u_6_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 98 [2/2] (0.69ns)   --->   "%u_7_load = load i3 %u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 98 'load' 'u_7_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 99 [2/2] (0.69ns)   --->   "%u_8_load = load i3 %u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 99 'load' 'u_8_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 100 [2/2] (0.69ns)   --->   "%u_9_load = load i3 %u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 100 'load' 'u_9_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 101 [2/2] (0.69ns)   --->   "%u_10_load = load i3 %u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 101 'load' 'u_10_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 102 [2/2] (0.69ns)   --->   "%u_11_load = load i3 %u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 102 'load' 'u_11_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 103 [2/2] (0.69ns)   --->   "%u_12_load = load i3 %u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 103 'load' 'u_12_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 104 [2/2] (0.69ns)   --->   "%u_13_load = load i3 %u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 104 'load' 'u_13_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 105 [2/2] (0.69ns)   --->   "%u_14_load = load i3 %u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 105 'load' 'u_14_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 106 [2/2] (0.69ns)   --->   "%u_15_load = load i3 %u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 106 'load' 'u_15_load' <Predicate = (!icmp_ln654)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 107 'getelementptr' 'z_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%z_1_addr = getelementptr i32 %z_1, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 108 'getelementptr' 'z_1_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%z_2_addr = getelementptr i32 %z_2, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 109 'getelementptr' 'z_2_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%z_3_addr = getelementptr i32 %z_3, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 110 'getelementptr' 'z_3_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%z_4_addr = getelementptr i32 %z_4, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 111 'getelementptr' 'z_4_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%z_5_addr = getelementptr i32 %z_5, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 112 'getelementptr' 'z_5_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%z_6_addr = getelementptr i32 %z_6, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 113 'getelementptr' 'z_6_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%z_7_addr = getelementptr i32 %z_7, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 114 'getelementptr' 'z_7_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%z_8_addr = getelementptr i32 %z_8, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 115 'getelementptr' 'z_8_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%z_9_addr = getelementptr i32 %z_9, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 116 'getelementptr' 'z_9_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%z_10_addr = getelementptr i32 %z_10, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 117 'getelementptr' 'z_10_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%z_11_addr = getelementptr i32 %z_11, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 118 'getelementptr' 'z_11_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%z_12_addr = getelementptr i32 %z_12, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 119 'getelementptr' 'z_12_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%z_13_addr = getelementptr i32 %z_13, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 120 'getelementptr' 'z_13_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%z_14_addr = getelementptr i32 %z_14, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 121 'getelementptr' 'z_14_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%z_15_addr = getelementptr i32 %z_15, i64 0, i64 %zext_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 122 'getelementptr' 'z_15_addr' <Predicate = (!icmp_ln654)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.67ns)   --->   "%switch_ln661 = switch i4 %trunc_ln654, void %arrayidx127.case.15, i4 0, void %arrayidx127.case.0, i4 1, void %arrayidx127.case.1, i4 2, void %arrayidx127.case.2, i4 3, void %arrayidx127.case.3, i4 4, void %arrayidx127.case.4, i4 5, void %arrayidx127.case.5, i4 6, void %arrayidx127.case.6, i4 7, void %arrayidx127.case.7, i4 8, void %arrayidx127.case.8, i4 9, void %arrayidx127.case.9, i4 10, void %arrayidx127.case.10, i4 11, void %arrayidx127.case.11, i4 12, void %arrayidx127.case.12, i4 13, void %arrayidx127.case.13, i4 14, void %arrayidx127.case.14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 123 'switch' 'switch_ln661' <Predicate = (!icmp_ln654)> <Delay = 0.67>
ST_1 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln654 = store i31 %add_ln654, i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 124 'store' 'store_ln654' <Predicate = (!icmp_ln654)> <Delay = 0.38>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln654 = br void %for.body106" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 125 'br' 'br_ln654' <Predicate = (!icmp_ln654)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 126 [1/2] (0.69ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 126 'load' 'x_hat_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 127 [1/2] (0.69ns)   --->   "%x_hat_1_load = load i3 %x_hat_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 127 'load' 'x_hat_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 128 [1/2] (0.69ns)   --->   "%x_hat_2_load = load i3 %x_hat_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 128 'load' 'x_hat_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 129 [1/2] (0.69ns)   --->   "%x_hat_3_load = load i3 %x_hat_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 129 'load' 'x_hat_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/2] (0.69ns)   --->   "%x_hat_4_load = load i3 %x_hat_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 130 'load' 'x_hat_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 131 [1/2] (0.69ns)   --->   "%x_hat_5_load = load i3 %x_hat_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 131 'load' 'x_hat_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 132 [1/2] (0.69ns)   --->   "%x_hat_6_load = load i3 %x_hat_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 132 'load' 'x_hat_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/2] (0.69ns)   --->   "%x_hat_7_load = load i3 %x_hat_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 133 'load' 'x_hat_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 134 [1/2] (0.69ns)   --->   "%x_hat_8_load = load i3 %x_hat_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 134 'load' 'x_hat_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 135 [1/2] (0.69ns)   --->   "%x_hat_9_load = load i3 %x_hat_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 135 'load' 'x_hat_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/2] (0.69ns)   --->   "%x_hat_10_load = load i3 %x_hat_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 136 'load' 'x_hat_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 137 [1/2] (0.69ns)   --->   "%x_hat_11_load = load i3 %x_hat_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 137 'load' 'x_hat_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 138 [1/2] (0.69ns)   --->   "%x_hat_12_load = load i3 %x_hat_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 138 'load' 'x_hat_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 139 [1/2] (0.69ns)   --->   "%x_hat_13_load = load i3 %x_hat_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 139 'load' 'x_hat_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 140 [1/2] (0.69ns)   --->   "%x_hat_14_load = load i3 %x_hat_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 140 'load' 'x_hat_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 141 [1/2] (0.69ns)   --->   "%x_hat_15_load = load i3 %x_hat_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 141 'load' 'x_hat_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 142 [1/1] (0.49ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %x_hat_load, i4 1, i32 %x_hat_1_load, i4 2, i32 %x_hat_2_load, i4 3, i32 %x_hat_3_load, i4 4, i32 %x_hat_4_load, i4 5, i32 %x_hat_5_load, i4 6, i32 %x_hat_6_load, i4 7, i32 %x_hat_7_load, i4 8, i32 %x_hat_8_load, i4 9, i32 %x_hat_9_load, i4 10, i32 %x_hat_10_load, i4 11, i32 %x_hat_11_load, i4 12, i32 %x_hat_12_load, i4 13, i32 %x_hat_13_load, i4 14, i32 %x_hat_14_load, i4 15, i32 %x_hat_15_load, i32 <undef>, i4 %trunc_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 142 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/2] (0.69ns)   --->   "%u_load = load i3 %u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 143 'load' 'u_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 144 [1/2] (0.69ns)   --->   "%u_1_load = load i3 %u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 144 'load' 'u_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 145 [1/2] (0.69ns)   --->   "%u_2_load = load i3 %u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 145 'load' 'u_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 146 [1/2] (0.69ns)   --->   "%u_3_load = load i3 %u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 146 'load' 'u_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 147 [1/2] (0.69ns)   --->   "%u_4_load = load i3 %u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 147 'load' 'u_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 148 [1/2] (0.69ns)   --->   "%u_5_load = load i3 %u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 148 'load' 'u_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 149 [1/2] (0.69ns)   --->   "%u_6_load = load i3 %u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 149 'load' 'u_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 150 [1/2] (0.69ns)   --->   "%u_7_load = load i3 %u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 150 'load' 'u_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 151 [1/2] (0.69ns)   --->   "%u_8_load = load i3 %u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 151 'load' 'u_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 152 [1/2] (0.69ns)   --->   "%u_9_load = load i3 %u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 152 'load' 'u_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 153 [1/2] (0.69ns)   --->   "%u_10_load = load i3 %u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 153 'load' 'u_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 154 [1/2] (0.69ns)   --->   "%u_11_load = load i3 %u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 154 'load' 'u_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 155 [1/2] (0.69ns)   --->   "%u_12_load = load i3 %u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 155 'load' 'u_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 156 [1/2] (0.69ns)   --->   "%u_13_load = load i3 %u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 156 'load' 'u_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 157 [1/2] (0.69ns)   --->   "%u_14_load = load i3 %u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 157 'load' 'u_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 158 [1/2] (0.69ns)   --->   "%u_15_load = load i3 %u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 158 'load' 'u_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 159 [1/1] (0.49ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %u_load, i4 1, i32 %u_1_load, i4 2, i32 %u_2_load, i4 3, i32 %u_3_load, i4 4, i32 %u_4_load, i4 5, i32 %u_5_load, i4 6, i32 %u_6_load, i4 7, i32 %u_7_load, i4 8, i32 %u_8_load, i4 9, i32 %u_9_load, i4 10, i32 %u_10_load, i4 11, i32 %u_11_load, i4 12, i32 %u_12_load, i4 13, i32 %u_13_load, i4 14, i32 %u_14_load, i4 15, i32 %u_15_load, i32 <undef>, i4 %trunc_ln654" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 159 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 160 [7/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 160 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 161 [6/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 161 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 162 [5/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 162 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 163 [4/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 163 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 164 [3/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 164 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 165 [2/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 165 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 166 [1/7] (2.34ns)   --->   "%zval = fadd i32 %tmp_8, i32 %tmp_9" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 166 'fadd' 'zval' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.21>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln658 = bitcast i32 %zval" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 167 'bitcast' 'bitcast_ln658' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.21ns)   --->   "%xor_ln658 = xor i32 %bitcast_ln658, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 168 'xor' 'xor_ln658' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 169 [7/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 169 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln658_1 = bitcast i32 %xor_ln658" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 170 'bitcast' 'bitcast_ln658_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [7/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 171 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 172 [6/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 172 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [6/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 173 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 174 [5/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 174 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [5/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 175 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 176 [4/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 176 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [4/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 177 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 178 [3/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 178 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [3/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 179 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 180 [2/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 180 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [2/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 181 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 182 [1/7] (2.34ns)   --->   "%sub0 = fsub i32 %zval, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 182 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln658_1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:658]   --->   Operation 183 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.64>
ST_18 : Operation 184 [2/2] (1.64ns)   --->   "%tmp_1 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 184 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [2/2] (1.64ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 185 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.87>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln659 = bitcast i32 %sub0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 186 'bitcast' 'bitcast_ln659' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln659, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 187 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln659 = trunc i32 %bitcast_ln659" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 188 'trunc' 'trunc_ln659' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.70ns)   --->   "%icmp_ln659 = icmp_ne  i8 %tmp_s, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 189 'icmp' 'icmp_ln659' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.82ns)   --->   "%icmp_ln659_1 = icmp_eq  i23 %trunc_ln659, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 190 'icmp' 'icmp_ln659_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node abs0)   --->   "%or_ln659 = or i1 %icmp_ln659_1, i1 %icmp_ln659" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 191 'or' 'or_ln659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [1/2] (1.64ns)   --->   "%tmp_1 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 192 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node abs0)   --->   "%and_ln659 = and i1 %or_ln659, i1 %tmp_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 193 'and' 'and_ln659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0 = select i1 %and_ln659, i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 194 'select' 'abs0' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln660 = bitcast i32 %sub1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 195 'bitcast' 'bitcast_ln660' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln660, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 196 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln660 = trunc i32 %bitcast_ln660" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 197 'trunc' 'trunc_ln660' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.70ns)   --->   "%icmp_ln660 = icmp_ne  i8 %tmp_2, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 198 'icmp' 'icmp_ln660' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (0.82ns)   --->   "%icmp_ln660_1 = icmp_eq  i23 %trunc_ln660, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 199 'icmp' 'icmp_ln660_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node abs1)   --->   "%or_ln660 = or i1 %icmp_ln660_1, i1 %icmp_ln660" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 200 'or' 'or_ln660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/2] (1.64ns)   --->   "%tmp_3 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 201 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node abs1)   --->   "%and_ln660 = and i1 %or_ln660, i1 %tmp_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 202 'and' 'and_ln660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1 = select i1 %and_ln660, i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:660]   --->   Operation 203 'select' 'abs1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 204 [7/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 204 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 205 [6/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 205 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 206 [5/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 206 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 207 [4/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 207 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 208 [3/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 208 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 209 [2/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 209 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%specpipeline_ln655 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:655]   --->   Operation 210 'specpipeline' 'specpipeline_ln655' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln654 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:654]   --->   Operation 211 'specloopname' 'specloopname_ln654' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [1/7] (2.34ns)   --->   "%sub5 = fsub i32 %abs0, i32 %abs1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 212 'fsub' 'sub5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 245 'ret' 'ret_ln0' <Predicate = (icmp_ln654)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.69>
ST_27 : Operation 213 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 213 'store' 'store_ln661' <Predicate = (trunc_ln654 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 214 'br' 'br_ln661' <Predicate = (trunc_ln654 == 14)> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 215 'store' 'store_ln661' <Predicate = (trunc_ln654 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 216 'br' 'br_ln661' <Predicate = (trunc_ln654 == 13)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 217 'store' 'store_ln661' <Predicate = (trunc_ln654 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 218 'br' 'br_ln661' <Predicate = (trunc_ln654 == 12)> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 219 'store' 'store_ln661' <Predicate = (trunc_ln654 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 220 'br' 'br_ln661' <Predicate = (trunc_ln654 == 11)> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 221 'store' 'store_ln661' <Predicate = (trunc_ln654 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 222 'br' 'br_ln661' <Predicate = (trunc_ln654 == 10)> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 223 'store' 'store_ln661' <Predicate = (trunc_ln654 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 224 'br' 'br_ln661' <Predicate = (trunc_ln654 == 9)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 225 'store' 'store_ln661' <Predicate = (trunc_ln654 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 226 'br' 'br_ln661' <Predicate = (trunc_ln654 == 8)> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 227 'store' 'store_ln661' <Predicate = (trunc_ln654 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 228 'br' 'br_ln661' <Predicate = (trunc_ln654 == 7)> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 229 'store' 'store_ln661' <Predicate = (trunc_ln654 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 230 'br' 'br_ln661' <Predicate = (trunc_ln654 == 6)> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 231 'store' 'store_ln661' <Predicate = (trunc_ln654 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 232 'br' 'br_ln661' <Predicate = (trunc_ln654 == 5)> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 233 'store' 'store_ln661' <Predicate = (trunc_ln654 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 234 'br' 'br_ln661' <Predicate = (trunc_ln654 == 4)> <Delay = 0.00>
ST_27 : Operation 235 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 235 'store' 'store_ln661' <Predicate = (trunc_ln654 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 236 'br' 'br_ln661' <Predicate = (trunc_ln654 == 3)> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 237 'store' 'store_ln661' <Predicate = (trunc_ln654 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 238 'br' 'br_ln661' <Predicate = (trunc_ln654 == 2)> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 239 'store' 'store_ln661' <Predicate = (trunc_ln654 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 240 'br' 'br_ln661' <Predicate = (trunc_ln654 == 1)> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 241 'store' 'store_ln661' <Predicate = (trunc_ln654 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 242 'br' 'br_ln661' <Predicate = (trunc_ln654 == 0)> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.69ns)   --->   "%store_ln661 = store i32 %sub5, i3 %z_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 243 'store' 'store_ln661' <Predicate = (trunc_ln654 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln661 = br void %arrayidx127.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 244 'br' 'br_ln661' <Predicate = (trunc_ln654 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.648ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln654', /home/bsheh002/ADMM07/alveo/src/bp.cpp:654) of constant 0 on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:654 [54]  (0.387 ns)
	'load' operation 31 bit ('i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:654) on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:654 [57]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln654', /home/bsheh002/ADMM07/alveo/src/bp.cpp:654) [58]  (0.874 ns)
	'store' operation 0 bit ('store_ln654', /home/bsheh002/ADMM07/alveo/src/bp.cpp:654) of variable 'add_ln654', /home/bsheh002/ADMM07/alveo/src/bp.cpp:654 on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:654 [225]  (0.387 ns)

 <State 2>: 1.192ns
The critical path consists of the following:
	'load' operation 32 bit ('x_hat_load', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) on array 'x_hat' [84]  (0.699 ns)
	'sparsemux' operation 32 bit ('tmp_8', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) [100]  (0.493 ns)

 <State 3>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('zval', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) [134]  (2.342 ns)

 <State 4>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('zval', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) [134]  (2.342 ns)

 <State 5>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('zval', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) [134]  (2.342 ns)

 <State 6>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('zval', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) [134]  (2.342 ns)

 <State 7>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('zval', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) [134]  (2.342 ns)

 <State 8>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('zval', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) [134]  (2.342 ns)

 <State 9>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('zval', /home/bsheh002/ADMM07/alveo/src/bp.cpp:656) [134]  (2.342 ns)

 <State 10>: 0.210ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln658', /home/bsheh002/ADMM07/alveo/src/bp.cpp:658) [137]  (0.210 ns)

 <State 11>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:657) [135]  (2.342 ns)

 <State 12>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:657) [135]  (2.342 ns)

 <State 13>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:657) [135]  (2.342 ns)

 <State 14>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:657) [135]  (2.342 ns)

 <State 15>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:657) [135]  (2.342 ns)

 <State 16>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:657) [135]  (2.342 ns)

 <State 17>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:657) [135]  (2.342 ns)

 <State 18>: 1.649ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:659) [146]  (1.649 ns)

 <State 19>: 1.876ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:659) [146]  (1.649 ns)
	'and' operation 1 bit ('and_ln659', /home/bsheh002/ADMM07/alveo/src/bp.cpp:659) [147]  (0.000 ns)
	'select' operation 32 bit ('abs0', /home/bsheh002/ADMM07/alveo/src/bp.cpp:659) [148]  (0.227 ns)

 <State 20>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661) [158]  (2.342 ns)

 <State 21>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661) [158]  (2.342 ns)

 <State 22>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661) [158]  (2.342 ns)

 <State 23>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661) [158]  (2.342 ns)

 <State 24>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661) [158]  (2.342 ns)

 <State 25>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661) [158]  (2.342 ns)

 <State 26>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661) [158]  (2.342 ns)

 <State 27>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln661', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661) of variable 'sub5', /home/bsheh002/ADMM07/alveo/src/bp.cpp:661 on array 'z_9' [192]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
