
*** Running vivado
    with args -log design_2_MemorEDF_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_MemorEDF_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_MemorEDF_0_0.tcl -notrace
Command: synth_design -top design_2_MemorEDF_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29929 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.781 ; gain = 0.000 ; free physical = 7050 ; free virtual = 27442
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_MemorEDF_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_MemorEDF_0_0/synth/design_2_MemorEDF_0_0.sv:56]
INFO: [Synth 8-638] synthesizing module 'MemorEDF' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemorEDF.sv:23]
	Parameter CONFIGURATION_PORT_ENABLED bound to: 1 - type: integer 
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter WRITE_DATA_SIZE bound to: 678 - type: integer 
	Parameter READ_DATA_SIZE bound to: 102 - type: integer 
	Parameter READ_QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter WRITE_QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter PRIORITY_SIZE bound to: 4 - type: integer 
	Parameter TDMA_ENABLED bound to: 1 - type: integer 
	Parameter EDF_ENABLED bound to: 1 - type: integer 
	Parameter FP_ENABLED bound to: 1 - type: integer 
	Parameter MG_ENABLED bound to: 1 - type: integer 
	Parameter PRNG_FIBONACCI_ENABLED bound to: 1 - type: integer 
	Parameter PRNG_GALLOIS_ENABLED bound to: 1 - type: integer 
	Parameter AGING_ENABLED bound to: 1 - type: integer 
	Parameter C_S00_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S02_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S02_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S02_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S02_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S02_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 4 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter NUMBER_OF_SCHEDULERS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Mapper' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Mapper.sv:23]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter NUMBER_OF_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mapper' (1#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Mapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'Packetizer' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:23]
	Parameter WRITE_DATA_SIZE bound to: 678 - type: integer 
	Parameter READ_DATA_SIZE bound to: 102 - type: integer 
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 4 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:266]
WARNING: [Synth 8-6014] Unused sequential element axi_awlen_cntr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:313]
WARNING: [Synth 8-6014] Unused sequential element axi_awburst_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:314]
WARNING: [Synth 8-6014] Unused sequential element axi_awlen_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:264]
WARNING: [Synth 8-6014] Unused sequential element axi_awid_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:405]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:267]
WARNING: [Synth 8-6014] Unused sequential element axi_arburst_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:486]
WARNING: [Synth 8-6014] Unused sequential element arlast_ff_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:647]
WARNING: [Synth 8-6014] Unused sequential element wlast_ff_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:662]
WARNING: [Synth 8-6014] Unused sequential element byte_ram_read_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:689]
WARNING: [Synth 8-6014] Unused sequential element byte_ram_read_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:689]
WARNING: [Synth 8-6014] Unused sequential element byte_ram_read_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:689]
WARNING: [Synth 8-6014] Unused sequential element byte_ram_read_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:689]
WARNING: [Synth 8-6014] Unused sequential element byte_ram_write_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:670]
WARNING: [Synth 8-6014] Unused sequential element wstrb_write_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:670]
WARNING: [Synth 8-6014] Unused sequential element meta_data_read_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:715]
WARNING: [Synth 8-6014] Unused sequential element coreIdReg_read_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:717]
WARNING: [Synth 8-6014] Unused sequential element packetProduced_read_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:739]
WARNING: [Synth 8-6014] Unused sequential element packetProduced_write_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:740]
WARNING: [Synth 8-3848] Net mem_data_out in module/entity Packetizer does not have driver. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:245]
INFO: [Synth 8-256] done synthesizing module 'Packetizer' (2#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:23]
WARNING: [Synth 8-350] instance 'packetizer_1' of module 'Packetizer' requires 45 connections, but only 40 given [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemorEDF.sv:467]
WARNING: [Synth 8-350] instance 'packetizer_2' of module 'Packetizer' requires 45 connections, but only 40 given [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemorEDF.sv:535]
INFO: [Synth 8-638] synthesizing module 'ConfigurationPort' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:22]
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 4 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
	Parameter MEMORY_SIZE_IN_BYTE bound to: 64 - type: integer 
	Parameter MEMORY_ROWS bound to: 4 - type: integer 
WARNING: [Synth 8-324] index 16 out of range [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:591]
WARNING: [Synth 8-5856] 3D RAM byte_ram_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element axi_buser_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:404]
WARNING: [Synth 8-6014] Unused sequential element axi_ruser_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:471]
INFO: [Synth 8-256] done synthesizing module 'ConfigurationPort' (3#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:22]
INFO: [Synth 8-638] synthesizing module 'Serializer' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Seralizer.sv:23]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 40'b0100000000000000000000000000000000000000 
	Parameter C_M_AXI_BURST_LEN bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 2 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Seralizer.sv:338]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Seralizer.sv:469]
INFO: [Synth 8-256] done synthesizing module 'Serializer' (4#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Seralizer.sv:23]
INFO: [Synth 8-638] synthesizing module 'NonAXIDomain' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/NonAXIDomain.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter WRITE_DATA_SIZE bound to: 678 - type: integer 
	Parameter READ_DATA_SIZE bound to: 102 - type: integer 
	Parameter READ_QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter WRITE_QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter PRIORITY_SIZE bound to: 4 - type: integer 
	Parameter TDMA_ENABLED bound to: 1 - type: integer 
	Parameter EDF_ENABLED bound to: 1 - type: integer 
	Parameter FP_ENABLED bound to: 1 - type: integer 
	Parameter MG_ENABLED bound to: 1 - type: integer 
	Parameter PRNG_FIBONACCI_ENABLED bound to: 1 - type: integer 
	Parameter PRNG_GALLOIS_ENABLED bound to: 1 - type: integer 
	Parameter AGING_ENABLED bound to: 1 - type: integer 
	Parameter NUMBER_OF_SCHEDULERS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RWQueue' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/RWQueue.sv:23]
	Parameter READ_DATA_SIZE bound to: 102 - type: integer 
	Parameter WRITE_DATA_SIZE bound to: 678 - type: integer 
	Parameter READ_QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter WRITE_QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter QUEUES_LENGTH bound to: 4 - type: integer 
	Parameter TIME_COUNTER_SIZE bound to: 4 - type: integer 
	Parameter MAX_VALUE bound to: 8'b11111111 
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:23]
	Parameter DATA_SIZE bound to: 106 - type: integer 
	Parameter QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Queue' (5#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:23]
INFO: [Synth 8-638] synthesizing module 'Queue__parameterized0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:23]
	Parameter DATA_SIZE bound to: 682 - type: integer 
	Parameter QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Queue__parameterized0' (5#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:23]
INFO: [Synth 8-256] done synthesizing module 'RWQueue' (6#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/RWQueue.sv:23]
INFO: [Synth 8-638] synthesizing module 'Dispatcher' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Dispatcher.sv:23]
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 102 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Dispatcher' (7#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Dispatcher.sv:23]
INFO: [Synth 8-638] synthesizing module 'Dispatcher__parameterized0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Dispatcher.sv:23]
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 678 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Dispatcher__parameterized0' (7#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Dispatcher.sv:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Selector.sv:23]
	Parameter INPUTS bound to: 4 - type: integer 
	Parameter INPUT_SIZE bound to: 678 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Selector' (8#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Selector.sv:23]
INFO: [Synth 8-638] synthesizing module 'Scheduler' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Scheduler.sv:22]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter PRIORITY_SIZE bound to: 4 - type: integer 
	Parameter TDMA_ENABLED bound to: 1 - type: integer 
	Parameter EDF_ENABLED bound to: 1 - type: integer 
	Parameter FP_ENABLED bound to: 1 - type: integer 
	Parameter MG_ENABLED bound to: 1 - type: integer 
	Parameter PRNG_FIBONACCI_ENABLED bound to: 1 - type: integer 
	Parameter PRNG_GALLOIS_ENABLED bound to: 1 - type: integer 
	Parameter AGING_ENABLED bound to: 1 - type: integer 
	Parameter NUMBER_OF_SCHEDULERS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Selector__parameterized0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Selector.sv:23]
	Parameter INPUTS bound to: 7 - type: integer 
	Parameter INPUT_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Selector__parameterized0' (8#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Selector.sv:23]
INFO: [Synth 8-638] synthesizing module 'Combinatorial_Selector' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_Selector.sv:23]
	Parameter INPUTS bound to: 7 - type: integer 
	Parameter INPUT_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Combinatorial_Selector' (9#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_Selector.sv:23]
INFO: [Synth 8-638] synthesizing module 'TDMA' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/TDMA.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDMA' (10#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/TDMA.sv:23]
INFO: [Synth 8-638] synthesizing module 'EDF' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter MAX_VALUE bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EDF' (11#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:23]
INFO: [Synth 8-638] synthesizing module 'FP' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/FP.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter PRIORITY_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MaxSelector' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MaxSelector.sv:23]
	Parameter VALUE_SIZE bound to: 2 - type: integer 
	Parameter DISCRIMINANT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MaxSelector' (12#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MaxSelector.sv:23]
INFO: [Synth 8-256] done synthesizing module 'FP' (13#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/FP.sv:23]
INFO: [Synth 8-638] synthesizing module 'MemGuard' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter PRIORITY_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Combinatorial_FP' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter PRIORITY_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Combinatorial_FP' (14#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:23]
INFO: [Synth 8-256] done synthesizing module 'MemGuard' (15#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:23]
INFO: [Synth 8-638] synthesizing module 'LFSR16' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:23]
	Parameter STATE_WIDTH bound to: 16 - type: integer 
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter PRIORITY_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Combinatorial_FP__parameterized0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter PRIORITY_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MaxSelector__parameterized0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MaxSelector.sv:23]
	Parameter VALUE_SIZE bound to: 2 - type: integer 
	Parameter DISCRIMINANT_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MaxSelector__parameterized0' (15#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MaxSelector.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Combinatorial_FP__parameterized0' (15#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:23]
INFO: [Synth 8-256] done synthesizing module 'LFSR16' (16#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:23]
INFO: [Synth 8-638] synthesizing module 'Gallois16' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:23]
	Parameter STATE_WIDTH bound to: 16 - type: integer 
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter PRIORITY_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Gallois16' (17#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:23]
INFO: [Synth 8-638] synthesizing module 'Aging' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Combinatorial_FP__parameterized1' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:23]
	Parameter NUMBER_OF_QUEUES bound to: 4 - type: integer 
	Parameter PRIORITY_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MaxSelector__parameterized1' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MaxSelector.sv:23]
	Parameter VALUE_SIZE bound to: 2 - type: integer 
	Parameter DISCRIMINANT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MaxSelector__parameterized1' (17#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MaxSelector.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Combinatorial_FP__parameterized1' (17#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Aging' (18#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:23]
INFO: [Synth 8-638] synthesizing module 'Combinatorial_Dispatcher' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_Dispatcher.sv:23]
	Parameter OUTPUTS bound to: 4 - type: integer 
	Parameter INPUT_SIZE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Combinatorial_Dispatcher' (19#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_Dispatcher.sv:23]
WARNING: [Synth 8-350] instance 'queue_router' of module 'Combinatorial_Dispatcher' requires 7 connections, but only 6 given [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Scheduler.sv:272]
INFO: [Synth 8-256] done synthesizing module 'Scheduler' (20#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Scheduler.sv:22]
INFO: [Synth 8-256] done synthesizing module 'NonAXIDomain' (21#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/NonAXIDomain.sv:23]
INFO: [Synth 8-256] done synthesizing module 'MemorEDF' (22#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemorEDF.sv:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_MemorEDF_0_0' (23#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_MemorEDF_0_0/synth/design_2_MemorEDF_0_0.sv:56]
WARNING: [Synth 8-3331] design Combinatorial_Dispatcher has unconnected port clock
WARNING: [Synth 8-3331] design Combinatorial_Selector has unconnected port clock
WARNING: [Synth 8-3331] design Scheduler has unconnected port full[3]
WARNING: [Synth 8-3331] design Scheduler has unconnected port full[2]
WARNING: [Synth 8-3331] design Scheduler has unconnected port full[1]
WARNING: [Synth 8-3331] design Scheduler has unconnected port full[0]
WARNING: [Synth 8-3331] design Scheduler has unconnected port lastElem[3]
WARNING: [Synth 8-3331] design Scheduler has unconnected port lastElem[2]
WARNING: [Synth 8-3331] design Scheduler has unconnected port lastElem[1]
WARNING: [Synth 8-3331] design Scheduler has unconnected port lastElem[0]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[31]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[30]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[29]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[28]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[27]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[26]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[25]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[24]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[23]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[22]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[21]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[20]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[19]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[18]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[17]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[16]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[15]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[14]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[13]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[12]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[11]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[10]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[9]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[8]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[7]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[6]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[5]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[4]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[3]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[2]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[1]
WARNING: [Synth 8-3331] design Scheduler has unconnected port hyper_period[0]
WARNING: [Synth 8-3331] design Dispatcher__parameterized0 has unconnected port clock
WARNING: [Synth 8-3331] design Dispatcher has unconnected port clock
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port read_packetizer_1_to_dispatcher_id[1]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port write_packetizer_1_to_dispatcher_id[1]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port read_packetizer_2_to_dispatcher_id[1]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port write_packetizer_2_to_dispatcher_id[1]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][31]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][30]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][29]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][28]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][27]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][26]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][25]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][24]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][23]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][22]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][21]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][20]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][19]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][18]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][17]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][16]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][15]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][14]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][13]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][12]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][11]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][10]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][9]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][8]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][7]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][6]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][5]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][4]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][3]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][2]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][1]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[3][0]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][31]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][30]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][29]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][28]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][27]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][26]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][25]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][24]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][23]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][22]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][21]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][20]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][19]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][18]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][17]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][16]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][15]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][14]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][13]
WARNING: [Synth 8-3331] design NonAXIDomain has unconnected port queues_thresholds[2][12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1546.781 ; gain = 0.000 ; free physical = 7023 ; free virtual = 27417
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1546.781 ; gain = 0.000 ; free physical = 7034 ; free virtual = 27427
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2357.695 ; gain = 30.000 ; free physical = 6170 ; free virtual = 26563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2357.695 ; gain = 810.914 ; free physical = 6369 ; free virtual = 26763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2357.695 ; gain = 810.914 ; free physical = 6369 ; free virtual = 26763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2357.695 ; gain = 810.914 ; free physical = 6371 ; free virtual = 26765
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element axi_arlen_cntr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:485]
WARNING: [Synth 8-6014] Unused sequential element mem_index_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:608]
INFO: [Synth 8-5544] ROM "byte_ram_reg[3][15]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_ram_reg[2][15]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_ram_reg[1][15]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_ram_reg[0][15]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element axi_awlen_cntr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:310]
WARNING: [Synth 8-6014] Unused sequential element axi_arlen_cntr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:467]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/TDMA.sv:75]
WARNING: [Synth 8-6014] Unused sequential element counters_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:65]
WARNING: [Synth 8-6014] Unused sequential element counters_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:65]
WARNING: [Synth 8-6014] Unused sequential element counters_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:65]
WARNING: [Synth 8-6014] Unused sequential element counters_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:65]
WARNING: [Synth 8-6014] Unused sequential element core_counter_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:117]
WARNING: [Synth 8-6014] Unused sequential element core_counter_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:117]
WARNING: [Synth 8-6014] Unused sequential element core_counter_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:117]
WARNING: [Synth 8-6014] Unused sequential element core_counter_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:117]
INFO: [Synth 8-4471] merging register 'pristine_priorities_reg[3][1:0]' into 'pristine_priorities_reg[7][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:42]
INFO: [Synth 8-4471] merging register 'pristine_priorities_reg[2][1:0]' into 'pristine_priorities_reg[6][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:42]
INFO: [Synth 8-4471] merging register 'pristine_priorities_reg[1][1:0]' into 'pristine_priorities_reg[5][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:42]
INFO: [Synth 8-4471] merging register 'pristine_priorities_reg[0][1:0]' into 'pristine_priorities_reg[4][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:42]
WARNING: [Synth 8-6014] Unused sequential element pristine_priorities_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:42]
WARNING: [Synth 8-6014] Unused sequential element pristine_priorities_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:42]
WARNING: [Synth 8-6014] Unused sequential element pristine_priorities_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:42]
WARNING: [Synth 8-6014] Unused sequential element pristine_priorities_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/LFSR16.sv:42]
INFO: [Synth 8-4471] merging register 'pristine_priorities_reg[3][1:0]' into 'pristine_priorities_reg[7][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:41]
INFO: [Synth 8-4471] merging register 'pristine_priorities_reg[2][1:0]' into 'pristine_priorities_reg[6][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:41]
INFO: [Synth 8-4471] merging register 'pristine_priorities_reg[1][1:0]' into 'pristine_priorities_reg[5][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:41]
INFO: [Synth 8-4471] merging register 'pristine_priorities_reg[0][1:0]' into 'pristine_priorities_reg[4][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:41]
WARNING: [Synth 8-6014] Unused sequential element pristine_priorities_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:41]
WARNING: [Synth 8-6014] Unused sequential element pristine_priorities_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:41]
WARNING: [Synth 8-6014] Unused sequential element pristine_priorities_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:41]
WARNING: [Synth 8-6014] Unused sequential element pristine_priorities_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Gallois16.sv:41]
INFO: [Synth 8-5544] ROM "aging_counters" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aging_counters" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aging_counters" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aging_counters" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element aging_counters_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:72]
WARNING: [Synth 8-6014] Unused sequential element aging_counters_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:72]
WARNING: [Synth 8-6014] Unused sequential element aging_counters_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:72]
WARNING: [Synth 8-6014] Unused sequential element aging_counters_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:72]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:106]
INFO: [Synth 8-5545] ROM "internalEmpty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalFull" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalLastElem" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalLastElem" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:106]
INFO: [Synth 8-5545] ROM "internalEmpty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalFull" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalLastElem" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalLastElem" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:87]
WARNING: [Synth 8-6014] Unused sequential element read_time_counter_in_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/RWQueue.sv:94]
WARNING: [Synth 8-6014] Unused sequential element write_time_counter_in_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/RWQueue.sv:95]
WARNING: [Synth 8-327] inferring latch for variable 'outcome_reg' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_Selector.sv:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2357.695 ; gain = 810.914 ; free physical = 6334 ; free virtual = 26728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |Queue__parameterized0__GB0 |           1|     36009|
|2     |muxpart__19                |           1|     21864|
|3     |RWQueue__GCM0              |           1|     12111|
|4     |NonAXIDomain__GC0          |           1|     21665|
|5     |MemorEDF__GC0              |           1|      8673|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 2     
	   2 Input     36 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              682 Bit    Registers := 32    
	              678 Bit    Registers := 1     
	              576 Bit    Registers := 4     
	              128 Bit    Registers := 7     
	              106 Bit    Registers := 32    
	              102 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 76    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 42    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input    682 Bit        Muxes := 92    
	   2 Input    678 Bit        Muxes := 12    
	   4 Input    678 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 92    
	   2 Input    102 Bit        Muxes := 10    
	   2 Input     40 Bit        Muxes := 4     
	   4 Input     40 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 40    
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 164   
	   3 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Queue__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              682 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    682 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
Module Queue 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    106 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
Module RWQueue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              576 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input    678 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Dispatcher__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    102 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
Module Dispatcher 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    102 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
Module Dispatcher__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    678 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
Module Dispatcher__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    678 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
Module Selector 
Detailed RTL Component Info : 
+---Registers : 
	              678 Bit    Registers := 1     
+---Muxes : 
	   4 Input    678 Bit        Muxes := 1     
Module Selector__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module Combinatorial_Selector 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module TDMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module EDF 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MaxSelector__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MaxSelector__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MaxSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module FP 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
Module MaxSelector__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MaxSelector__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MaxSelector__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Combinatorial_FP 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module MemGuard 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module MaxSelector__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module MaxSelector__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module MaxSelector__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module Combinatorial_FP__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module LFSR16 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 4     
Module MaxSelector__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module MaxSelector__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module MaxSelector__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module Combinatorial_FP__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module Gallois16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 4     
Module MaxSelector__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MaxSelector__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MaxSelector__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Combinatorial_FP__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Aging 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module Combinatorial_Dispatcher 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module Scheduler 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Mapper 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module Packetizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	              102 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Packetizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	              102 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module ConfigurationPort 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 2     
	   2 Input     36 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	                8 Bit    Registers := 70    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   4 Input     40 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 2     
Module Serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module MemorEDF 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "internalLastElem" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalEmpty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:87]
INFO: [Synth 8-5545] ROM "internalLastElem" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internalEmpty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Queue.sv:87]
WARNING: [Synth 8-6014] Unused sequential element read_time_counter_in_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/RWQueue.sv:94]
WARNING: [Synth 8-6014] Unused sequential element write_time_counter_in_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/RWQueue.sv:95]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/TDMA.sv:75]
WARNING: [Synth 8-6014] Unused sequential element counters_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:65]
WARNING: [Synth 8-6014] Unused sequential element counters_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:65]
WARNING: [Synth 8-6014] Unused sequential element counters_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:65]
WARNING: [Synth 8-6014] Unused sequential element counters_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/EDF.sv:65]
WARNING: [Synth 8-6014] Unused sequential element core_counter_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:117]
WARNING: [Synth 8-6014] Unused sequential element core_counter_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:117]
WARNING: [Synth 8-6014] Unused sequential element core_counter_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:117]
WARNING: [Synth 8-6014] Unused sequential element core_counter_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/MemGuard.sv:117]
INFO: [Synth 8-4471] merging register 'fp/ids_reg[0][1:0]' into 'pristine_priorities_reg[4][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
INFO: [Synth 8-4471] merging register 'fp/ids_reg[1][1:0]' into 'pristine_priorities_reg[5][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
INFO: [Synth 8-4471] merging register 'fp/ids_reg[2][1:0]' into 'pristine_priorities_reg[6][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
INFO: [Synth 8-4471] merging register 'fp/ids_reg[3][1:0]' into 'pristine_priorities_reg[7][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element fp/ids_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element fp/ids_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element fp/ids_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element fp/ids_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
INFO: [Synth 8-4471] merging register 'fp/ids_reg[0][1:0]' into 'pristine_priorities_reg[4][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
INFO: [Synth 8-4471] merging register 'fp/ids_reg[1][1:0]' into 'pristine_priorities_reg[5][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
INFO: [Synth 8-4471] merging register 'fp/ids_reg[2][1:0]' into 'pristine_priorities_reg[6][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
INFO: [Synth 8-4471] merging register 'fp/ids_reg[3][1:0]' into 'pristine_priorities_reg[7][1:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element fp/ids_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element fp/ids_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element fp/ids_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element fp/ids_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Combinatorial_FP.sv:58]
WARNING: [Synth 8-6014] Unused sequential element aging_counters_reg[0] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:72]
WARNING: [Synth 8-6014] Unused sequential element aging_counters_reg[1] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:72]
WARNING: [Synth 8-6014] Unused sequential element aging_counters_reg[2] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:72]
WARNING: [Synth 8-6014] Unused sequential element aging_counters_reg[3] was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Aging.sv:72]
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element axi_arlen_cntr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:485]
WARNING: [Synth 8-6014] Unused sequential element mem_index_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:608]
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_ram_write_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element axi_arlen_cntr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:485]
WARNING: [Synth 8-6014] Unused sequential element mem_index_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/Packetizer.sv:608]
INFO: [Synth 8-4471] merging register 'axi_awlen_reg[7:0]' into 'axi_awlen_reg[7:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:261]
INFO: [Synth 8-4471] merging register 'axi_arlen_reg[7:0]' into 'axi_arlen_reg[7:0]' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:469]
WARNING: [Synth 8-6014] Unused sequential element axi_awlen_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:261]
WARNING: [Synth 8-6014] Unused sequential element axi_arlen_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:469]
WARNING: [Synth 8-6014] Unused sequential element axi_arlen_cntr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:467]
WARNING: [Synth 8-6014] Unused sequential element axi_awlen_cntr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ipshared/c2fb/src/ConfigurationPort.sv:310]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RWQueue__GCM0:/\zeros_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[0][0]' (FDRE) to 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[1][0]' (FDSE) to 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[2][0]' (FDRE) to 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[3][0]' (FDSE) to 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[0][0]' (FDRE) to 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[1][0]' (FDSE) to 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[2][0]' (FDRE) to 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[3][0]' (FDSE) to 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fp/ids_reg[0][0]' (FDRE) to 'nonaxidomaini_12/scheduler/fp/ids_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fp/ids_reg[1][0]' (FDSE) to 'nonaxidomaini_12/scheduler/fp/ids_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fp/ids_reg[2][0]' (FDRE) to 'nonaxidomaini_12/scheduler/fp/ids_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fp/ids_reg[3][0]' (FDSE) to 'nonaxidomaini_12/scheduler/fp/ids_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[0][1]' (FDRE) to 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[2][1]' (FDSE) to 'nonaxidomaini_12/scheduler/aging/fp/ids_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[7][0]' (FDSE) to 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[5][0]' (FDSE) to 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[6][0]' (FDRE) to 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[4][0]' (FDRE) to 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[7][1]' (FDSE) to 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[5][1]' (FDRE) to 'nonaxidomaini_12/scheduler/gallois/pristine_priorities_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[7][0]' (FDSE) to 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[5][0]' (FDSE) to 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[6][0]' (FDRE) to 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[4][0]' (FDRE) to 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[7][1]' (FDSE) to 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[5][1]' (FDRE) to 'nonaxidomaini_12/scheduler/fibonacci/pristine_priorities_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[0][1]' (FDRE) to 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[2][1]' (FDSE) to 'nonaxidomaini_12/scheduler/mg/fp/ids_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fp/ids_reg[0][1]' (FDRE) to 'nonaxidomaini_12/scheduler/fp/ids_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'nonaxidomaini_12/scheduler/fp/ids_reg[2][1]' (FDSE) to 'nonaxidomaini_12/scheduler/fp/ids_reg[3][1]'
WARNING: [Synth 8-3332] Sequential element (ids_reg[3][1]) is unused and will be removed from module FP.
WARNING: [Synth 8-3332] Sequential element (ids_reg[1][1]) is unused and will be removed from module FP.
WARNING: [Synth 8-3332] Sequential element (fp/ids_reg[3][1]) is unused and will be removed from module MemGuard.
WARNING: [Synth 8-3332] Sequential element (fp/ids_reg[1][1]) is unused and will be removed from module MemGuard.
WARNING: [Synth 8-3332] Sequential element (pristine_priorities_reg[6][1]) is unused and will be removed from module LFSR16.
WARNING: [Synth 8-3332] Sequential element (pristine_priorities_reg[4][1]) is unused and will be removed from module LFSR16.
WARNING: [Synth 8-3332] Sequential element (pristine_priorities_reg[6][1]) is unused and will be removed from module Gallois16.
WARNING: [Synth 8-3332] Sequential element (pristine_priorities_reg[4][1]) is unused and will be removed from module Gallois16.
WARNING: [Synth 8-3332] Sequential element (fp/ids_reg[3][1]) is unused and will be removed from module Aging.
WARNING: [Synth 8-3332] Sequential element (fp/ids_reg[1][1]) is unused and will be removed from module Aging.
INFO: [Synth 8-3886] merging instance 'insti_13/configurationport/axi_rresp_reg[0]' (FDRE) to 'insti_13/configurationport/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_13/configurationport/axi_bresp_reg[0]' (FDRE) to 'insti_13/configurationport/axi_bresp_reg[1]'
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[0]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[7]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[6]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[5]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[4]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[3]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[2]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[1]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[0]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[7]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[6]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[5]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[4]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[3]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[2]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[1]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[0]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_rlast_reg) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[0]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[7]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[6]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[5]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[4]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[3]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[2]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[1]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_reg[0]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[7]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[6]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[5]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[4]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[3]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[2]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[1]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_arlen_cntr_reg[0]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_rlast_reg) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[3]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[2]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[3]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[2]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module ConfigurationPort.
WARNING: [Synth 8-3332] Sequential element (coreIdReg_write_reg[1]) is unused and will be removed from module Packetizer__1.
WARNING: [Synth 8-3332] Sequential element (coreIdReg_write_reg[1]) is unused and will be removed from module Packetizer.
WARNING: [Synth 8-3332] Sequential element (outcome_reg[595]) is unused and will be removed from module Selector.
WARNING: [Synth 8-3332] Sequential element (outcome_reg[594]) is unused and will be removed from module Selector.
WARNING: [Synth 8-3332] Sequential element (outcome_reg[593]) is unused and will be removed from module Selector.
WARNING: [Synth 8-3332] Sequential element (outcome_reg[592]) is unused and will be removed from module Selector.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 2570.039 ; gain = 1023.258 ; free physical = 6052 ; free virtual = 26446
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |Queue__parameterized0__GB0 |           4|     36267|
|2     |muxpart__19                |           4|       725|
|3     |RWQueue__GCM0              |           4|      6958|
|4     |NonAXIDomain__GC0          |           1|     15408|
|5     |MemorEDF__GC0              |           1|      7010|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:02:00 . Memory (MB): peak = 3129.055 ; gain = 1582.273 ; free physical = 5309 ; free virtual = 25703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:00 . Memory (MB): peak = 3130.055 ; gain = 1583.273 ; free physical = 5309 ; free virtual = 25702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |Queue__parameterized0__GB0 |           4|     36267|
|2     |muxpart__19                |           4|       725|
|3     |RWQueue__GCM0              |           4|      6958|
|4     |NonAXIDomain__GC0          |           1|     15408|
|5     |MemorEDF__GC0              |           1|      7010|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/nonaxidomain/scheduler/aging/update_ff_reg' (FDR) to 'inst/nonaxidomain/scheduler/internal_enable_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:02:09 . Memory (MB): peak = 3254.281 ; gain = 1707.500 ; free physical = 5454 ; free virtual = 25848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:12 . Memory (MB): peak = 3254.281 ; gain = 1707.500 ; free physical = 5449 ; free virtual = 25843
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:13 . Memory (MB): peak = 3254.281 ; gain = 1707.500 ; free physical = 5449 ; free virtual = 25843
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 3254.281 ; gain = 1707.500 ; free physical = 5447 ; free virtual = 25840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 3254.281 ; gain = 1707.500 ; free physical = 5447 ; free virtual = 25841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:42 ; elapsed = 00:03:05 . Memory (MB): peak = 3254.281 ; gain = 1707.500 ; free physical = 5446 ; free virtual = 25840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:03:05 . Memory (MB): peak = 3254.281 ; gain = 1707.500 ; free physical = 5446 ; free virtual = 25840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_2_MemorEDF_0_0 | inst/nonaxidomain/scheduler/fibonacci/state_reg[10] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_2_MemorEDF_0_0 | inst/nonaxidomain/scheduler/gallois/state_reg[1]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |   240|
|2     |LUT1   |   179|
|3     |LUT2   |  4565|
|4     |LUT3   | 18893|
|5     |LUT4   |  2527|
|6     |LUT5   |  5195|
|7     |LUT6   | 24076|
|8     |MUXF7  |     6|
|9     |MUXF8  |     1|
|10    |SRL16E |     2|
|11    |FDRE   | 28469|
|12    |FDSE   |   136|
|13    |LDC    |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------------+------+
|      |Instance                           |Module                           |Cells |
+------+-----------------------------------+---------------------------------+------+
|1     |top                                |                                 | 84290|
|2     |  inst                             |MemorEDF                         | 84277|
|3     |    configurationport              |ConfigurationPort                |  2176|
|4     |    map                            |Mapper                           |   470|
|5     |    nonaxidomain                   |NonAXIDomain                     | 75496|
|6     |      \genblk1[0].rwqueue          |RWQueue                          | 17675|
|7     |        read_queue                 |Queue_10                         |  2067|
|8     |        write_queue                |Queue__parameterized0_11         | 15593|
|9     |      \genblk1[1].rwqueue          |RWQueue_1                        | 18252|
|10    |        read_queue                 |Queue_8                          |  2067|
|11    |        write_queue                |Queue__parameterized0_9          | 16170|
|12    |      \genblk1[2].rwqueue          |RWQueue_2                        | 17676|
|13    |        read_queue                 |Queue_6                          |  2068|
|14    |        write_queue                |Queue__parameterized0_7          | 15593|
|15    |      \genblk1[3].rwqueue          |RWQueue_3                        | 17676|
|16    |        read_queue                 |Queue                            |  2067|
|17    |        write_queue                |Queue__parameterized0            | 15594|
|18    |      scheduler                    |Scheduler                        |  3265|
|19    |        aging                      |Aging                            |   339|
|20    |          fp                       |Combinatorial_FP__parameterized1 |     6|
|21    |            \genblk2[1].mxs        |MaxSelector__parameterized1      |     2|
|22    |            \genblk2[2].mxs        |MaxSelector__parameterized1_4    |     2|
|23    |            \genblk2[3].mxs        |MaxSelector__parameterized1_5    |     2|
|24    |        edf                        |EDF                              |   588|
|25    |        fibonacci                  |LFSR16                           |    15|
|26    |        fp                         |FP                               |    30|
|27    |        gallois                    |Gallois16                        |    24|
|28    |        mg                         |MemGuard                         |   407|
|29    |        scheduling_policy_selector |Selector__parameterized0         |     9|
|30    |        tdma                       |TDMA                             |   484|
|31    |        valid_signal_selector      |Combinatorial_Selector           |     1|
|32    |      selector                     |Selector                         |   952|
|33    |    packetizer_1                   |Packetizer                       |  3019|
|34    |    packetizer_2                   |Packetizer_0                     |  3083|
|35    |    serializer                     |Serializer                       |    33|
+------+-----------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:03:05 . Memory (MB): peak = 3254.281 ; gain = 1707.500 ; free physical = 5446 ; free virtual = 25840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:02:46 . Memory (MB): peak = 3254.281 ; gain = 896.586 ; free physical = 5484 ; free virtual = 25878
Synthesis Optimization Complete : Time (s): cpu = 00:02:43 ; elapsed = 00:03:05 . Memory (MB): peak = 3254.289 ; gain = 1707.500 ; free physical = 5484 ; free virtual = 25878
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
256 Infos, 256 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:12 . Memory (MB): peak = 3286.297 ; gain = 1760.891 ; free physical = 5484 ; free virtual = 25878
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_2_MemorEDF_0_0_synth_1/design_2_MemorEDF_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3310.309 ; gain = 24.012 ; free physical = 5469 ; free virtual = 25871
