<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p75" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_75{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2_75{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_75{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_75{left:83px;bottom:1076px;letter-spacing:0.17px;}
#t5_75{left:123px;bottom:1076px;letter-spacing:0.18px;word-spacing:0.02px;}
#t6_75{left:138px;bottom:1034px;letter-spacing:0.1px;}
#t7_75{left:138px;bottom:1016px;letter-spacing:0.03px;word-spacing:0.1px;}
#t8_75{left:83px;bottom:969px;letter-spacing:0.15px;}
#t9_75{left:123px;bottom:969px;letter-spacing:0.19px;word-spacing:0.02px;}
#ta_75{left:138px;bottom:927px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tb_75{left:138px;bottom:909px;letter-spacing:0.06px;word-spacing:-0.02px;}
#tc_75{left:197px;bottom:909px;letter-spacing:0.14px;word-spacing:-0.09px;}
#td_75{left:262px;bottom:909px;letter-spacing:0.11px;word-spacing:-0.03px;}
#te_75{left:551px;bottom:909px;letter-spacing:0.09px;word-spacing:0.04px;}
#tf_75{left:638px;bottom:909px;letter-spacing:0.11px;word-spacing:0.03px;}
#tg_75{left:841px;bottom:909px;}
#th_75{left:138px;bottom:872px;letter-spacing:0.1px;}
#ti_75{left:138px;bottom:854px;letter-spacing:0.1px;}
#tj_75{left:138px;bottom:835px;letter-spacing:0.08px;word-spacing:0.01px;}
#tk_75{left:110px;bottom:250px;letter-spacing:0.14px;}
#tl_75{left:160px;bottom:250px;letter-spacing:0.14px;word-spacing:0.01px;}
#tm_75{left:138px;bottom:211px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tn_75{left:138px;bottom:192px;letter-spacing:0.09px;word-spacing:0.01px;}
#to_75{left:138px;bottom:174px;letter-spacing:0.1px;}
#tp_75{left:138px;bottom:156px;letter-spacing:0.09px;word-spacing:0.02px;}
#tq_75{left:138px;bottom:137px;letter-spacing:0.1px;word-spacing:0.01px;}
#tr_75{left:319px;bottom:765px;letter-spacing:0.08px;word-spacing:0.08px;}
#ts_75{left:182px;bottom:736px;letter-spacing:-0.13px;}
#tt_75{left:497px;bottom:736px;letter-spacing:-0.12px;}
#tu_75{left:178px;bottom:709px;letter-spacing:-0.13px;}
#tv_75{left:270px;bottom:709px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tw_75{left:176px;bottom:684px;letter-spacing:-0.11px;}
#tx_75{left:270px;bottom:684px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ty_75{left:270px;bottom:668px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tz_75{left:192px;bottom:643px;letter-spacing:-0.6px;}
#t10_75{left:270px;bottom:643px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t11_75{left:193px;bottom:619px;letter-spacing:-0.22px;}
#t12_75{left:270px;bottom:619px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t13_75{left:193px;bottom:594px;letter-spacing:-0.02px;}
#t14_75{left:270px;bottom:594px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_75{left:192px;bottom:570px;letter-spacing:-0.14px;}
#t16_75{left:270px;bottom:570px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_75{left:169px;bottom:545px;letter-spacing:-0.12px;}
#t18_75{left:270px;bottom:545px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t19_75{left:270px;bottom:529px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1a_75{left:270px;bottom:495px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1b_75{left:407px;bottom:495px;letter-spacing:-0.12px;}
#t1c_75{left:468px;bottom:495px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1d_75{left:270px;bottom:478px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1e_75{left:270px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1f_75{left:270px;bottom:445px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_75{left:270px;bottom:411px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_75{left:270px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_75{left:183px;bottom:370px;letter-spacing:-0.13px;}
#t1j_75{left:270px;bottom:370px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_75{left:270px;bottom:353px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1l_75{left:270px;bottom:336px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1m_75{left:167px;bottom:312px;letter-spacing:-0.14px;}
#t1n_75{left:270px;bottom:312px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t1o_75{left:270px;bottom:295px;letter-spacing:-0.11px;word-spacing:0.02px;}

.s1_75{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_75{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_75{font-size:21px;font-family:Helvetica-Bold_7mg;color:#000;}
.s4_75{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s5_75{font-size:15px;font-family:Times-Roman_au;color:#00F;}
.s6_75{font-size:18px;font-family:Helvetica-Bold_7mg;color:#000;}
.s7_75{font-size:15px;font-family:Helvetica-Bold_7mg;color:#000;}
.s8_75{font-size:14px;font-family:Times-Italic_ay;color:#000;}
.s9_75{font-size:14px;font-family:Times-Roman_au;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts75" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg75Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg75" style="-webkit-user-select: none;"><object width="935" height="1210" data="75/75.svg" type="image/svg+xml" id="pdf75" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_75" class="t s1_75">CPU Instruction Set </span>
<span id="t2_75" class="t s2_75">75 </span><span id="t3_75" class="t s2_75">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span>
<span id="t4_75" class="t s3_75">5.7 </span><span id="t5_75" class="t s3_75">MIPS64 CPU Instruction Restrictions </span>
<span id="t6_75" class="t s4_75">Most 32-bit integer CPU instructions (aside from shifts) require properly sign-extended 32-bit integer operands for </span>
<span id="t7_75" class="t s4_75">well-defined behavior. </span>
<span id="t8_75" class="t s3_75">5.8 </span><span id="t9_75" class="t s3_75">CPU Instruction Formats </span>
<span id="ta_75" class="t s4_75">A CPU instruction is a single 32-bit word, aligned on a 32-bit boundary. The fields used in CPU instructions are </span>
<span id="tb_75" class="t s4_75">shown in </span><span id="tc_75" class="t s5_75">Table 5.30</span><span id="td_75" class="t s4_75">. The CPU instruction formats are described in </span><span id="te_75" class="t s5_75">Section 5.8.2 </span><span id="tf_75" class="t s5_75">“CPU Instruction Field Formats”</span><span id="tg_75" class="t s4_75">. </span>
<span id="th_75" class="t s4_75">The instruction formats presented here are an overview of what instruction fields may need to be decoded and/or </span>
<span id="ti_75" class="t s4_75">extracted both in hardware (decoders) and software (disassemblers, emulators) for most instructions. See the individ- </span>
<span id="tj_75" class="t s4_75">ual instruction descriptions in Volume II of this document set for details and special cases. </span>
<span id="tk_75" class="t s6_75">5.8.1 </span><span id="tl_75" class="t s6_75">Advanced Instruction Encodings (Release 6) </span>
<span id="tm_75" class="t s4_75">MIPS Release 6 uses more advanced instruction encodings than previous releases. Release 6 uses the greater variety </span>
<span id="tn_75" class="t s4_75">of field widths—shorter 9-bit offset for less frequently used instructions, and larger, 18, 19, 21, and 26 bits—to pro- </span>
<span id="to_75" class="t s4_75">vide larger spans for certain important instructions. In addition, Release 6 uses instruction encoding techniques such </span>
<span id="tp_75" class="t s4_75">as placing constraints on register operands, in cases such as BEQC r1,r2, target, where reversing the operands would </span>
<span id="tq_75" class="t s4_75">be equivalent, and hence a waste of instruction encoding space. These advanced instruction encodings mean that the </span>
<span id="tr_75" class="t s7_75">Table 5.30 CPU Instruction Format Fields </span>
<span id="ts_75" class="t s1_75">Field </span><span id="tt_75" class="t s1_75">Description </span>
<span id="tu_75" class="t s8_75">opcode </span><span id="tv_75" class="t s9_75">6-bit primary operation code. The 6 most-significant bits of the instruction encoding. </span>
<span id="tw_75" class="t s8_75">function </span><span id="tx_75" class="t s9_75">6-bit function field used to specify functions within the primary opcode SPECIAL. The 6 least- </span>
<span id="ty_75" class="t s9_75">significant bits of the instruction encoding. </span>
<span id="tz_75" class="t s8_75">rd </span><span id="t10_75" class="t s9_75">5-bit specifier for the destination register. </span>
<span id="t11_75" class="t s8_75">rs </span><span id="t12_75" class="t s9_75">5-bit specifier for the source register. </span>
<span id="t13_75" class="t s8_75">rt </span><span id="t14_75" class="t s9_75">5-bit specifier for the target (source/destination) register </span>
<span id="t15_75" class="t s8_75">sa </span><span id="t16_75" class="t s9_75">5-bit shift amount </span>
<span id="t17_75" class="t s8_75">immediate </span><span id="t18_75" class="t s9_75">A constant stored inside the instruction (as opposed to a constant separately in memory, that </span>
<span id="t19_75" class="t s9_75">must be accessed using a load instruction). </span>
<span id="t1a_75" class="t s9_75">Unless further qualified, </span><span id="t1b_75" class="t s8_75">immediate </span><span id="t1c_75" class="t s9_75">typically refers to a 16-bit immediate occupying the least </span>
<span id="t1d_75" class="t s9_75">significant 16 bits of a 32-bit MIPS instruction. This 16-bit signed immediate is used for logical </span>
<span id="t1e_75" class="t s9_75">operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch </span>
<span id="t1f_75" class="t s9_75">signed instruction displacements. </span>
<span id="t1g_75" class="t s9_75">Some instructions have other immediate widths, e.g., 9-, 10-, 21-, and 26-bit offsets and dis- </span>
<span id="t1h_75" class="t s9_75">placements, and the 26-bit instr_index. </span>
<span id="t1i_75" class="t s8_75">offset </span><span id="t1j_75" class="t s9_75">An immediate constant in the instruction, used in forming a memory address or a PC-relative </span>
<span id="t1k_75" class="t s9_75">branch target. 16-bit offsets using the 16-bit immediate field are most common, although certain </span>
<span id="t1l_75" class="t s9_75">instructions have 9-, 18-, 19-, 21-, and 26-bit offsets. </span>
<span id="t1m_75" class="t s8_75">instr_index </span><span id="t1n_75" class="t s9_75">26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address. Prior </span>
<span id="t1o_75" class="t s9_75">to Release 6 of the Architecture, this was the only example of a 26-bit immediate constant. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
