---
id: main
title: Main
sidebar_label:  Main
---

## Definition

Main translates to the top-level entity in VHDL. This is the main file for the project.

**A CLK input is always created and used for all processes as default.**

## Example
```vhdp
Main
(
    LED : OUT STD_LOGIC := '0';
)
{
    ...
}

```

<div class="fluidMedia"><iframe id="ytplayer" type="text/html" width="100%" src="https://www.youtube.com/embed/a_mQx-6RH34?autoplay=0&origin=http://vhdplus.com" allowFullScreen></iframe></div>

