# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name dense_data_1_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_0_V \
    op interface \
    ports { dense_data_1_0_V { O 10 vector } dense_data_1_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name dense_data_1_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_1_V \
    op interface \
    ports { dense_data_1_1_V { O 10 vector } dense_data_1_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name dense_data_1_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_2_V \
    op interface \
    ports { dense_data_1_2_V { O 10 vector } dense_data_1_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name dense_data_1_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_3_V \
    op interface \
    ports { dense_data_1_3_V { O 10 vector } dense_data_1_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name dense_data_1_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_4_V \
    op interface \
    ports { dense_data_1_4_V { O 10 vector } dense_data_1_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name dense_data_1_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_5_V \
    op interface \
    ports { dense_data_1_5_V { O 10 vector } dense_data_1_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name dense_data_1_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_6_V \
    op interface \
    ports { dense_data_1_6_V { O 10 vector } dense_data_1_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name dense_data_1_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_7_V \
    op interface \
    ports { dense_data_1_7_V { O 10 vector } dense_data_1_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name dense_data_1_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_8_V \
    op interface \
    ports { dense_data_1_8_V { O 10 vector } dense_data_1_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name dense_data_1_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_9_V \
    op interface \
    ports { dense_data_1_9_V { O 10 vector } dense_data_1_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name dense_data_1_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_10_V \
    op interface \
    ports { dense_data_1_10_V { O 10 vector } dense_data_1_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name dense_data_1_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_11_V \
    op interface \
    ports { dense_data_1_11_V { O 10 vector } dense_data_1_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name dense_data_1_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_12_V \
    op interface \
    ports { dense_data_1_12_V { O 10 vector } dense_data_1_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name dense_data_1_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_13_V \
    op interface \
    ports { dense_data_1_13_V { O 10 vector } dense_data_1_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name dense_data_1_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_1_14_V \
    op interface \
    ports { dense_data_1_14_V { O 10 vector } dense_data_1_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name dense_data_2_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_0_V \
    op interface \
    ports { dense_data_2_0_V { O 10 vector } dense_data_2_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name dense_data_2_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_1_V \
    op interface \
    ports { dense_data_2_1_V { O 10 vector } dense_data_2_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name dense_data_2_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_2_V \
    op interface \
    ports { dense_data_2_2_V { O 10 vector } dense_data_2_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name dense_data_2_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_3_V \
    op interface \
    ports { dense_data_2_3_V { O 10 vector } dense_data_2_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name dense_data_2_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_4_V \
    op interface \
    ports { dense_data_2_4_V { O 10 vector } dense_data_2_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name dense_data_2_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_5_V \
    op interface \
    ports { dense_data_2_5_V { O 10 vector } dense_data_2_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name dense_data_2_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_6_V \
    op interface \
    ports { dense_data_2_6_V { O 10 vector } dense_data_2_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name dense_data_2_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_7_V \
    op interface \
    ports { dense_data_2_7_V { O 10 vector } dense_data_2_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name dense_data_2_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_8_V \
    op interface \
    ports { dense_data_2_8_V { O 10 vector } dense_data_2_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name dense_data_2_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_9_V \
    op interface \
    ports { dense_data_2_9_V { O 10 vector } dense_data_2_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name dense_data_2_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_10_V \
    op interface \
    ports { dense_data_2_10_V { O 10 vector } dense_data_2_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name dense_data_2_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_11_V \
    op interface \
    ports { dense_data_2_11_V { O 10 vector } dense_data_2_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name dense_data_2_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_12_V \
    op interface \
    ports { dense_data_2_12_V { O 10 vector } dense_data_2_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name dense_data_2_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_13_V \
    op interface \
    ports { dense_data_2_13_V { O 10 vector } dense_data_2_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name dense_data_2_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_2_14_V \
    op interface \
    ports { dense_data_2_14_V { O 10 vector } dense_data_2_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name dense_data_3_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_0_V \
    op interface \
    ports { dense_data_3_0_V { O 10 vector } dense_data_3_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name dense_data_3_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_1_V \
    op interface \
    ports { dense_data_3_1_V { O 10 vector } dense_data_3_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name dense_data_3_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_2_V \
    op interface \
    ports { dense_data_3_2_V { O 10 vector } dense_data_3_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name dense_data_3_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_3_V \
    op interface \
    ports { dense_data_3_3_V { O 10 vector } dense_data_3_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name dense_data_3_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_4_V \
    op interface \
    ports { dense_data_3_4_V { O 10 vector } dense_data_3_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name dense_data_3_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_5_V \
    op interface \
    ports { dense_data_3_5_V { O 10 vector } dense_data_3_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name dense_data_3_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_6_V \
    op interface \
    ports { dense_data_3_6_V { O 10 vector } dense_data_3_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name dense_data_3_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_7_V \
    op interface \
    ports { dense_data_3_7_V { O 10 vector } dense_data_3_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name dense_data_3_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_8_V \
    op interface \
    ports { dense_data_3_8_V { O 10 vector } dense_data_3_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name dense_data_3_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_9_V \
    op interface \
    ports { dense_data_3_9_V { O 10 vector } dense_data_3_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name dense_data_3_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_10_V \
    op interface \
    ports { dense_data_3_10_V { O 10 vector } dense_data_3_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name dense_data_3_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_11_V \
    op interface \
    ports { dense_data_3_11_V { O 10 vector } dense_data_3_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name dense_data_3_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_12_V \
    op interface \
    ports { dense_data_3_12_V { O 10 vector } dense_data_3_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name dense_data_3_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_13_V \
    op interface \
    ports { dense_data_3_13_V { O 10 vector } dense_data_3_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name dense_data_3_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_3_14_V \
    op interface \
    ports { dense_data_3_14_V { O 10 vector } dense_data_3_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name dense_data_4_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_0_V \
    op interface \
    ports { dense_data_4_0_V { O 10 vector } dense_data_4_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name dense_data_4_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_1_V \
    op interface \
    ports { dense_data_4_1_V { O 10 vector } dense_data_4_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name dense_data_4_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_2_V \
    op interface \
    ports { dense_data_4_2_V { O 10 vector } dense_data_4_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name dense_data_4_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_3_V \
    op interface \
    ports { dense_data_4_3_V { O 10 vector } dense_data_4_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name dense_data_4_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_4_V \
    op interface \
    ports { dense_data_4_4_V { O 10 vector } dense_data_4_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name dense_data_4_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_5_V \
    op interface \
    ports { dense_data_4_5_V { O 10 vector } dense_data_4_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name dense_data_4_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_6_V \
    op interface \
    ports { dense_data_4_6_V { O 10 vector } dense_data_4_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name dense_data_4_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_7_V \
    op interface \
    ports { dense_data_4_7_V { O 10 vector } dense_data_4_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name dense_data_4_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_8_V \
    op interface \
    ports { dense_data_4_8_V { O 10 vector } dense_data_4_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name dense_data_4_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_9_V \
    op interface \
    ports { dense_data_4_9_V { O 10 vector } dense_data_4_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name dense_data_4_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_10_V \
    op interface \
    ports { dense_data_4_10_V { O 10 vector } dense_data_4_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name dense_data_4_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_11_V \
    op interface \
    ports { dense_data_4_11_V { O 10 vector } dense_data_4_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name dense_data_4_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_12_V \
    op interface \
    ports { dense_data_4_12_V { O 10 vector } dense_data_4_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name dense_data_4_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_13_V \
    op interface \
    ports { dense_data_4_13_V { O 10 vector } dense_data_4_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name dense_data_4_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_4_14_V \
    op interface \
    ports { dense_data_4_14_V { O 10 vector } dense_data_4_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name dense_data_5_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_0_V \
    op interface \
    ports { dense_data_5_0_V { O 10 vector } dense_data_5_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name dense_data_5_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_1_V \
    op interface \
    ports { dense_data_5_1_V { O 10 vector } dense_data_5_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name dense_data_5_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_2_V \
    op interface \
    ports { dense_data_5_2_V { O 10 vector } dense_data_5_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name dense_data_5_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_3_V \
    op interface \
    ports { dense_data_5_3_V { O 10 vector } dense_data_5_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name dense_data_5_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_4_V \
    op interface \
    ports { dense_data_5_4_V { O 10 vector } dense_data_5_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name dense_data_5_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_5_V \
    op interface \
    ports { dense_data_5_5_V { O 10 vector } dense_data_5_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name dense_data_5_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_6_V \
    op interface \
    ports { dense_data_5_6_V { O 10 vector } dense_data_5_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name dense_data_5_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_7_V \
    op interface \
    ports { dense_data_5_7_V { O 10 vector } dense_data_5_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name dense_data_5_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_8_V \
    op interface \
    ports { dense_data_5_8_V { O 10 vector } dense_data_5_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name dense_data_5_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_9_V \
    op interface \
    ports { dense_data_5_9_V { O 10 vector } dense_data_5_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name dense_data_5_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_10_V \
    op interface \
    ports { dense_data_5_10_V { O 10 vector } dense_data_5_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name dense_data_5_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_11_V \
    op interface \
    ports { dense_data_5_11_V { O 10 vector } dense_data_5_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name dense_data_5_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_12_V \
    op interface \
    ports { dense_data_5_12_V { O 10 vector } dense_data_5_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name dense_data_5_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_13_V \
    op interface \
    ports { dense_data_5_13_V { O 10 vector } dense_data_5_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name dense_data_5_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_5_14_V \
    op interface \
    ports { dense_data_5_14_V { O 10 vector } dense_data_5_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name dense_data_6_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_0_V \
    op interface \
    ports { dense_data_6_0_V { O 10 vector } dense_data_6_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name dense_data_6_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_1_V \
    op interface \
    ports { dense_data_6_1_V { O 10 vector } dense_data_6_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name dense_data_6_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_2_V \
    op interface \
    ports { dense_data_6_2_V { O 10 vector } dense_data_6_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name dense_data_6_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_3_V \
    op interface \
    ports { dense_data_6_3_V { O 10 vector } dense_data_6_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name dense_data_6_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_4_V \
    op interface \
    ports { dense_data_6_4_V { O 10 vector } dense_data_6_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name dense_data_6_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_5_V \
    op interface \
    ports { dense_data_6_5_V { O 10 vector } dense_data_6_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name dense_data_6_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_6_V \
    op interface \
    ports { dense_data_6_6_V { O 10 vector } dense_data_6_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name dense_data_6_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_7_V \
    op interface \
    ports { dense_data_6_7_V { O 10 vector } dense_data_6_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name dense_data_6_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_8_V \
    op interface \
    ports { dense_data_6_8_V { O 10 vector } dense_data_6_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name dense_data_6_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_9_V \
    op interface \
    ports { dense_data_6_9_V { O 10 vector } dense_data_6_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name dense_data_6_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_10_V \
    op interface \
    ports { dense_data_6_10_V { O 10 vector } dense_data_6_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name dense_data_6_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_11_V \
    op interface \
    ports { dense_data_6_11_V { O 10 vector } dense_data_6_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name dense_data_6_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_12_V \
    op interface \
    ports { dense_data_6_12_V { O 10 vector } dense_data_6_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name dense_data_6_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_13_V \
    op interface \
    ports { dense_data_6_13_V { O 10 vector } dense_data_6_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name dense_data_6_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_6_14_V \
    op interface \
    ports { dense_data_6_14_V { O 10 vector } dense_data_6_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name dense_data_7_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_0_V \
    op interface \
    ports { dense_data_7_0_V { O 10 vector } dense_data_7_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name dense_data_7_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_1_V \
    op interface \
    ports { dense_data_7_1_V { O 10 vector } dense_data_7_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name dense_data_7_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_2_V \
    op interface \
    ports { dense_data_7_2_V { O 10 vector } dense_data_7_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name dense_data_7_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_3_V \
    op interface \
    ports { dense_data_7_3_V { O 10 vector } dense_data_7_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name dense_data_7_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_4_V \
    op interface \
    ports { dense_data_7_4_V { O 10 vector } dense_data_7_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name dense_data_7_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_5_V \
    op interface \
    ports { dense_data_7_5_V { O 10 vector } dense_data_7_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name dense_data_7_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_6_V \
    op interface \
    ports { dense_data_7_6_V { O 10 vector } dense_data_7_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name dense_data_7_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_7_V \
    op interface \
    ports { dense_data_7_7_V { O 10 vector } dense_data_7_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name dense_data_7_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_8_V \
    op interface \
    ports { dense_data_7_8_V { O 10 vector } dense_data_7_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name dense_data_7_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_9_V \
    op interface \
    ports { dense_data_7_9_V { O 10 vector } dense_data_7_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name dense_data_7_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_10_V \
    op interface \
    ports { dense_data_7_10_V { O 10 vector } dense_data_7_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name dense_data_7_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_11_V \
    op interface \
    ports { dense_data_7_11_V { O 10 vector } dense_data_7_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name dense_data_7_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_12_V \
    op interface \
    ports { dense_data_7_12_V { O 10 vector } dense_data_7_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name dense_data_7_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_13_V \
    op interface \
    ports { dense_data_7_13_V { O 10 vector } dense_data_7_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name dense_data_7_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_7_14_V \
    op interface \
    ports { dense_data_7_14_V { O 10 vector } dense_data_7_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name dense_data_8_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_0_V \
    op interface \
    ports { dense_data_8_0_V { O 10 vector } dense_data_8_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name dense_data_8_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_1_V \
    op interface \
    ports { dense_data_8_1_V { O 10 vector } dense_data_8_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name dense_data_8_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_2_V \
    op interface \
    ports { dense_data_8_2_V { O 10 vector } dense_data_8_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name dense_data_8_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_3_V \
    op interface \
    ports { dense_data_8_3_V { O 10 vector } dense_data_8_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name dense_data_8_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_4_V \
    op interface \
    ports { dense_data_8_4_V { O 10 vector } dense_data_8_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name dense_data_8_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_5_V \
    op interface \
    ports { dense_data_8_5_V { O 10 vector } dense_data_8_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name dense_data_8_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_6_V \
    op interface \
    ports { dense_data_8_6_V { O 10 vector } dense_data_8_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name dense_data_8_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_7_V \
    op interface \
    ports { dense_data_8_7_V { O 10 vector } dense_data_8_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name dense_data_8_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_8_V \
    op interface \
    ports { dense_data_8_8_V { O 10 vector } dense_data_8_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name dense_data_8_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_9_V \
    op interface \
    ports { dense_data_8_9_V { O 10 vector } dense_data_8_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name dense_data_8_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_10_V \
    op interface \
    ports { dense_data_8_10_V { O 10 vector } dense_data_8_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name dense_data_8_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_11_V \
    op interface \
    ports { dense_data_8_11_V { O 10 vector } dense_data_8_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name dense_data_8_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_12_V \
    op interface \
    ports { dense_data_8_12_V { O 10 vector } dense_data_8_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name dense_data_8_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_13_V \
    op interface \
    ports { dense_data_8_13_V { O 10 vector } dense_data_8_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name dense_data_8_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_8_14_V \
    op interface \
    ports { dense_data_8_14_V { O 10 vector } dense_data_8_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name dense_data_9_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_0_V \
    op interface \
    ports { dense_data_9_0_V { O 10 vector } dense_data_9_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name dense_data_9_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_1_V \
    op interface \
    ports { dense_data_9_1_V { O 10 vector } dense_data_9_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name dense_data_9_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_2_V \
    op interface \
    ports { dense_data_9_2_V { O 10 vector } dense_data_9_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name dense_data_9_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_3_V \
    op interface \
    ports { dense_data_9_3_V { O 10 vector } dense_data_9_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name dense_data_9_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_4_V \
    op interface \
    ports { dense_data_9_4_V { O 10 vector } dense_data_9_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name dense_data_9_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_5_V \
    op interface \
    ports { dense_data_9_5_V { O 10 vector } dense_data_9_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name dense_data_9_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_6_V \
    op interface \
    ports { dense_data_9_6_V { O 10 vector } dense_data_9_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name dense_data_9_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_7_V \
    op interface \
    ports { dense_data_9_7_V { O 10 vector } dense_data_9_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name dense_data_9_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_8_V \
    op interface \
    ports { dense_data_9_8_V { O 10 vector } dense_data_9_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name dense_data_9_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_9_V \
    op interface \
    ports { dense_data_9_9_V { O 10 vector } dense_data_9_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name dense_data_9_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_10_V \
    op interface \
    ports { dense_data_9_10_V { O 10 vector } dense_data_9_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name dense_data_9_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_11_V \
    op interface \
    ports { dense_data_9_11_V { O 10 vector } dense_data_9_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name dense_data_9_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_12_V \
    op interface \
    ports { dense_data_9_12_V { O 10 vector } dense_data_9_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name dense_data_9_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_13_V \
    op interface \
    ports { dense_data_9_13_V { O 10 vector } dense_data_9_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name dense_data_9_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_9_14_V \
    op interface \
    ports { dense_data_9_14_V { O 10 vector } dense_data_9_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name dense_data_10_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_0_V \
    op interface \
    ports { dense_data_10_0_V { O 10 vector } dense_data_10_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name dense_data_10_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_1_V \
    op interface \
    ports { dense_data_10_1_V { O 10 vector } dense_data_10_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name dense_data_10_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_2_V \
    op interface \
    ports { dense_data_10_2_V { O 10 vector } dense_data_10_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name dense_data_10_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_3_V \
    op interface \
    ports { dense_data_10_3_V { O 10 vector } dense_data_10_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name dense_data_10_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_4_V \
    op interface \
    ports { dense_data_10_4_V { O 10 vector } dense_data_10_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name dense_data_10_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_5_V \
    op interface \
    ports { dense_data_10_5_V { O 10 vector } dense_data_10_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name dense_data_10_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_6_V \
    op interface \
    ports { dense_data_10_6_V { O 10 vector } dense_data_10_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name dense_data_10_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_7_V \
    op interface \
    ports { dense_data_10_7_V { O 10 vector } dense_data_10_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name dense_data_10_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_8_V \
    op interface \
    ports { dense_data_10_8_V { O 10 vector } dense_data_10_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name dense_data_10_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_9_V \
    op interface \
    ports { dense_data_10_9_V { O 10 vector } dense_data_10_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name dense_data_10_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_10_V \
    op interface \
    ports { dense_data_10_10_V { O 10 vector } dense_data_10_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name dense_data_10_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_11_V \
    op interface \
    ports { dense_data_10_11_V { O 10 vector } dense_data_10_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name dense_data_10_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_12_V \
    op interface \
    ports { dense_data_10_12_V { O 10 vector } dense_data_10_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name dense_data_10_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_13_V \
    op interface \
    ports { dense_data_10_13_V { O 10 vector } dense_data_10_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name dense_data_10_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dense_data_10_14_V \
    op interface \
    ports { dense_data_10_14_V { O 10 vector } dense_data_10_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name data_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V \
    op interface \
    ports { data_V_dout { I 1500 vector } data_V_empty_n { I 1 bit } data_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


