#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c2bf90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c2c120 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c38650 .functor NOT 1, L_0x1c63ae0, C4<0>, C4<0>, C4<0>;
L_0x1c63840 .functor XOR 1, L_0x1c636e0, L_0x1c637a0, C4<0>, C4<0>;
L_0x1c639d0 .functor XOR 1, L_0x1c63840, L_0x1c63900, C4<0>, C4<0>;
v0x1c5f420_0 .net *"_ivl_10", 0 0, L_0x1c63900;  1 drivers
v0x1c5f520_0 .net *"_ivl_12", 0 0, L_0x1c639d0;  1 drivers
v0x1c5f600_0 .net *"_ivl_2", 0 0, L_0x1c61410;  1 drivers
v0x1c5f6c0_0 .net *"_ivl_4", 0 0, L_0x1c636e0;  1 drivers
v0x1c5f7a0_0 .net *"_ivl_6", 0 0, L_0x1c637a0;  1 drivers
v0x1c5f8d0_0 .net *"_ivl_8", 0 0, L_0x1c63840;  1 drivers
v0x1c5f9b0_0 .net "a", 0 0, v0x1c5be80_0;  1 drivers
v0x1c5fa50_0 .net "b", 0 0, v0x1c5bf20_0;  1 drivers
v0x1c5faf0_0 .net "c", 0 0, v0x1c5bfc0_0;  1 drivers
v0x1c5fb90_0 .var "clk", 0 0;
v0x1c5fc30_0 .net "d", 0 0, v0x1c5c100_0;  1 drivers
v0x1c5fcd0_0 .net "q_dut", 0 0, L_0x1c63420;  1 drivers
v0x1c5fd70_0 .net "q_ref", 0 0, L_0x1c386c0;  1 drivers
v0x1c5fe10_0 .var/2u "stats1", 159 0;
v0x1c5feb0_0 .var/2u "strobe", 0 0;
v0x1c5ff50_0 .net "tb_match", 0 0, L_0x1c63ae0;  1 drivers
v0x1c60010_0 .net "tb_mismatch", 0 0, L_0x1c38650;  1 drivers
v0x1c600d0_0 .net "wavedrom_enable", 0 0, v0x1c5c1f0_0;  1 drivers
v0x1c60170_0 .net "wavedrom_title", 511 0, v0x1c5c290_0;  1 drivers
L_0x1c61410 .concat [ 1 0 0 0], L_0x1c386c0;
L_0x1c636e0 .concat [ 1 0 0 0], L_0x1c386c0;
L_0x1c637a0 .concat [ 1 0 0 0], L_0x1c63420;
L_0x1c63900 .concat [ 1 0 0 0], L_0x1c386c0;
L_0x1c63ae0 .cmp/eeq 1, L_0x1c61410, L_0x1c639d0;
S_0x1c2c2b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c2c120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c17ea0 .functor OR 1, v0x1c5be80_0, v0x1c5bf20_0, C4<0>, C4<0>;
L_0x1c2ca10 .functor OR 1, v0x1c5bfc0_0, v0x1c5c100_0, C4<0>, C4<0>;
L_0x1c386c0 .functor AND 1, L_0x1c17ea0, L_0x1c2ca10, C4<1>, C4<1>;
v0x1c388c0_0 .net *"_ivl_0", 0 0, L_0x1c17ea0;  1 drivers
v0x1c38960_0 .net *"_ivl_2", 0 0, L_0x1c2ca10;  1 drivers
v0x1c17ff0_0 .net "a", 0 0, v0x1c5be80_0;  alias, 1 drivers
v0x1c18090_0 .net "b", 0 0, v0x1c5bf20_0;  alias, 1 drivers
v0x1c5b300_0 .net "c", 0 0, v0x1c5bfc0_0;  alias, 1 drivers
v0x1c5b410_0 .net "d", 0 0, v0x1c5c100_0;  alias, 1 drivers
v0x1c5b4d0_0 .net "q", 0 0, L_0x1c386c0;  alias, 1 drivers
S_0x1c5b630 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c2c120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c5be80_0 .var "a", 0 0;
v0x1c5bf20_0 .var "b", 0 0;
v0x1c5bfc0_0 .var "c", 0 0;
v0x1c5c060_0 .net "clk", 0 0, v0x1c5fb90_0;  1 drivers
v0x1c5c100_0 .var "d", 0 0;
v0x1c5c1f0_0 .var "wavedrom_enable", 0 0;
v0x1c5c290_0 .var "wavedrom_title", 511 0;
E_0x1c26f30/0 .event negedge, v0x1c5c060_0;
E_0x1c26f30/1 .event posedge, v0x1c5c060_0;
E_0x1c26f30 .event/or E_0x1c26f30/0, E_0x1c26f30/1;
E_0x1c27180 .event posedge, v0x1c5c060_0;
E_0x1c109f0 .event negedge, v0x1c5c060_0;
S_0x1c5b980 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c5b630;
 .timescale -12 -12;
v0x1c5bb80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c5bc80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c5b630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c5c3f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c2c120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c604a0 .functor NOT 1, v0x1c5bf20_0, C4<0>, C4<0>, C4<0>;
L_0x1c60530 .functor AND 1, v0x1c5be80_0, L_0x1c604a0, C4<1>, C4<1>;
L_0x1c605c0 .functor NOT 1, v0x1c5bfc0_0, C4<0>, C4<0>, C4<0>;
L_0x1c60630 .functor AND 1, L_0x1c60530, L_0x1c605c0, C4<1>, C4<1>;
L_0x1c60720 .functor AND 1, L_0x1c60630, v0x1c5c100_0, C4<1>, C4<1>;
L_0x1c607e0 .functor NOT 1, v0x1c5be80_0, C4<0>, C4<0>, C4<0>;
L_0x1c60890 .functor AND 1, L_0x1c607e0, v0x1c5bf20_0, C4<1>, C4<1>;
L_0x1c60950 .functor NOT 1, v0x1c5bfc0_0, C4<0>, C4<0>, C4<0>;
L_0x1c60a10 .functor AND 1, L_0x1c60890, L_0x1c60950, C4<1>, C4<1>;
L_0x1c60b20 .functor AND 1, L_0x1c60a10, v0x1c5c100_0, C4<1>, C4<1>;
L_0x1c60c40 .functor OR 1, L_0x1c60720, L_0x1c60b20, C4<0>, C4<0>;
L_0x1c60d00 .functor NOT 1, v0x1c5be80_0, C4<0>, C4<0>, C4<0>;
L_0x1c60de0 .functor AND 1, L_0x1c60d00, v0x1c5bf20_0, C4<1>, C4<1>;
L_0x1c60ea0 .functor AND 1, L_0x1c60de0, v0x1c5bfc0_0, C4<1>, C4<1>;
L_0x1c60d70 .functor NOT 1, v0x1c5c100_0, C4<0>, C4<0>, C4<0>;
L_0x1c60fe0 .functor AND 1, L_0x1c60ea0, L_0x1c60d70, C4<1>, C4<1>;
L_0x1c61180 .functor OR 1, L_0x1c60c40, L_0x1c60fe0, C4<0>, C4<0>;
L_0x1c61290 .functor NOT 1, v0x1c5be80_0, C4<0>, C4<0>, C4<0>;
L_0x1c614b0 .functor AND 1, L_0x1c61290, v0x1c5bf20_0, C4<1>, C4<1>;
L_0x1c61680 .functor AND 1, L_0x1c614b0, v0x1c5bfc0_0, C4<1>, C4<1>;
L_0x1c61900 .functor AND 1, L_0x1c61680, v0x1c5c100_0, C4<1>, C4<1>;
L_0x1c61ad0 .functor OR 1, L_0x1c61180, L_0x1c61900, C4<0>, C4<0>;
L_0x1c61ca0 .functor AND 1, v0x1c5be80_0, v0x1c5bf20_0, C4<1>, C4<1>;
L_0x1c61d10 .functor NOT 1, v0x1c5bfc0_0, C4<0>, C4<0>, C4<0>;
L_0x1c61e50 .functor AND 1, L_0x1c61ca0, L_0x1c61d10, C4<1>, C4<1>;
L_0x1c61f60 .functor NOT 1, v0x1c5c100_0, C4<0>, C4<0>, C4<0>;
L_0x1c620b0 .functor AND 1, L_0x1c61e50, L_0x1c61f60, C4<1>, C4<1>;
L_0x1c621c0 .functor OR 1, L_0x1c61ad0, L_0x1c620b0, C4<0>, C4<0>;
L_0x1c623c0 .functor AND 1, v0x1c5be80_0, v0x1c5bf20_0, C4<1>, C4<1>;
L_0x1c62430 .functor NOT 1, v0x1c5bfc0_0, C4<0>, C4<0>, C4<0>;
L_0x1c625a0 .functor AND 1, L_0x1c623c0, L_0x1c62430, C4<1>, C4<1>;
L_0x1c626b0 .functor AND 1, L_0x1c625a0, v0x1c5c100_0, C4<1>, C4<1>;
L_0x1c62880 .functor OR 1, L_0x1c621c0, L_0x1c626b0, C4<0>, C4<0>;
L_0x1c62990 .functor AND 1, v0x1c5be80_0, v0x1c5bf20_0, C4<1>, C4<1>;
L_0x1c62b20 .functor AND 1, L_0x1c62990, v0x1c5bfc0_0, C4<1>, C4<1>;
L_0x1c62be0 .functor NOT 1, v0x1c5c100_0, C4<0>, C4<0>, C4<0>;
L_0x1c62d80 .functor AND 1, L_0x1c62b20, L_0x1c62be0, C4<1>, C4<1>;
L_0x1c62e90 .functor OR 1, L_0x1c62880, L_0x1c62d80, C4<0>, C4<0>;
L_0x1c630e0 .functor AND 1, v0x1c5be80_0, v0x1c5bf20_0, C4<1>, C4<1>;
L_0x1c63150 .functor AND 1, L_0x1c630e0, v0x1c5bfc0_0, C4<1>, C4<1>;
L_0x1c63360 .functor AND 1, L_0x1c63150, v0x1c5c100_0, C4<1>, C4<1>;
L_0x1c63420 .functor OR 1, L_0x1c62e90, L_0x1c63360, C4<0>, C4<0>;
v0x1c5c6e0_0 .net *"_ivl_0", 0 0, L_0x1c604a0;  1 drivers
v0x1c5c7c0_0 .net *"_ivl_10", 0 0, L_0x1c607e0;  1 drivers
v0x1c5c8a0_0 .net *"_ivl_12", 0 0, L_0x1c60890;  1 drivers
v0x1c5c990_0 .net *"_ivl_14", 0 0, L_0x1c60950;  1 drivers
v0x1c5ca70_0 .net *"_ivl_16", 0 0, L_0x1c60a10;  1 drivers
v0x1c5cba0_0 .net *"_ivl_18", 0 0, L_0x1c60b20;  1 drivers
v0x1c5cc80_0 .net *"_ivl_2", 0 0, L_0x1c60530;  1 drivers
v0x1c5cd60_0 .net *"_ivl_20", 0 0, L_0x1c60c40;  1 drivers
v0x1c5ce40_0 .net *"_ivl_22", 0 0, L_0x1c60d00;  1 drivers
v0x1c5cf20_0 .net *"_ivl_24", 0 0, L_0x1c60de0;  1 drivers
v0x1c5d000_0 .net *"_ivl_26", 0 0, L_0x1c60ea0;  1 drivers
v0x1c5d0e0_0 .net *"_ivl_28", 0 0, L_0x1c60d70;  1 drivers
v0x1c5d1c0_0 .net *"_ivl_30", 0 0, L_0x1c60fe0;  1 drivers
v0x1c5d2a0_0 .net *"_ivl_32", 0 0, L_0x1c61180;  1 drivers
v0x1c5d380_0 .net *"_ivl_34", 0 0, L_0x1c61290;  1 drivers
v0x1c5d460_0 .net *"_ivl_36", 0 0, L_0x1c614b0;  1 drivers
v0x1c5d540_0 .net *"_ivl_38", 0 0, L_0x1c61680;  1 drivers
v0x1c5d620_0 .net *"_ivl_4", 0 0, L_0x1c605c0;  1 drivers
v0x1c5d700_0 .net *"_ivl_40", 0 0, L_0x1c61900;  1 drivers
v0x1c5d7e0_0 .net *"_ivl_42", 0 0, L_0x1c61ad0;  1 drivers
v0x1c5d8c0_0 .net *"_ivl_44", 0 0, L_0x1c61ca0;  1 drivers
v0x1c5d9a0_0 .net *"_ivl_46", 0 0, L_0x1c61d10;  1 drivers
v0x1c5da80_0 .net *"_ivl_48", 0 0, L_0x1c61e50;  1 drivers
v0x1c5db60_0 .net *"_ivl_50", 0 0, L_0x1c61f60;  1 drivers
v0x1c5dc40_0 .net *"_ivl_52", 0 0, L_0x1c620b0;  1 drivers
v0x1c5dd20_0 .net *"_ivl_54", 0 0, L_0x1c621c0;  1 drivers
v0x1c5de00_0 .net *"_ivl_56", 0 0, L_0x1c623c0;  1 drivers
v0x1c5dee0_0 .net *"_ivl_58", 0 0, L_0x1c62430;  1 drivers
v0x1c5dfc0_0 .net *"_ivl_6", 0 0, L_0x1c60630;  1 drivers
v0x1c5e0a0_0 .net *"_ivl_60", 0 0, L_0x1c625a0;  1 drivers
v0x1c5e180_0 .net *"_ivl_62", 0 0, L_0x1c626b0;  1 drivers
v0x1c5e260_0 .net *"_ivl_64", 0 0, L_0x1c62880;  1 drivers
v0x1c5e340_0 .net *"_ivl_66", 0 0, L_0x1c62990;  1 drivers
v0x1c5e630_0 .net *"_ivl_68", 0 0, L_0x1c62b20;  1 drivers
v0x1c5e710_0 .net *"_ivl_70", 0 0, L_0x1c62be0;  1 drivers
v0x1c5e7f0_0 .net *"_ivl_72", 0 0, L_0x1c62d80;  1 drivers
v0x1c5e8d0_0 .net *"_ivl_74", 0 0, L_0x1c62e90;  1 drivers
v0x1c5e9b0_0 .net *"_ivl_76", 0 0, L_0x1c630e0;  1 drivers
v0x1c5ea90_0 .net *"_ivl_78", 0 0, L_0x1c63150;  1 drivers
v0x1c5eb70_0 .net *"_ivl_8", 0 0, L_0x1c60720;  1 drivers
v0x1c5ec50_0 .net *"_ivl_80", 0 0, L_0x1c63360;  1 drivers
v0x1c5ed30_0 .net "a", 0 0, v0x1c5be80_0;  alias, 1 drivers
v0x1c5edd0_0 .net "b", 0 0, v0x1c5bf20_0;  alias, 1 drivers
v0x1c5eec0_0 .net "c", 0 0, v0x1c5bfc0_0;  alias, 1 drivers
v0x1c5efb0_0 .net "d", 0 0, v0x1c5c100_0;  alias, 1 drivers
v0x1c5f0a0_0 .net "q", 0 0, L_0x1c63420;  alias, 1 drivers
S_0x1c5f200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c2c120;
 .timescale -12 -12;
E_0x1c26cd0 .event anyedge, v0x1c5feb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c5feb0_0;
    %nor/r;
    %assign/vec4 v0x1c5feb0_0, 0;
    %wait E_0x1c26cd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c5b630;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5c100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5bf20_0, 0;
    %assign/vec4 v0x1c5be80_0, 0;
    %wait E_0x1c109f0;
    %wait E_0x1c27180;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5c100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5bf20_0, 0;
    %assign/vec4 v0x1c5be80_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c26f30;
    %load/vec4 v0x1c5be80_0;
    %load/vec4 v0x1c5bf20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c5bfc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c5c100_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5c100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5bf20_0, 0;
    %assign/vec4 v0x1c5be80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c5bc80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c26f30;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5c100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5bfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5bf20_0, 0;
    %assign/vec4 v0x1c5be80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c2c120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5fb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5feb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c2c120;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c5fb90_0;
    %inv;
    %store/vec4 v0x1c5fb90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c2c120;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c5c060_0, v0x1c60010_0, v0x1c5f9b0_0, v0x1c5fa50_0, v0x1c5faf0_0, v0x1c5fc30_0, v0x1c5fd70_0, v0x1c5fcd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c2c120;
T_7 ;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c2c120;
T_8 ;
    %wait E_0x1c26f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5fe10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5fe10_0, 4, 32;
    %load/vec4 v0x1c5ff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5fe10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5fe10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5fe10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c5fd70_0;
    %load/vec4 v0x1c5fd70_0;
    %load/vec4 v0x1c5fcd0_0;
    %xor;
    %load/vec4 v0x1c5fd70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5fe10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c5fe10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5fe10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/circuit3/iter1/response2/top_module.sv";
