Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Aug 30 13:45:25 2024
| Host         : cadence36 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                69          
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.824        0.000                      0                  764        0.098        0.000                      0                  764        3.000        0.000                       0                   474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.486        0.000                      0                  356        0.098        0.000                      0                  356        4.500        0.000                       0                   213  
  clk40MHz_clk_wiz_0         1.120        0.000                      0                  408        0.119        0.000                      0                  408       11.520        0.000                       0                   257  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         0.824        0.000                      0                    3        0.209        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 1.496ns (26.972%)  route 4.050ns (73.028%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.568    -0.944    u_top_vga/u_mouse_ctl/CLK
    SLICE_X10Y42         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.478    -0.466 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/Q
                         net (fo=2, routed)           1.006     0.541    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[12]
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.318     0.859 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.594     1.452    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.328     1.780 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.162     1.942    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.066 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.695     3.762    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_5/O
                         net (fo=1, routed)           0.593     4.479    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_5_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.124     4.603 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.603    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X6Y47          FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.518     8.523    u_top_vga/u_mouse_ctl/CLK
    SLICE_X6Y47          FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X6Y47          FDPE (Setup_fdpe_C_D)        0.077     9.089    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.372ns (28.427%)  route 3.454ns (71.573%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.568    -0.944    u_top_vga/u_mouse_ctl/CLK
    SLICE_X10Y42         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/Q
                         net (fo=2, routed)           1.006     0.541    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[12]
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.318     0.859 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.594     1.452    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.328     1.780 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.162     1.942    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.066 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.692     3.759    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.883 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     3.883    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_5
    SLICE_X7Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.517     8.522    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
                         clock pessimism              0.564     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X7Y46          FDCE (Setup_fdce_C_D)        0.031     9.042    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.372ns (29.389%)  route 3.296ns (70.611%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.568    -0.944    u_top_vga/u_mouse_ctl/CLK
    SLICE_X10Y42         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.478    -0.466 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/Q
                         net (fo=2, routed)           1.006     0.541    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[12]
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.318     0.859 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.594     1.452    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.328     1.780 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.162     1.942    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.066 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.534     3.601    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.124     3.725 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000     3.725    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_8
    SLICE_X8Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.450     8.455    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X8Y46          FDCE (Setup_fdce_C_D)        0.079     9.023    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.372ns (30.151%)  route 3.178ns (69.849%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.568    -0.944    u_top_vga/u_mouse_ctl/CLK
    SLICE_X10Y42         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.478    -0.466 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/Q
                         net (fo=2, routed)           1.006     0.541    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[12]
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.318     0.859 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.594     1.452    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.328     1.780 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.162     1.942    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.066 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.416     3.483    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.607 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     3.607    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X7Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.517     8.522    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.564     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X7Y46          FDCE (Setup_fdce_C_D)        0.029     9.040    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.088ns (24.530%)  route 3.347ns (75.470%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.633    -0.879    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y40          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/Q
                         net (fo=2, routed)           1.249     0.789    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[8]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.297     1.086 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7/O
                         net (fo=1, routed)           0.263     1.349    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     1.473 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.289     1.763    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.124     1.887 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.546     3.433    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  u_top_vga/u_mouse_ctl/timeout_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.557    u_top_vga/u_mouse_ctl/timeout_cnt[1]
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.515     8.520    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/C
                         clock pessimism              0.577     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.029     9.051    u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.116ns (25.003%)  route 3.347ns (74.997%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.633    -0.879    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y40          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/Q
                         net (fo=2, routed)           1.249     0.789    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[8]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.297     1.086 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7/O
                         net (fo=1, routed)           0.263     1.349    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     1.473 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.289     1.763    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.124     1.887 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.546     3.433    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     3.585 r  u_top_vga/u_mouse_ctl/timeout_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.585    u_top_vga/u_mouse_ctl/timeout_cnt[2]
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.515     8.520    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/C
                         clock pessimism              0.577     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.075     9.097    u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.952ns (21.905%)  route 3.394ns (78.095%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.635    -0.877    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X5Y46          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=6, routed)           0.827     0.407    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124     0.531 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_6/O
                         net (fo=2, routed)           0.806     1.337    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_6_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     1.461 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          0.853     2.314    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X6Y46          LUT5 (Prop_lut5_I3_O)        0.124     2.438 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_2/O
                         net (fo=1, routed)           0.907     3.345    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_2_n_0
    SLICE_X8Y46          LUT4 (Prop_lut4_I3_O)        0.124     3.469 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     3.469    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_10
    SLICE_X8Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.450     8.455    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X8Y46          FDCE (Setup_fdce_C_D)        0.077     9.021    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.214ns (28.287%)  route 3.078ns (71.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.633    -0.879    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/Q
                         net (fo=2, routed)           0.821     0.361    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[2]
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.299     0.660 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.263     0.923    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     1.047 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.289     1.337    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.461 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.289     1.750    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.124     1.874 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.415     3.289    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.124     3.413 r  u_top_vga/u_mouse_ctl/timeout_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.413    u_top_vga/u_mouse_ctl/timeout_cnt[7]
    SLICE_X7Y40          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.515     8.520    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y40          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/C
                         clock pessimism              0.577     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.031     9.053    u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.372ns (31.717%)  route 2.954ns (68.283%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.568    -0.944    u_top_vga/u_mouse_ctl/CLK
    SLICE_X10Y42         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.478    -0.466 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/Q
                         net (fo=2, routed)           1.006     0.541    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[12]
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.318     0.859 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.594     1.452    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.328     1.780 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.162     1.942    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     2.066 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.192     3.258    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.382 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.382    u_top_vga/u_mouse_ctl/periodic_check_cnt[22]
    SLICE_X10Y45         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.451     8.456    u_top_vga/u_mouse_ctl/CLK
    SLICE_X10Y45         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[22]/C
                         clock pessimism              0.577     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)        0.077     9.035    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.244ns (28.784%)  route 3.078ns (71.216%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.633    -0.879    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/Q
                         net (fo=2, routed)           0.821     0.361    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[2]
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.299     0.660 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.263     0.923    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     1.047 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.289     1.337    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.461 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.289     1.750    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.124     1.874 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.415     3.289    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.154     3.443 r  u_top_vga/u_mouse_ctl/timeout_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.443    u_top_vga/u_mouse_ctl/timeout_cnt[8]
    SLICE_X7Y40          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.515     8.520    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y40          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                         clock pessimism              0.577     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.075     9.097    u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  5.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.940%)  route 0.300ns (68.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593    -0.588    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.300    -0.147    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X1Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.867    -0.823    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.508    -0.314    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.070    -0.244    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_down_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.663%)  route 0.296ns (64.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y47          FDCE                                         r  u_top_vga/u_mouse_ctl/right_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  u_top_vga/u_mouse_ctl/right_down_reg/Q
                         net (fo=2, routed)           0.296    -0.155    u_top_vga/u_mouse_ctl/right_down_reg_n_0
    SLICE_X8Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.834    -0.855    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.090    -0.256    u_top_vga/u_mouse_ctl/right_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (70.984%)  route 0.145ns (29.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/Q
                         net (fo=3, routed)           0.144    -0.300    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.140 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.085 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[12]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[12]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.932%)  route 0.145ns (27.068%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/Q
                         net (fo=3, routed)           0.144    -0.300    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.140 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.139    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.049 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[12]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[13]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593    -0.588    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.086    -0.361    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.045    -0.316 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.863    -0.826    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.092    -0.483    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X6Y47          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.072    -0.351    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[2]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.045    -0.306 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.306    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_36
    SLICE_X7Y47          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865    -0.825    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y47          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.092    -0.482    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X3Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.315    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.048    -0.267 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/plusOp__1[2]
    SLICE_X2Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.131    -0.443    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X3Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.311    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I2_O)        0.048    -0.263 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/plusOp__1[4]
    SLICE_X2Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.131    -0.443    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X3Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.315    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]
    SLICE_X2Y41          LUT2 (Prop_lut2_I0_O)        0.045    -0.270 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/plusOp__1[1]
    SLICE_X2Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y41          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.120    -0.454    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.800ns  (logic 8.917ns (37.466%)  route 14.883ns (62.534%))
  Logic Levels:           27  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.551    -0.961    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.542 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/Q
                         net (fo=67, routed)          1.370     0.828    u_top_vga/u_vga_timing/vga_out\\.vcount[9]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.299     1.127 f  u_top_vga/u_vga_timing/rgb_nxt4__8_i_12/O
                         net (fo=11, routed)          1.240     2.368    u_top_vga/u_vga_timing/rgb_nxt4__8_i_12_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.492 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2413/O
                         net (fo=190, routed)         1.631     4.122    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.146     4.268 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4459/O
                         net (fo=1, routed)           1.010     5.278    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4459_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.328     5.606 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3724/O
                         net (fo=1, routed)           0.000     5.606    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2388_1[1]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.186 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3079/O[2]
                         net (fo=2, routed)           1.033     7.219    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3079_n_5
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.331     7.550 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2386/O
                         net (fo=2, routed)           0.679     8.229    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2386_n_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I3_O)        0.331     8.560 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2390/O
                         net (fo=1, routed)           0.000     8.560    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2390_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.936 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1901/CO[3]
                         net (fo=1, routed)           0.000     8.936    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1901_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.155 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1951/O[0]
                         net (fo=2, routed)           0.733     9.888    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1951_n_7
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.321    10.209 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1487/O
                         net (fo=2, routed)           0.469    10.678    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1487_n_0
    SLICE_X49Y28         LUT4 (Prop_lut4_I3_O)        0.326    11.004 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1491/O
                         net (fo=1, routed)           0.000    11.004    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1491_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.554 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1011/CO[3]
                         net (fo=1, routed)           0.000    11.554    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1011_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.888 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1483/O[1]
                         net (fo=1, routed)           0.615    12.503    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1483_n_6
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    13.339 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    13.339    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1006_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.558 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1445/O[0]
                         net (fo=2, routed)           0.639    14.198    u_top_vga/u_draw_bg/PCIN__1[24]
    SLICE_X57Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.754 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_998/CO[3]
                         net (fo=1, routed)           0.000    14.754    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_998_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_995/O[1]
                         net (fo=4, routed)           0.703    15.791    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_995_n_6
    SLICE_X54Y32         LUT3 (Prop_lut3_I1_O)        0.332    16.123 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1035/O
                         net (fo=2, routed)           0.679    16.802    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1035_n_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.331    17.133 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1039/O
                         net (fo=1, routed)           0.000    17.133    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1039_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.509 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000    17.509    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_554_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.832 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_552/O[1]
                         net (fo=1, routed)           0.431    18.263    u_top_vga/u_draw_bg/rgb_nxt420_out[29]
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.306    18.569 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_203/O
                         net (fo=1, routed)           0.797    19.366    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_203_n_0
    SLICE_X55Y34         LUT5 (Prop_lut5_I0_O)        0.124    19.490 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_85/O
                         net (fo=1, routed)           0.354    19.844    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_85_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.968 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_36/O
                         net (fo=1, routed)           0.744    20.712    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_36_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124    20.836 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_12/O
                         net (fo=2, routed)           1.348    22.184    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.124    22.308 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.407    22.715    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I3_O)        0.124    22.839 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    22.839    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.433    23.438    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.578    24.015    
                         clock uncertainty           -0.087    23.928    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.031    23.959    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.959    
                         arrival time                         -22.839    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.548ns  (logic 8.917ns (37.867%)  route 14.631ns (62.133%))
  Logic Levels:           27  (CARRY4=11 LUT2=2 LUT3=3 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.551    -0.961    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.542 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/Q
                         net (fo=67, routed)          1.370     0.828    u_top_vga/u_vga_timing/vga_out\\.vcount[9]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.299     1.127 f  u_top_vga/u_vga_timing/rgb_nxt4__8_i_12/O
                         net (fo=11, routed)          1.240     2.368    u_top_vga/u_vga_timing/rgb_nxt4__8_i_12_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.492 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2413/O
                         net (fo=190, routed)         1.631     4.122    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.146     4.268 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4459/O
                         net (fo=1, routed)           1.010     5.278    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4459_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I2_O)        0.328     5.606 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3724/O
                         net (fo=1, routed)           0.000     5.606    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2388_1[1]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.186 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3079/O[2]
                         net (fo=2, routed)           1.033     7.219    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3079_n_5
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.331     7.550 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2386/O
                         net (fo=2, routed)           0.679     8.229    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2386_n_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I3_O)        0.331     8.560 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2390/O
                         net (fo=1, routed)           0.000     8.560    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2390_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.936 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1901/CO[3]
                         net (fo=1, routed)           0.000     8.936    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1901_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.155 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1951/O[0]
                         net (fo=2, routed)           0.733     9.888    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1951_n_7
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.321    10.209 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1487/O
                         net (fo=2, routed)           0.469    10.678    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1487_n_0
    SLICE_X49Y28         LUT4 (Prop_lut4_I3_O)        0.326    11.004 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1491/O
                         net (fo=1, routed)           0.000    11.004    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1491_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.554 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1011/CO[3]
                         net (fo=1, routed)           0.000    11.554    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1011_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.888 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1483/O[1]
                         net (fo=1, routed)           0.615    12.503    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1483_n_6
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    13.339 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    13.339    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1006_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.558 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1445/O[0]
                         net (fo=2, routed)           0.639    14.198    u_top_vga/u_draw_bg/PCIN__1[24]
    SLICE_X57Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.754 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_998/CO[3]
                         net (fo=1, routed)           0.000    14.754    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_998_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_995/O[1]
                         net (fo=4, routed)           0.703    15.791    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_995_n_6
    SLICE_X54Y32         LUT3 (Prop_lut3_I1_O)        0.332    16.123 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1035/O
                         net (fo=2, routed)           0.679    16.802    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1035_n_0
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.331    17.133 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1039/O
                         net (fo=1, routed)           0.000    17.133    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1039_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.509 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_554/CO[3]
                         net (fo=1, routed)           0.000    17.509    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_554_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.832 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_552/O[1]
                         net (fo=1, routed)           0.431    18.263    u_top_vga/u_draw_bg/rgb_nxt420_out[29]
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.306    18.569 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_203/O
                         net (fo=1, routed)           0.797    19.366    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_203_n_0
    SLICE_X55Y34         LUT5 (Prop_lut5_I0_O)        0.124    19.490 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_85/O
                         net (fo=1, routed)           0.354    19.844    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_85_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.968 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_36/O
                         net (fo=1, routed)           0.744    20.712    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_36_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124    20.836 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_12/O
                         net (fo=2, routed)           1.349    22.185    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.124    22.309 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.154    22.464    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.588 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    22.588    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.433    23.438    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.578    24.015    
                         clock uncertainty           -0.087    23.928    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.029    23.957    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.957    
                         arrival time                         -22.588    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.826ns  (logic 9.340ns (40.918%)  route 13.486ns (59.082%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/Q
                         net (fo=13, routed)          1.170     0.735    u_top_vga/u_draw_player1/vga_player1\\.vcount[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.409 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676/CO[3]
                         net (fo=1, routed)           0.000     1.409    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000     1.523    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.637 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.859 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_696/O[0]
                         net (fo=72, routed)          1.515     3.374    u_top_vga/u_draw_player2/rgb_nxt5[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.328     3.702 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880/O
                         net (fo=2, routed)           0.761     4.463    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.331     4.794 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884/O
                         net (fo=1, routed)           0.000     4.794    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.341 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746/O[2]
                         net (fo=2, routed)           0.848     6.188    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.331     6.519 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624/O
                         net (fo=2, routed)           0.708     7.227    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.331     7.558 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628/O
                         net (fo=1, routed)           0.000     7.558    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.934 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523/CO[3]
                         net (fo=1, routed)           0.009     7.943    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.162 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616/O[0]
                         net (fo=2, routed)           0.909     9.071    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616_n_7
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.287     9.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516/O
                         net (fo=2, routed)           0.490     9.848    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.328    10.176 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520/O
                         net (fo=1, routed)           0.000    10.176    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.819 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[3]
                         net (fo=1, routed)           0.699    11.518    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_4
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    12.201 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    12.201    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.420 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_508/O[0]
                         net (fo=2, routed)           0.694    13.115    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.682 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_460/O[1]
                         net (fo=4, routed)           0.724    14.729    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X15Y83         LUT3 (Prop_lut3_I2_O)        0.301    15.030 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1/O
                         net (fo=2, routed)           0.620    15.650    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.332    15.982 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1/O
                         net (fo=1, routed)           0.000    15.982    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.358    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.577 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_294/O[0]
                         net (fo=1, routed)           1.101    17.678    u_top_vga/u_draw_player2/rgb_nxt32_out[28]
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.295    17.973 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0/O
                         net (fo=1, routed)           0.452    18.425    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.549 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61/O
                         net (fo=1, routed)           0.694    19.243    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.367 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_22/O
                         net (fo=2, routed)           1.634    21.001    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.150    21.151 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__2/O
                         net (fo=4, routed)           0.458    21.609    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.326    21.935 r  u_top_vga/u_draw_player1/vga_out\\.rgb[8]_i_1__1/O
                         net (fo=1, routed)           0.000    21.935    u_top_vga/u_draw_player2/D[8]
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.506    23.510    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.575    24.085    
                         clock uncertainty           -0.087    23.998    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.031    24.029    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         24.029    
                         arrival time                         -21.935    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.821ns  (logic 9.340ns (40.927%)  route 13.481ns (59.073%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/Q
                         net (fo=13, routed)          1.170     0.735    u_top_vga/u_draw_player1/vga_player1\\.vcount[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.409 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676/CO[3]
                         net (fo=1, routed)           0.000     1.409    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000     1.523    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.637 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.859 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_696/O[0]
                         net (fo=72, routed)          1.515     3.374    u_top_vga/u_draw_player2/rgb_nxt5[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.328     3.702 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880/O
                         net (fo=2, routed)           0.761     4.463    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.331     4.794 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884/O
                         net (fo=1, routed)           0.000     4.794    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.341 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746/O[2]
                         net (fo=2, routed)           0.848     6.188    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.331     6.519 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624/O
                         net (fo=2, routed)           0.708     7.227    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.331     7.558 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628/O
                         net (fo=1, routed)           0.000     7.558    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.934 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523/CO[3]
                         net (fo=1, routed)           0.009     7.943    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.162 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616/O[0]
                         net (fo=2, routed)           0.909     9.071    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616_n_7
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.287     9.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516/O
                         net (fo=2, routed)           0.490     9.848    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.328    10.176 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520/O
                         net (fo=1, routed)           0.000    10.176    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.819 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[3]
                         net (fo=1, routed)           0.699    11.518    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_4
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    12.201 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    12.201    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.420 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_508/O[0]
                         net (fo=2, routed)           0.694    13.115    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.682 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_460/O[1]
                         net (fo=4, routed)           0.724    14.729    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X15Y83         LUT3 (Prop_lut3_I2_O)        0.301    15.030 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1/O
                         net (fo=2, routed)           0.620    15.650    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.332    15.982 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1/O
                         net (fo=1, routed)           0.000    15.982    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.358    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.577 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_294/O[0]
                         net (fo=1, routed)           1.101    17.678    u_top_vga/u_draw_player2/rgb_nxt32_out[28]
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.295    17.973 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0/O
                         net (fo=1, routed)           0.452    18.425    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.549 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61/O
                         net (fo=1, routed)           0.694    19.243    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.367 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_22/O
                         net (fo=2, routed)           1.634    21.001    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.150    21.151 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__2/O
                         net (fo=4, routed)           0.453    21.604    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.326    21.930 r  u_top_vga/u_draw_player1/vga_out\\.rgb[9]_i_1__1/O
                         net (fo=1, routed)           0.000    21.930    u_top_vga/u_draw_player2/D[9]
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.506    23.510    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/C
                         clock pessimism              0.575    24.085    
                         clock uncertainty           -0.087    23.998    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.032    24.030    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         24.030    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.699ns  (logic 9.340ns (41.148%)  route 13.359ns (58.852%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/Q
                         net (fo=13, routed)          1.170     0.735    u_top_vga/u_draw_player1/vga_player1\\.vcount[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.409 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676/CO[3]
                         net (fo=1, routed)           0.000     1.409    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000     1.523    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.637 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.859 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_696/O[0]
                         net (fo=72, routed)          1.515     3.374    u_top_vga/u_draw_player2/rgb_nxt5[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.328     3.702 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880/O
                         net (fo=2, routed)           0.761     4.463    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.331     4.794 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884/O
                         net (fo=1, routed)           0.000     4.794    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.341 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746/O[2]
                         net (fo=2, routed)           0.848     6.188    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.331     6.519 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624/O
                         net (fo=2, routed)           0.708     7.227    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.331     7.558 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628/O
                         net (fo=1, routed)           0.000     7.558    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.934 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523/CO[3]
                         net (fo=1, routed)           0.009     7.943    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.162 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616/O[0]
                         net (fo=2, routed)           0.909     9.071    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616_n_7
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.287     9.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516/O
                         net (fo=2, routed)           0.490     9.848    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.328    10.176 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520/O
                         net (fo=1, routed)           0.000    10.176    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.819 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[3]
                         net (fo=1, routed)           0.699    11.518    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_4
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    12.201 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    12.201    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.420 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_508/O[0]
                         net (fo=2, routed)           0.694    13.115    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.682 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_460/O[1]
                         net (fo=4, routed)           0.724    14.729    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X15Y83         LUT3 (Prop_lut3_I2_O)        0.301    15.030 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1/O
                         net (fo=2, routed)           0.620    15.650    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.332    15.982 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1/O
                         net (fo=1, routed)           0.000    15.982    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.358    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.577 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_294/O[0]
                         net (fo=1, routed)           1.101    17.678    u_top_vga/u_draw_player2/rgb_nxt32_out[28]
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.295    17.973 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0/O
                         net (fo=1, routed)           0.452    18.425    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.549 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61/O
                         net (fo=1, routed)           0.694    19.243    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.367 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_22/O
                         net (fo=2, routed)           1.634    21.001    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.150    21.151 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__2/O
                         net (fo=4, routed)           0.331    21.482    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.326    21.808 r  u_top_vga/u_draw_player1/vga_out\\.rgb[10]_i_1__1/O
                         net (fo=1, routed)           0.000    21.808    u_top_vga/u_draw_player2/D[10]
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.506    23.510    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/C
                         clock pessimism              0.575    24.085    
                         clock uncertainty           -0.087    23.998    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.029    24.027    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         24.027    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.696ns  (logic 9.340ns (41.153%)  route 13.356ns (58.847%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/Q
                         net (fo=13, routed)          1.170     0.735    u_top_vga/u_draw_player1/vga_player1\\.vcount[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.409 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676/CO[3]
                         net (fo=1, routed)           0.000     1.409    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000     1.523    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.637 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.859 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_696/O[0]
                         net (fo=72, routed)          1.515     3.374    u_top_vga/u_draw_player2/rgb_nxt5[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.328     3.702 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880/O
                         net (fo=2, routed)           0.761     4.463    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.331     4.794 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884/O
                         net (fo=1, routed)           0.000     4.794    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.341 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746/O[2]
                         net (fo=2, routed)           0.848     6.188    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.331     6.519 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624/O
                         net (fo=2, routed)           0.708     7.227    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.331     7.558 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628/O
                         net (fo=1, routed)           0.000     7.558    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.934 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523/CO[3]
                         net (fo=1, routed)           0.009     7.943    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.162 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616/O[0]
                         net (fo=2, routed)           0.909     9.071    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616_n_7
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.287     9.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516/O
                         net (fo=2, routed)           0.490     9.848    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.328    10.176 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520/O
                         net (fo=1, routed)           0.000    10.176    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.819 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[3]
                         net (fo=1, routed)           0.699    11.518    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_4
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    12.201 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    12.201    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.420 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_508/O[0]
                         net (fo=2, routed)           0.694    13.115    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.682 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_460/O[1]
                         net (fo=4, routed)           0.724    14.729    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X15Y83         LUT3 (Prop_lut3_I2_O)        0.301    15.030 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1/O
                         net (fo=2, routed)           0.620    15.650    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.332    15.982 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1/O
                         net (fo=1, routed)           0.000    15.982    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.358    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.577 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_294/O[0]
                         net (fo=1, routed)           1.101    17.678    u_top_vga/u_draw_player2/rgb_nxt32_out[28]
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.295    17.973 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0/O
                         net (fo=1, routed)           0.452    18.425    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.549 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61/O
                         net (fo=1, routed)           0.694    19.243    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.367 f  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_22/O
                         net (fo=2, routed)           1.634    21.001    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.150    21.151 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__2/O
                         net (fo=4, routed)           0.328    21.479    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.326    21.805 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_1__3/O
                         net (fo=1, routed)           0.000    21.805    u_top_vga/u_draw_player2/D[11]
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.506    23.510    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.575    24.085    
                         clock uncertainty           -0.087    23.998    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.031    24.029    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.029    
                         arrival time                         -21.805    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.676ns  (logic 9.112ns (40.183%)  route 13.564ns (59.817%))
  Logic Levels:           27  (CARRY4=14 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/Q
                         net (fo=13, routed)          1.170     0.735    u_top_vga/u_draw_player1/vga_player1\\.vcount[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.409 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676/CO[3]
                         net (fo=1, routed)           0.000     1.409    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000     1.523    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.637 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.859 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_696/O[0]
                         net (fo=72, routed)          1.515     3.374    u_top_vga/u_draw_player2/rgb_nxt5[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.328     3.702 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880/O
                         net (fo=2, routed)           0.761     4.463    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.331     4.794 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884/O
                         net (fo=1, routed)           0.000     4.794    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.341 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746/O[2]
                         net (fo=2, routed)           0.848     6.188    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.331     6.519 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624/O
                         net (fo=2, routed)           0.708     7.227    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.331     7.558 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628/O
                         net (fo=1, routed)           0.000     7.558    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.934 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523/CO[3]
                         net (fo=1, routed)           0.009     7.943    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.162 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616/O[0]
                         net (fo=2, routed)           0.909     9.071    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616_n_7
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.287     9.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516/O
                         net (fo=2, routed)           0.490     9.848    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.328    10.176 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520/O
                         net (fo=1, routed)           0.000    10.176    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.819 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[3]
                         net (fo=1, routed)           0.699    11.518    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_4
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    12.201 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    12.201    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.420 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_508/O[0]
                         net (fo=2, routed)           0.694    13.115    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.682 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_460/O[1]
                         net (fo=4, routed)           0.724    14.729    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X15Y83         LUT3 (Prop_lut3_I2_O)        0.301    15.030 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1/O
                         net (fo=2, routed)           0.620    15.650    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.332    15.982 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1/O
                         net (fo=1, routed)           0.000    15.982    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.358    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.577 f  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_294/O[0]
                         net (fo=1, routed)           1.101    17.678    u_top_vga/u_draw_player2/rgb_nxt32_out[28]
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.295    17.973 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0/O
                         net (fo=1, routed)           0.452    18.425    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61/O
                         net (fo=1, routed)           0.694    19.243    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.367 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_22/O
                         net (fo=2, routed)           1.384    20.750    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.124    20.874 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__2/O
                         net (fo=8, routed)           0.787    21.661    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.124    21.785 r  u_top_vga/u_draw_player1/vga_out\\.rgb[4]_i_1__1/O
                         net (fo=1, routed)           0.000    21.785    u_top_vga/u_draw_player2/D[4]
    SLICE_X3Y53          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.509    23.513    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X3Y53          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.562    24.075    
                         clock uncertainty           -0.087    23.988    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.031    24.019    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         24.019    
                         arrival time                         -21.785    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.686ns  (logic 9.112ns (40.165%)  route 13.574ns (59.835%))
  Logic Levels:           27  (CARRY4=14 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/Q
                         net (fo=13, routed)          1.170     0.735    u_top_vga/u_draw_player1/vga_player1\\.vcount[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.409 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676/CO[3]
                         net (fo=1, routed)           0.000     1.409    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000     1.523    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.637 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.859 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_696/O[0]
                         net (fo=72, routed)          1.515     3.374    u_top_vga/u_draw_player2/rgb_nxt5[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.328     3.702 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880/O
                         net (fo=2, routed)           0.761     4.463    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.331     4.794 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884/O
                         net (fo=1, routed)           0.000     4.794    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.341 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746/O[2]
                         net (fo=2, routed)           0.848     6.188    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.331     6.519 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624/O
                         net (fo=2, routed)           0.708     7.227    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.331     7.558 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628/O
                         net (fo=1, routed)           0.000     7.558    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.934 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523/CO[3]
                         net (fo=1, routed)           0.009     7.943    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.162 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616/O[0]
                         net (fo=2, routed)           0.909     9.071    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616_n_7
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.287     9.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516/O
                         net (fo=2, routed)           0.490     9.848    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.328    10.176 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520/O
                         net (fo=1, routed)           0.000    10.176    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.819 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[3]
                         net (fo=1, routed)           0.699    11.518    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_4
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    12.201 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    12.201    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.420 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_508/O[0]
                         net (fo=2, routed)           0.694    13.115    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.682 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_460/O[1]
                         net (fo=4, routed)           0.724    14.729    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X15Y83         LUT3 (Prop_lut3_I2_O)        0.301    15.030 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1/O
                         net (fo=2, routed)           0.620    15.650    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.332    15.982 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1/O
                         net (fo=1, routed)           0.000    15.982    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.358    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.577 f  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_294/O[0]
                         net (fo=1, routed)           1.101    17.678    u_top_vga/u_draw_player2/rgb_nxt32_out[28]
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.295    17.973 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0/O
                         net (fo=1, routed)           0.452    18.425    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61/O
                         net (fo=1, routed)           0.694    19.243    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.367 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_22/O
                         net (fo=2, routed)           1.384    20.750    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.124    20.874 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__2/O
                         net (fo=8, routed)           0.797    21.671    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.124    21.795 r  u_top_vga/u_draw_player1/vga_out\\.rgb[2]_i_1__1/O
                         net (fo=1, routed)           0.000    21.795    u_top_vga/u_draw_player2/D[2]
    SLICE_X2Y53          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.509    23.513    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X2Y53          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/C
                         clock pessimism              0.562    24.075    
                         clock uncertainty           -0.087    23.988    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)        0.077    24.065    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         24.065    
                         arrival time                         -21.795    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.671ns  (logic 9.107ns (40.170%)  route 13.564ns (59.830%))
  Logic Levels:           27  (CARRY4=14 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/Q
                         net (fo=13, routed)          1.170     0.735    u_top_vga/u_draw_player1/vga_player1\\.vcount[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.409 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676/CO[3]
                         net (fo=1, routed)           0.000     1.409    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000     1.523    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.637 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.859 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_696/O[0]
                         net (fo=72, routed)          1.515     3.374    u_top_vga/u_draw_player2/rgb_nxt5[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.328     3.702 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880/O
                         net (fo=2, routed)           0.761     4.463    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.331     4.794 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884/O
                         net (fo=1, routed)           0.000     4.794    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.341 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746/O[2]
                         net (fo=2, routed)           0.848     6.188    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.331     6.519 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624/O
                         net (fo=2, routed)           0.708     7.227    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.331     7.558 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628/O
                         net (fo=1, routed)           0.000     7.558    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.934 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523/CO[3]
                         net (fo=1, routed)           0.009     7.943    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.162 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616/O[0]
                         net (fo=2, routed)           0.909     9.071    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616_n_7
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.287     9.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516/O
                         net (fo=2, routed)           0.490     9.848    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.328    10.176 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520/O
                         net (fo=1, routed)           0.000    10.176    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.819 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[3]
                         net (fo=1, routed)           0.699    11.518    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_4
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    12.201 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    12.201    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.420 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_508/O[0]
                         net (fo=2, routed)           0.694    13.115    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.682 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_460/O[1]
                         net (fo=4, routed)           0.724    14.729    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X15Y83         LUT3 (Prop_lut3_I2_O)        0.301    15.030 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1/O
                         net (fo=2, routed)           0.620    15.650    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.332    15.982 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1/O
                         net (fo=1, routed)           0.000    15.982    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.358    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.577 f  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_294/O[0]
                         net (fo=1, routed)           1.101    17.678    u_top_vga/u_draw_player2/rgb_nxt32_out[28]
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.295    17.973 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0/O
                         net (fo=1, routed)           0.452    18.425    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61/O
                         net (fo=1, routed)           0.694    19.243    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.367 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_22/O
                         net (fo=2, routed)           1.384    20.750    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.124    20.874 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__2/O
                         net (fo=8, routed)           0.787    21.661    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.119    21.780 r  u_top_vga/u_draw_player1/vga_out\\.rgb[5]_i_1__1/O
                         net (fo=1, routed)           0.000    21.780    u_top_vga/u_draw_player2/D[5]
    SLICE_X3Y53          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.509    23.513    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X3Y53          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[5]/C
                         clock pessimism              0.562    24.075    
                         clock uncertainty           -0.087    23.988    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.075    24.063    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -21.780    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.678ns  (logic 9.104ns (40.144%)  route 13.574ns (59.856%))
  Logic Levels:           27  (CARRY4=14 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/Q
                         net (fo=13, routed)          1.170     0.735    u_top_vga/u_draw_player1/vga_player1\\.vcount[1]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.409 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676/CO[3]
                         net (fo=1, routed)           0.000     1.409    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_676_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000     1.523    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_758_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.637 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_760_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.859 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_696/O[0]
                         net (fo=72, routed)          1.515     3.374    u_top_vga/u_draw_player2/rgb_nxt5[12]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.328     3.702 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880/O
                         net (fo=2, routed)           0.761     4.463    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_880_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.331     4.794 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884/O
                         net (fo=1, routed)           0.000     4.794    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_884_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.341 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746/O[2]
                         net (fo=2, routed)           0.848     6.188    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_746_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.331     6.519 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624/O
                         net (fo=2, routed)           0.708     7.227    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_624_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.331     7.558 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628/O
                         net (fo=1, routed)           0.000     7.558    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_628_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.934 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523/CO[3]
                         net (fo=1, routed)           0.009     7.943    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_523_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.162 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616/O[0]
                         net (fo=2, routed)           0.909     9.071    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_616_n_7
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.287     9.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516/O
                         net (fo=2, routed)           0.490     9.848    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_516_n_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I3_O)        0.328    10.176 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520/O
                         net (fo=1, routed)           0.000    10.176    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_520_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.819 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438/O[3]
                         net (fo=1, routed)           0.699    11.518    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_438_n_4
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    12.201 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355/CO[3]
                         net (fo=1, routed)           0.000    12.201    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_355_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.420 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_508/O[0]
                         net (fo=2, routed)           0.694    13.115    u_top_vga/u_draw_player2/PCIN[24]
    SLICE_X10Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    13.682 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    13.682    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_433_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_460/O[1]
                         net (fo=4, routed)           0.724    14.729    u_top_vga/u_draw_player2/p_1_in[26]
    SLICE_X15Y83         LUT3 (Prop_lut3_I2_O)        0.301    15.030 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1/O
                         net (fo=2, routed)           0.620    15.650    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_473__1_n_0
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.332    15.982 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1/O
                         net (fo=1, routed)           0.000    15.982    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_477__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.358 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.358    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_383_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.577 f  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]_i_294/O[0]
                         net (fo=1, routed)           1.101    17.678    u_top_vga/u_draw_player2/rgb_nxt32_out[28]
    SLICE_X14Y84         LUT5 (Prop_lut5_I0_O)        0.295    17.973 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0/O
                         net (fo=1, routed)           0.452    18.425    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_158__0_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61/O
                         net (fo=1, routed)           0.694    19.243    u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_61_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.367 r  u_top_vga/u_draw_player2/vga_out\\.rgb[11]_i_22/O
                         net (fo=2, routed)           1.384    20.750    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.124    20.874 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__2/O
                         net (fo=8, routed)           0.797    21.671    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.116    21.787 r  u_top_vga/u_draw_player1/vga_out\\.rgb[3]_i_1__3/O
                         net (fo=1, routed)           0.000    21.787    u_top_vga/u_draw_player2/D[3]
    SLICE_X2Y53          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.509    23.513    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X2Y53          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[3]/C
                         clock pessimism              0.562    24.075    
                         clock uncertainty           -0.087    23.988    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)        0.118    24.106    u_top_vga/u_draw_player2/vga_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         24.106    
                         arrival time                         -21.787    
  -------------------------------------------------------------------
                         slack                                  2.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.377%)  route 0.275ns (62.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.567    -0.614    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X14Y49         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[7]/Q
                         net (fo=5, routed)           0.275    -0.176    u_top_vga/u_draw_buttons/D[7]
    SLICE_X14Y51         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X14Y51         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[7]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.052    -0.294    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.747%)  route 0.333ns (70.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.567    -0.614    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X13Y48         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[4]/Q
                         net (fo=6, routed)           0.333    -0.140    u_top_vga/u_draw_buttons/D[4]
    SLICE_X13Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X13Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[4]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.060    -0.286    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.921%)  route 0.330ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.565    -0.616    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X13Y42         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/Q
                         net (fo=5, routed)           0.330    -0.145    u_top_vga/u_draw_buttons/D[2]
    SLICE_X13Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X13Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.051    -0.295    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.743%)  route 0.369ns (69.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.565    -0.616    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X12Y42         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[5]/Q
                         net (fo=2, routed)           0.369    -0.083    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]_0[5]
    SLICE_X12Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X12Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[5]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.087    -0.259    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.668%)  route 0.369ns (72.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.567    -0.614    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X15Y48         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_buttons/D[3]
    SLICE_X14Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X14Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[3]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.059    -0.287    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.622%)  route 0.175ns (55.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/Q
                         net (fo=2, routed)           0.175    -0.303    u_top_vga/u_draw_rect/vga_tim\\.hsync
    SLICE_X30Y42         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.831    -0.859    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X30Y42         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X30Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.486    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.560    -0.621    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X43Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/Q
                         net (fo=110, routed)         0.134    -0.347    u_top_vga/u_vga_timing/vga_out\\.vcount[1]
    SLICE_X42Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.302 r  u_top_vga/u_vga_timing/vga_out\\.vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    u_top_vga/u_vga_timing/p_0_in[2]
    SLICE_X42Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.829    -0.861    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X42Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120    -0.488    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.907%)  route 0.383ns (73.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.565    -0.616    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X13Y41         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/Q
                         net (fo=5, routed)           0.383    -0.092    u_top_vga/u_draw_buttons/D[1]
    SLICE_X13Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X13Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.061    -0.285    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y9      u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y10     u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y42     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y42     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y42     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y42     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y42     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y42     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y42     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y42     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.719%)  route 2.701ns (70.281%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 19.046 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.558    19.046    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    19.564 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=9, routed)           1.199    20.763    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.887 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_8/O
                         net (fo=2, routed)           0.820    21.707    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_8_n_0
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.152    21.859 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=2, routed)           0.682    22.541    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.348    22.889 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    22.889    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X14Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.077    23.712    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.712    
                         arrival time                         -22.889    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.339ns  (logic 0.828ns (24.795%)  route 2.511ns (75.205%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 19.111 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    19.111    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    19.567 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663    21.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    21.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.446    21.799    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y55         LUT6 (Prop_lut6_I4_O)        0.124    21.923 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=1, routed)           0.403    22.326    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I4_O)        0.124    22.450 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    22.450    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y55         FDRE (Setup_fdre_C_D)        0.029    23.664    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.664    
                         arrival time                         -22.450    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.406ns  (logic 0.580ns (24.110%)  route 1.826ns (75.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 19.111 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    19.111    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    19.567 f  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.826    21.393    u_top_vga/u_draw_player_ctl/middle
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    21.517 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000    21.517    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.509    23.513    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    23.911    
                         clock uncertainty           -0.207    23.704    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)        0.029    23.733    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.733    
                         arrival time                         -21.517    
  -------------------------------------------------------------------
                         slack                                  2.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.254ns (29.815%)  route 0.598ns (70.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.565    -0.616    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=9, routed)           0.369    -0.083    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y56         LUT6 (Prop_lut6_I2_O)        0.045    -0.038 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.229     0.191    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_6_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.236 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X14Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.094    
    SLICE_X14Y56         FDRE (Hold_fdre_C_D)         0.120     0.026    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.318%)  route 0.650ns (75.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.565    -0.616    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=9, routed)           0.650     0.198    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.045     0.243 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000     0.243    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.863    -0.826    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.207    -0.064    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091     0.027    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.231ns (25.326%)  route 0.681ns (74.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.240    -0.206    u_top_vga/u_mouse_ctl/left
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.045    -0.161 r  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.441     0.280    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_4
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.325 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.325    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.094    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.091    -0.003    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.327    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 3.975ns (46.496%)  route 4.574ns (53.504%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.638    -0.874    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y45          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.574     4.156    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.675 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.675    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 3.978ns (48.061%)  route 4.299ns (51.939%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.638    -0.874    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y45          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.299     3.882    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     7.404 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.404    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 2.033ns (26.956%)  route 5.509ns (73.044%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    -0.889    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663     1.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.813     2.167    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     3.717    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.841 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     3.841    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.391 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.391    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.505 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.744 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.794     5.538    u_top_vga/u_draw_player_ctl/in36[10]
    SLICE_X15Y60         LUT6 (Prop_lut6_I5_O)        0.302     5.840 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.813     6.653    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X12Y59         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 2.129ns (28.993%)  route 5.214ns (71.007%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    -0.889    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663     1.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.813     2.167    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     3.717    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.841 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     3.841    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.391 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.391    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.505 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.839 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.795     5.634    u_top_vga/u_draw_player_ctl/in36[9]
    SLICE_X15Y60         LUT6 (Prop_lut6_I5_O)        0.303     5.937 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]_i_1/O
                         net (fo=1, routed)           0.517     6.454    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[9]
    SLICE_X14Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 2.013ns (27.658%)  route 5.265ns (72.342%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    -0.889    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663     1.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.813     2.167    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     3.717    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.841 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     3.841    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.391 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.391    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.505 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.727 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.636     5.363    u_top_vga/u_draw_player_ctl/in36[8]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.299     5.662 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]_i_1/O
                         net (fo=1, routed)           0.727     6.389    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[8]
    SLICE_X14Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 1.919ns (26.561%)  route 5.306ns (73.439%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    -0.889    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663     1.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.813     2.167    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     3.717    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.841 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     3.841    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.391 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.391    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.630 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.794     5.424    u_top_vga/u_draw_player_ctl/in36[6]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.302     5.726 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]_i_1/O
                         net (fo=1, routed)           0.610     6.336    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[6]
    SLICE_X14Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 2.111ns (29.634%)  route 5.013ns (70.366%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    -0.889    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663     1.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.813     2.167    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     3.717    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.841 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     3.841    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.391 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.391    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.505 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.818 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.636     5.454    u_top_vga/u_draw_player_ctl/in36[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.306     5.760 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_1/O
                         net (fo=1, routed)           0.475     6.235    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[11]
    SLICE_X14Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 1.997ns (28.283%)  route 5.064ns (71.717%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    -0.889    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663     1.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.813     2.167    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     3.717    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.841 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     3.841    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.391 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.391    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.704 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.569     5.273    u_top_vga/u_draw_player_ctl/in36[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.306     5.579 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_1/O
                         net (fo=1, routed)           0.593     6.172    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[7]
    SLICE_X14Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 1.899ns (27.492%)  route 5.009ns (72.508%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    -0.889    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663     1.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.813     2.167    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     3.717    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.841 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     3.841    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.391 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.391    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.613 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.571     5.184    u_top_vga/u_draw_player_ctl/in36[4]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.299     5.483 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]_i_1/O
                         net (fo=1, routed)           0.536     6.019    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[4]
    SLICE_X12Y59         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/middle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 1.555ns (22.943%)  route 5.223ns (77.057%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.623    -0.889    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y53          FDRE                                         r  u_top_vga/u_mouse_ctl/middle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  u_top_vga/u_mouse_ctl/middle_reg/Q
                         net (fo=7, routed)           1.663     1.230    u_top_vga/u_mouse_ctl/middle
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.354 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.813     2.167    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.425     3.715    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.839 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.839    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.263 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.793     5.056    u_top_vga/u_draw_player_ctl/in36[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I1_O)        0.303     5.359 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]_i_1/O
                         net (fo=1, routed)           0.530     5.889    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[1]
    SLICE_X12Y59         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 0.458ns (31.359%)  route 1.003ns (68.641%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.430    -0.016    u_top_vga/u_draw_player_ctl/left
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.182     0.211    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.375 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.114     0.488    u_top_vga/u_draw_player_ctl/in33[2]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.108     0.596 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]_i_1/O
                         net (fo=1, routed)           0.277     0.873    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[2]
    SLICE_X10Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.495ns  (logic 0.553ns (36.992%)  route 0.942ns (63.008%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.430    -0.016    u_top_vga/u_draw_player_ctl/left
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.182     0.211    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.380 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.380    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.420 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.473 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.202     0.675    u_top_vga/u_draw_player_ctl/in33[8]
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.105     0.780 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]_i_1/O
                         net (fo=1, routed)           0.128     0.908    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[8]
    SLICE_X8Y58          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 0.569ns (34.316%)  route 1.089ns (65.684%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.430    -0.016    u_top_vga/u_draw_player_ctl/left
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.182     0.211    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.380 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.380    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.420 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.486 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.198     0.683    u_top_vga/u_draw_player_ctl/in33[10]
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.108     0.791 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]_i_1/O
                         net (fo=1, routed)           0.279     1.071    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[10]
    SLICE_X7Y58          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 0.558ns (33.314%)  route 1.117ns (66.686%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.430    -0.016    u_top_vga/u_draw_player_ctl/left
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.182     0.211    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.380 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.380    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     0.472 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.118     0.590    u_top_vga/u_draw_player_ctl/in33[7]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.111     0.701 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_1/O
                         net (fo=1, routed)           0.387     1.088    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[7]
    SLICE_X2Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 0.553ns (32.639%)  route 1.141ns (67.361%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.430    -0.016    u_top_vga/u_draw_player_ctl/left
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.182     0.211    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.380 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.380    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.470 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.288     0.758    u_top_vga/u_draw_player_ctl/in33[5]
    SLICE_X6Y57          LUT6 (Prop_lut6_I1_O)        0.108     0.866 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]_i_1/O
                         net (fo=1, routed)           0.241     1.107    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[5]
    SLICE_X8Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 0.423ns (24.772%)  route 1.285ns (75.228%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.430    -0.016    u_top_vga/u_draw_player_ctl/left
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.182     0.211    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.340 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.430     0.770    u_top_vga/u_draw_player_ctl/in33[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I1_O)        0.108     0.878 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]_i_1/O
                         net (fo=1, routed)           0.242     1.120    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[1]
    SLICE_X8Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 0.450ns (26.056%)  route 1.277ns (73.944%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.624     0.178    u_top_vga/u_mouse_ctl/left
    SLICE_X15Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.223 f  u_top_vga/u_mouse_ctl/FSM_sequential_state[1]_i_12/O
                         net (fo=2, routed)           0.292     0.515    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]_5
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.560 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          0.158     0.718    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.763 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.763    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_5_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.829 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.102     0.931    u_top_vga/u_draw_player_ctl/in36[2]
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.108     1.039 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]_i_1/O
                         net (fo=1, routed)           0.101     1.140    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[2]
    SLICE_X12Y59         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 0.484ns (27.994%)  route 1.245ns (72.006%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.430    -0.016    u_top_vga/u_draw_player_ctl/left
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.182     0.211    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.187     0.398 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.431     0.828    u_top_vga/u_draw_player_ctl/in33[3]
    SLICE_X6Y57          LUT6 (Prop_lut6_I1_O)        0.111     0.939 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_1/O
                         net (fo=1, routed)           0.202     1.142    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[3]
    SLICE_X2Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 0.513ns (29.130%)  route 1.248ns (70.870%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594    -0.587    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.430    -0.016    u_top_vga/u_draw_player_ctl/left
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          0.182     0.211    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.380 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.380    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.433 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.370     0.802    u_top_vga/u_draw_player_ctl/in33[4]
    SLICE_X6Y57          LUT6 (Prop_lut6_I1_O)        0.105     0.907 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]_i_1/O
                         net (fo=1, routed)           0.266     1.174    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[4]
    SLICE_X2Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 0.386ns (21.244%)  route 1.431ns (78.756%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.565    -0.616    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=9, routed)           0.786     0.334    u_top_vga/u_draw_player_ctl/right
    SLICE_X9Y55          LUT6 (Prop_lut6_I4_O)        0.045     0.379 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     0.379    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3/O[0]
                         net (fo=1, routed)           0.344     0.793    u_top_vga/u_draw_player_ctl/in32[0]
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.107     0.900 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]_i_1/O
                         net (fo=1, routed)           0.301     1.201    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[0]
    SLICE_X10Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 2.441ns (26.141%)  route 6.897ns (73.859%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.624    -0.888    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/Q
                         net (fo=28, routed)          1.660     1.228    u_top_vga/u_draw_player_ctl/Q[9]
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.152     1.380 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           1.125     2.504    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.326     2.830 f  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11/O
                         net (fo=1, routed)           0.811     3.641    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.404     5.170    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.294 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.294    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.807 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.807    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.924    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.247 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[1]
                         net (fo=1, routed)           1.044     7.291    u_top_vga/u_draw_player_ctl/in33[9]
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.306     7.597 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]_i_1/O
                         net (fo=1, routed)           0.853     8.450    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[9]
    SLICE_X4Y59          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.239ns  (logic 2.235ns (24.191%)  route 7.004ns (75.809%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.624    -0.888    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/Q
                         net (fo=28, routed)          1.660     1.228    u_top_vga/u_draw_player_ctl/Q[9]
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.152     1.380 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           1.125     2.504    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.326     2.830 f  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11/O
                         net (fo=1, routed)           0.811     3.641    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.404     5.170    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.294 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.294    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.807 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.807    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.046 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.961     7.007    u_top_vga/u_draw_player_ctl/in33[6]
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.301     7.308 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]_i_1/O
                         net (fo=1, routed)           1.044     8.351    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[6]
    SLICE_X2Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 2.434ns (26.691%)  route 6.685ns (73.309%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.624    -0.888    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/Q
                         net (fo=28, routed)          1.660     1.228    u_top_vga/u_draw_player_ctl/Q[9]
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.152     1.380 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           1.125     2.504    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.326     2.830 f  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11/O
                         net (fo=1, routed)           0.811     3.641    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.404     5.170    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.294 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.294    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.807 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.807    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.924    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.239 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.886     7.124    u_top_vga/u_draw_player_ctl/in33[11]
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.307     7.431 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_1/O
                         net (fo=1, routed)           0.800     8.231    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[11]
    SLICE_X4Y58          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 2.295ns (25.507%)  route 6.703ns (74.493%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.557    -0.955    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.536 f  u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/Q
                         net (fo=11, routed)          1.764     1.229    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[3]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.299     1.528 f  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_12/O
                         net (fo=1, routed)           1.270     2.797    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_12_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10/O
                         net (fo=1, routed)           0.635     3.556    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     5.107    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.231 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.231    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.781 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.781    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.895    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.134 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.794     6.927    u_top_vga/u_draw_player_ctl/in36[10]
    SLICE_X15Y60         LUT6 (Prop_lut6_I5_O)        0.302     7.229 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.813     8.043    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X12Y59         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 2.209ns (24.744%)  route 6.719ns (75.256%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.624    -0.888    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/Q
                         net (fo=28, routed)          1.660     1.228    u_top_vga/u_draw_player_ctl/Q[9]
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.152     1.380 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           1.125     2.504    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.326     2.830 f  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11/O
                         net (fo=1, routed)           0.811     3.641    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.404     5.170    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.294 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.294    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.807 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.807    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.026 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.919     6.944    u_top_vga/u_draw_player_ctl/in33[4]
    SLICE_X6Y57          LUT6 (Prop_lut6_I1_O)        0.295     7.239 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]_i_1/O
                         net (fo=1, routed)           0.800     8.040    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[4]
    SLICE_X2Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 2.097ns (23.945%)  route 6.661ns (76.055%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.624    -0.888    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/Q
                         net (fo=28, routed)          1.660     1.228    u_top_vga/u_draw_player_ctl/Q[9]
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.152     1.380 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           1.125     2.504    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.326     2.830 f  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11/O
                         net (fo=1, routed)           0.811     3.641    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.404     5.170    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.294 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.294    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.902 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[3]
                         net (fo=1, routed)           1.056     6.957    u_top_vga/u_draw_player_ctl/in33[3]
    SLICE_X6Y57          LUT6 (Prop_lut6_I1_O)        0.307     7.264 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_1/O
                         net (fo=1, routed)           0.605     7.870    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[3]
    SLICE_X2Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 2.391ns (27.175%)  route 6.408ns (72.825%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.557    -0.955    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.536 f  u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/Q
                         net (fo=11, routed)          1.764     1.229    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[3]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.299     1.528 f  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_12/O
                         net (fo=1, routed)           1.270     2.797    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_12_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10/O
                         net (fo=1, routed)           0.635     3.556    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     5.107    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.231 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.231    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.781 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.781    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.895    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.229 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.795     7.024    u_top_vga/u_draw_player_ctl/in36[9]
    SLICE_X15Y60         LUT6 (Prop_lut6_I5_O)        0.303     7.327 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]_i_1/O
                         net (fo=1, routed)           0.517     7.844    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[9]
    SLICE_X14Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 2.275ns (26.049%)  route 6.459ns (73.951%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.557    -0.955    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.536 f  u_top_vga/u_draw_player_ctl/xpos_player2_reg[3]/Q
                         net (fo=11, routed)          1.764     1.229    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[3]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.299     1.528 f  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_12/O
                         net (fo=1, routed)           1.270     2.797    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_12_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.921 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10/O
                         net (fo=1, routed)           0.635     3.556    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_10_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5/O
                         net (fo=23, routed)          1.427     5.107    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_5_n_0
    SLICE_X13Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.231 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.231    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.781 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.781    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.895 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.895    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.117 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.636     6.753    u_top_vga/u_draw_player_ctl/in36[8]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.299     7.052 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]_i_1/O
                         net (fo=1, routed)           0.727     7.779    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[8]
    SLICE_X14Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 2.317ns (26.819%)  route 6.322ns (73.181%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.624    -0.888    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/Q
                         net (fo=28, routed)          1.660     1.228    u_top_vga/u_draw_player_ctl/Q[9]
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.152     1.380 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8/O
                         net (fo=3, routed)           1.125     2.504    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_8_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.326     2.830 f  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11/O
                         net (fo=1, routed)           0.811     3.641    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_11_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     3.765 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=23, routed)          1.404     5.170    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.124     5.294 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.294    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.807 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.807    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.122 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.309     6.431    u_top_vga/u_draw_player_ctl/in33[7]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.307     6.738 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_1/O
                         net (fo=1, routed)           1.014     7.752    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[7]
    SLICE_X2Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.356ns  (logic 0.467ns (34.444%)  route 0.889ns (65.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.439    -1.557    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.190 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/Q
                         net (fo=6, routed)           0.491    -0.699    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I0_O)        0.100    -0.599 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_1/O
                         net (fo=1, routed)           0.398    -0.201    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[11]
    SLICE_X14Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.416ns  (logic 0.467ns (32.975%)  route 0.949ns (67.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/Q
                         net (fo=7, routed)           0.664    -0.527    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[2]
    SLICE_X15Y58         LUT6 (Prop_lut6_I1_O)        0.100    -0.427 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]_i_1/O
                         net (fo=1, routed)           0.285    -0.142    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[2]
    SLICE_X12Y59         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.431ns  (logic 0.467ns (32.625%)  route 0.964ns (67.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.440    -1.556    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.367    -1.189 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=57, routed)          0.688    -0.501    u_top_vga/u_draw_player_ctl/state__0[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.100    -0.401 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]_i_1/O
                         net (fo=1, routed)           0.276    -0.124    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[0]
    SLICE_X14Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.466ns  (logic 0.467ns (31.862%)  route 0.999ns (68.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/Q
                         net (fo=7, routed)           0.555    -0.636    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[1]
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.100    -0.536 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]_i_1/O
                         net (fo=1, routed)           0.444    -0.092    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[1]
    SLICE_X12Y59         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.487ns  (logic 0.518ns (34.846%)  route 0.969ns (65.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.418    -1.140 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[7]/Q
                         net (fo=9, routed)           0.482    -0.658    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.100    -0.558 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_1/O
                         net (fo=1, routed)           0.487    -0.071    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[7]
    SLICE_X14Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.494ns  (logic 0.467ns (31.267%)  route 1.027ns (68.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.439    -1.557    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X9Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.367    -1.190 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/Q
                         net (fo=33, routed)          0.548    -0.642    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.100    -0.542 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]_i_1/O
                         net (fo=1, routed)           0.479    -0.063    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[5]
    SLICE_X8Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.467ns (31.067%)  route 1.036ns (68.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/Q
                         net (fo=6, routed)           0.371    -0.820    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[10]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.100    -0.720 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.665    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X12Y59         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.568ns  (logic 0.518ns (33.030%)  route 1.050ns (66.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X8Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.418    -1.140 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/Q
                         net (fo=30, routed)          0.722    -0.417    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X9Y58          LUT6 (Prop_lut6_I2_O)        0.100    -0.317 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]_i_1/O
                         net (fo=1, routed)           0.328     0.010    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[8]
    SLICE_X8Y58          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.522ns  (logic 0.467ns (30.682%)  route 1.055ns (69.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.508    -1.488    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/Q
                         net (fo=33, routed)          0.393    -0.728    u_top_vga/u_draw_player_ctl/Q[4]
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.100    -0.628 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]_i_1/O
                         net (fo=1, routed)           0.662     0.034    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[4]
    SLICE_X2Y57          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.593ns  (logic 0.518ns (32.510%)  route 1.075ns (67.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.418    -1.140 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/Q
                         net (fo=8, routed)           0.483    -0.657    u_top_vga/u_draw_player_ctl/xpos_player2_reg_n_0_[8]
    SLICE_X15Y60         LUT6 (Prop_lut6_I0_O)        0.100    -0.557 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]_i_1/O
                         net (fo=1, routed)           0.592     0.036    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[8]
    SLICE_X14Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 1.696ns (29.901%)  route 3.977ns (70.099%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.714     5.163    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y54          LUT3 (Prop_lut3_I1_O)        0.124     5.287 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.263     5.550    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I4_O)        0.124     5.674 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     5.674    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.285ns  (logic 1.572ns (29.751%)  route 3.713ns (70.249%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.713     5.161    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.124     5.285 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.285    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.572ns (30.750%)  route 3.541ns (69.250%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.541     4.990    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.124     5.114 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.114    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.572ns (31.588%)  route 3.406ns (68.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.406     4.854    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.124     4.978 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.978    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.572ns (31.607%)  route 3.403ns (68.393%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.403     4.851    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.124     4.975 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.975    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.576ns (32.081%)  route 3.336ns (67.919%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.336     4.788    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.912 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.912    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.518    -1.477    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y42          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.565ns (31.967%)  route 3.331ns (68.033%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         2.720     4.161    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.612     4.897    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.520    -1.475    u_top_vga/u_mouse_ctl/CLK
    SLICE_X2Y48          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.565ns (31.967%)  route 3.331ns (68.033%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         2.720     4.161    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.612     4.897    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.520    -1.475    u_top_vga/u_mouse_ctl/CLK
    SLICE_X2Y48          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.840ns  (logic 1.576ns (32.558%)  route 3.265ns (67.442%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.265     4.716    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.840 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.840    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.518    -1.477    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.835ns  (logic 1.700ns (35.157%)  route 3.135ns (64.843%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.974     4.425    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.124     4.549 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.162     4.711    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.835 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     4.835    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         1.518    -1.477    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.210ns (22.220%)  route 0.733ns (77.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.733     0.943    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y44          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y44          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.210ns (22.220%)  route 0.733ns (77.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.733     0.943    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y44          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y44          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[15]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.210ns (22.220%)  route 0.733ns (77.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.733     0.943    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y44          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y44          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.210ns (22.220%)  route 0.733ns (77.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.733     0.943    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y44          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y44          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.210ns (22.220%)  route 0.733ns (77.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.733     0.943    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y44          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y44          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.210ns (22.220%)  route 0.733ns (77.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.733     0.943    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y44          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y44          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.210ns (21.801%)  route 0.752ns (78.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.752     0.961    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X0Y45          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y45          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.210ns (20.743%)  route 0.801ns (79.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.801     1.010    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y46          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.210ns (20.743%)  route 0.801ns (79.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.801     1.010    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y46          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.210ns (20.743%)  route 0.801ns (79.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=247, routed)         0.801     1.010    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X1Y46          FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866    -0.824    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y46          FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           261 Endpoints
Min Delay           261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.587ns  (logic 1.565ns (16.327%)  route 8.022ns (83.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.435     9.587    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.435    -1.560    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.587ns  (logic 1.565ns (16.327%)  route 8.022ns (83.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.435     9.587    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.435    -1.560    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.587ns  (logic 1.565ns (16.327%)  route 8.022ns (83.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.435     9.587    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.435    -1.560    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.587ns  (logic 1.565ns (16.327%)  route 8.022ns (83.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.435     9.587    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.435    -1.560    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.416ns  (logic 1.565ns (16.624%)  route 7.851ns (83.376%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.263     9.416    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.440    -1.555    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X12Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.565ns (17.405%)  route 7.428ns (82.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.841     8.993    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X12Y27         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.436    -1.559    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X12Y27         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.685ns  (logic 1.565ns (18.024%)  route 7.119ns (81.976%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.532     8.685    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.436    -1.559    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y20         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.658ns  (logic 1.565ns (18.080%)  route 7.093ns (81.920%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.505     8.658    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.433    -1.562    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y25         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.624ns  (logic 1.565ns (18.150%)  route 7.059ns (81.850%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.472     8.624    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.430    -1.565    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y24         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.510ns  (logic 1.565ns (18.393%)  route 6.945ns (81.607%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=247, routed)         4.587     6.029    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.153 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.358     8.510    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         1.435    -1.560    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y26         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.178ns (68.434%)  route 0.082ns (31.566%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/G
    SLICE_X12Y59         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/Q
                         net (fo=1, routed)           0.082     0.260    u_top_vga/u_draw_player_ctl/xpos_nxt2[10]
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.178ns (68.434%)  route 0.082ns (31.566%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/G
    SLICE_X12Y59         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/Q
                         net (fo=1, routed)           0.082     0.260    u_top_vga/u_draw_player_ctl/xpos_nxt2[4]
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.178ns (58.328%)  route 0.127ns (41.672%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/G
    SLICE_X14Y57         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/Q
                         net (fo=1, routed)           0.127     0.305    u_top_vga/u_draw_player_ctl/xpos_nxt2[11]
    SLICE_X13Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[11]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.178ns (56.850%)  route 0.135ns (43.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/G
    SLICE_X12Y59         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/Q
                         net (fo=1, routed)           0.135     0.313    u_top_vga/u_draw_player_ctl/xpos_nxt2[1]
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[1]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.178ns (56.669%)  route 0.136ns (43.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/G
    SLICE_X12Y59         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/Q
                         net (fo=1, routed)           0.136     0.314    u_top_vga/u_draw_player_ctl/xpos_nxt2[2]
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.178ns (55.769%)  route 0.141ns (44.231%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/G
    SLICE_X14Y60         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/Q
                         net (fo=1, routed)           0.141     0.319    u_top_vga/u_draw_player_ctl/xpos_nxt2[7]
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[7]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.240ns (74.510%)  route 0.082ns (25.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/G
    SLICE_X8Y57          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/Q
                         net (fo=1, routed)           0.082     0.322    u_top_vga/u_draw_player_ctl/xpos_nxt1[1]
    SLICE_X9Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X9Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.240ns (74.510%)  route 0.082ns (25.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/G
    SLICE_X2Y57          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/Q
                         net (fo=1, routed)           0.082     0.322    u_top_vga/u_draw_player_ctl/xpos_nxt1[7]
    SLICE_X3Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.178ns (49.697%)  route 0.180ns (50.303%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/G
    SLICE_X14Y57         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/Q
                         net (fo=1, routed)           0.180     0.358    u_top_vga/u_draw_player_ctl/xpos_nxt2[0]
    SLICE_X13Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.178ns (48.086%)  route 0.192ns (51.914%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/G
    SLICE_X14Y60         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/Q
                         net (fo=1, routed)           0.192     0.370    u_top_vga/u_draw_player_ctl/xpos_nxt2[9]
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=246, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]/C





