// Seed: 3966415195
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    output tri id_8,
    output supply1 id_9,
    input uwire id_10,
    output tri0 id_11,
    input wor id_12
);
  assign id_11 = 1 == 1;
endmodule
module module_1 (
    output wand id_0,
    input  tri1 id_1
);
  nor primCall (id_0, id_3, id_1, id_9, id_4, id_7, id_5);
  assign id_0 = 1;
  tri id_3, id_4, id_5, id_6, id_7, id_8;
  assign id_4 = id_6;
  genvar id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_6,
      id_4,
      id_7,
      id_1,
      id_4,
      id_3,
      id_5,
      id_0,
      id_6
  );
  assign modCall_1.type_14 = 0;
  wire id_10;
endmodule
