// Seed: 990480937
module module_0;
  wire id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input supply1 id_2
);
  tri0 id_4 = -1;
  assign id_1 = -1;
  wire id_5, id_6, id_7;
  assign id_5 = id_4;
  module_0 modCall_1 ();
  assign id_4 = -1;
  and primCall (id_1, id_2, id_4, id_5, id_6, id_7);
endmodule
module module_2 (
    input logic id_0,
    input supply1 id_1,
    output logic id_2,
    input tri0 id_3
);
  module_0 modCall_1 ();
  wire id_5;
  always begin : LABEL_0
    begin : LABEL_0
      fork
        if ((-1)) @(posedge -1'b0) id_2 <= id_0;
        $display;
      join
    end
  end
endmodule
