//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<43>;
	.reg .b32 	%r<61>;
	.reg .f32 	%f<148>;
	.reg .b64 	%rd<28>;
	.loc	1 19 0                          // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_0];
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_1];
$L__tmp0:
	.loc	1 21 28                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:21:33
	shl.b32 	%r38, %r1, 9;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_2];
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_3];
	.loc	1 22 36                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:22:36
	mov.u32 	%r39, %tid.x;
	shl.b32 	%r40, %r39, 2;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_4];
	and.b32  	%r41, %r40, 508;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_clone_elu_8_param_5];
	.loc	1 22 23                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:22:23
	or.b32  	%r42, %r38, %r41;
	.loc	1 24 19                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:24:19
	shr.s32 	%r44, %r42, 31;
	shr.u32 	%r45, %r44, 18;
	add.s32 	%r46, %r42, %r45;
	shr.s32 	%r47, %r46, 14;
	.loc	1 25 19                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:25:19
	and.b32  	%r48, %r46, -16384;
	sub.s32 	%r49, %r42, %r48;
	.loc	1 26 21                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:26:21
	bfe.s32 	%r50, %r1, 22, 1;
	shr.u32 	%r51, %r50, 26;
	add.s32 	%r52, %r42, %r51;
	shr.s32 	%r53, %r52, 6;
	.loc	1 26 27                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:26:27
	shr.s32 	%r54, %r52, 31;
	shr.u32 	%r55, %r54, 24;
	add.s32 	%r56, %r53, %r55;
	and.b32  	%r57, %r56, -256;
	sub.s32 	%r58, %r53, %r57;
	.loc	1 28 38                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:28:38
	mad.lo.s32 	%r59, %r47, 49152, %r49;
	.loc	1 28 43                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:28:43
	add.s32 	%r60, %r59, 32768;
	.loc	1 28 30                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:28:30
	mul.wide.s32 	%rd25, %r60, 4;
	add.s64 	%rd1, %rd20, %rd25;
	mov.pred 	%p1, -1;
	.loc	1 28 54                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:28:54
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 29 30                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:29:30
	mul.wide.s32 	%rd26, %r58, 4;
	add.s64 	%rd2, %rd21, %rd26;
	.loc	1 29 35                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:29:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 28 54                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:28:54
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	.loc	1 29 35                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:29:35
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r7;
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 30 30                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:30:30
	add.s64 	%rd6, %rd22, %rd26;
	.loc	1 30 35                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:30:35
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f12, %r13;
	.loc	1 31 31                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:31:31
	add.s64 	%rd10, %rd23, %rd26;
	.loc	1 31 36                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:31:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r14;
	mov.b32 	%f14, %r15;
	mov.b32 	%f15, %r16;
	mov.b32 	%f16, %r17;
	.loc	1 32 31                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:32:31
	add.s64 	%rd14, %rd24, %rd26;
	.loc	1 32 36                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:32:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd14 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r18;
	mov.b32 	%f18, %r19;
	mov.b32 	%f19, %r20;
	mov.b32 	%f20, %r21;
	.loc	1 33 18                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:33:18
	sub.f32 	%f21, %f4, %f8;
	sub.f32 	%f22, %f3, %f7;
	sub.f32 	%f23, %f2, %f6;
	sub.f32 	%f24, %f1, %f5;
	.loc	1 35 18                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:35:18
	add.f32 	%f25, %f9, 0f38D1B717;
	add.f32 	%f26, %f10, 0f38D1B717;
	add.f32 	%f27, %f11, 0f38D1B717;
	add.f32 	%f28, %f12, 0f38D1B717;
	.loc	1 36 26                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:36:26
	sqrt.approx.ftz.f32 	%f29, %f25;
	sqrt.approx.ftz.f32 	%f30, %f26;
	sqrt.approx.ftz.f32 	%f31, %f27;
	sqrt.approx.ftz.f32 	%f32, %f28;
	.loc	1 38 18                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:38:18
	mov.b32 	%r24, %f29;
	mov.b32 	%r23, 1065353216;
	// begin inline asm
	div.full.f32 %r22, %r23, %r24;
	// end inline asm
	mov.b32 	%f33, %r22;
	mov.b32 	%r27, %f30;
	// begin inline asm
	div.full.f32 %r25, %r23, %r27;
	// end inline asm
	mov.b32 	%f34, %r25;
	mov.b32 	%r30, %f31;
	// begin inline asm
	div.full.f32 %r28, %r23, %r30;
	// end inline asm
	mov.b32 	%f35, %r28;
	mov.b32 	%r33, %f32;
	// begin inline asm
	div.full.f32 %r31, %r23, %r33;
	// end inline asm
	mov.b32 	%f36, %r31;
	.loc	1 41 19                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:41:19
	mul.f32 	%f37, %f24, %f33;
	mul.f32 	%f38, %f23, %f34;
	mul.f32 	%f39, %f22, %f35;
	mul.f32 	%f40, %f21, %f36;
	.loc	1 43 20                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:43:20
	fma.rn.f32 	%f41, %f40, %f16, %f20;
	fma.rn.f32 	%f42, %f39, %f15, %f19;
	fma.rn.f32 	%f43, %f38, %f14, %f18;
	fma.rn.f32 	%f44, %f37, %f13, %f17;
	.loc	1 47 28                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:47:28
	mul.f32 	%f45, %f44, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f46, %f45;
	abs.ftz.f32 	%f47, %f44;
	setp.lt.f32 	%p19, %f47, 0f3ED1EB85;
	selp.f32 	%f48, 0f00000000, %f46, %p19;
	setp.eq.f32 	%p20, %f48, 0f43000000;
	selp.f32 	%f49, 0f42FE0000, %f48, %p20;
	ex2.approx.ftz.f32 	%f50, %f49;
	mul.f32 	%f51, %f43, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f52, %f51;
	abs.ftz.f32 	%f53, %f43;
	setp.lt.f32 	%p21, %f53, 0f3ED1EB85;
	selp.f32 	%f54, 0f00000000, %f52, %p21;
	setp.eq.f32 	%p22, %f54, 0f43000000;
	selp.f32 	%f55, 0f42FE0000, %f54, %p22;
	ex2.approx.ftz.f32 	%f56, %f55;
	mul.f32 	%f57, %f42, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f58, %f57;
	abs.ftz.f32 	%f59, %f42;
	setp.lt.f32 	%p23, %f59, 0f3ED1EB85;
	selp.f32 	%f60, 0f00000000, %f58, %p23;
	setp.eq.f32 	%p24, %f60, 0f43000000;
	selp.f32 	%f61, 0f42FE0000, %f60, %p24;
	ex2.approx.ftz.f32 	%f62, %f61;
	mul.f32 	%f63, %f41, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f64, %f63;
	abs.ftz.f32 	%f65, %f41;
	setp.lt.f32 	%p25, %f65, 0f3ED1EB85;
	selp.f32 	%f66, 0f00000000, %f64, %p25;
	setp.eq.f32 	%p26, %f66, 0f43000000;
	selp.f32 	%f67, 0f42FE0000, %f66, %p26;
	ex2.approx.ftz.f32 	%f68, %f67;
	setp.eq.f32 	%p27, %f41, 0f00000000;
	setp.eq.f32 	%p28, %f44, 0f00000000;
	setp.eq.f32 	%p29, %f43, 0f00000000;
	setp.eq.f32 	%p30, %f42, 0f00000000;
	add.f32 	%f69, %f42, %f42;
	setp.lt.f32 	%p31, %f61, 0fC1C80000;
	setp.gt.f32 	%p32, %f61, 0f43000000;
	neg.f32 	%f70, %f60;
	mov.f32 	%f71, 0f3F317200;
	fma.rn.ftz.f32 	%f72, %f70, %f71, %f42;
	mov.f32 	%f73, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f74, %f70, %f73, %f72;
	mov.f32 	%f75, 0f3C095663;
	mov.f32 	%f76, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f77, %f76, %f74, %f75;
	mov.f32 	%f78, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f79, %f77, %f74, %f78;
	mov.f32 	%f80, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f81, %f79, %f74, %f80;
	mov.f32 	%f82, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f83, %f81, %f74, %f82;
	mul.f32 	%f84, %f74, %f83;
	fma.rn.ftz.f32 	%f85, %f84, %f74, %f74;
	add.f32 	%f86, %f62, 0fBF800000;
	fma.rn.ftz.f32 	%f87, %f85, %f62, %f86;
	add.f32 	%f88, %f87, %f87;
	selp.f32 	%f89, %f88, %f87, %p24;
	selp.f32 	%f90, 0f7F800000, %f89, %p32;
	selp.f32 	%f91, 0fBF800000, %f90, %p31;
	selp.f32 	%f92, %f69, %f91, %p30;
	add.f32 	%f93, %f43, %f43;
	setp.lt.f32 	%p33, %f55, 0fC1C80000;
	setp.gt.f32 	%p34, %f55, 0f43000000;
	neg.f32 	%f94, %f54;
	fma.rn.ftz.f32 	%f95, %f94, %f71, %f43;
	fma.rn.ftz.f32 	%f96, %f94, %f73, %f95;
	fma.rn.ftz.f32 	%f97, %f76, %f96, %f75;
	fma.rn.ftz.f32 	%f98, %f97, %f96, %f78;
	fma.rn.ftz.f32 	%f99, %f98, %f96, %f80;
	fma.rn.ftz.f32 	%f100, %f99, %f96, %f82;
	mul.f32 	%f101, %f96, %f100;
	fma.rn.ftz.f32 	%f102, %f101, %f96, %f96;
	add.f32 	%f103, %f56, 0fBF800000;
	fma.rn.ftz.f32 	%f104, %f102, %f56, %f103;
	add.f32 	%f105, %f104, %f104;
	selp.f32 	%f106, %f105, %f104, %p22;
	selp.f32 	%f107, 0f7F800000, %f106, %p34;
	selp.f32 	%f108, 0fBF800000, %f107, %p33;
	selp.f32 	%f109, %f93, %f108, %p29;
	add.f32 	%f110, %f44, %f44;
	setp.lt.f32 	%p35, %f49, 0fC1C80000;
	setp.gt.f32 	%p36, %f49, 0f43000000;
	neg.f32 	%f111, %f48;
	fma.rn.ftz.f32 	%f112, %f111, %f71, %f44;
	fma.rn.ftz.f32 	%f113, %f111, %f73, %f112;
	fma.rn.ftz.f32 	%f114, %f76, %f113, %f75;
	fma.rn.ftz.f32 	%f115, %f114, %f113, %f78;
	fma.rn.ftz.f32 	%f116, %f115, %f113, %f80;
	fma.rn.ftz.f32 	%f117, %f116, %f113, %f82;
	mul.f32 	%f118, %f113, %f117;
	fma.rn.ftz.f32 	%f119, %f118, %f113, %f113;
	add.f32 	%f120, %f50, 0fBF800000;
	fma.rn.ftz.f32 	%f121, %f119, %f50, %f120;
	add.f32 	%f122, %f121, %f121;
	selp.f32 	%f123, %f122, %f121, %p20;
	selp.f32 	%f124, 0f7F800000, %f123, %p36;
	selp.f32 	%f125, 0fBF800000, %f124, %p35;
	selp.f32 	%f126, %f110, %f125, %p28;
	.loc	1 45 20                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:45:20
	setp.gt.f32 	%p37, %f41, 0f00000000;
	setp.gt.f32 	%p38, %f42, 0f00000000;
	setp.gt.f32 	%p39, %f43, 0f00000000;
	setp.gt.f32 	%p40, %f44, 0f00000000;
	.loc	1 47 28                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:47:28
	neg.f32 	%f127, %f66;
	fma.rn.ftz.f32 	%f128, %f127, %f71, %f41;
	fma.rn.ftz.f32 	%f129, %f127, %f73, %f128;
	fma.rn.ftz.f32 	%f130, %f76, %f129, %f75;
	fma.rn.ftz.f32 	%f131, %f130, %f129, %f78;
	fma.rn.ftz.f32 	%f132, %f131, %f129, %f80;
	fma.rn.ftz.f32 	%f133, %f132, %f129, %f82;
	mul.f32 	%f134, %f129, %f133;
	fma.rn.ftz.f32 	%f135, %f134, %f129, %f129;
	add.f32 	%f136, %f68, 0fBF800000;
	fma.rn.ftz.f32 	%f137, %f135, %f68, %f136;
	add.f32 	%f138, %f137, %f137;
	selp.f32 	%f139, %f138, %f137, %p26;
	setp.gt.f32 	%p41, %f67, 0f43000000;
	selp.f32 	%f140, 0f7F800000, %f139, %p41;
	setp.lt.f32 	%p42, %f67, 0fC1C80000;
	selp.f32 	%f141, 0fBF800000, %f140, %p42;
	add.f32 	%f142, %f41, %f41;
	selp.f32 	%f143, %f142, %f141, %p27;
	.loc	1 49 35                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:49:35
	selp.f32 	%f144, %f44, %f126, %p40;
	selp.f32 	%f145, %f43, %f109, %p39;
	selp.f32 	%f146, %f42, %f92, %p38;
	selp.f32 	%f147, %f41, %f143, %p37;
	.loc	1 50 28                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:50:28
	mul.wide.s32 	%rd27, %r42, 4;
	add.s64 	%rd18, %rd19, %rd27;
	.loc	1 50 40                         // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:50:40
	mov.b32 	%r34, %f144;
	mov.b32 	%r35, %f145;
	mov.b32 	%r36, %f146;
	mov.b32 	%r37, %f147;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd18 + 0 ], { %r34, %r35, %r36, %r37 };
	// end inline asm
	.loc	1 50 4                          // c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py:50:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/44/c44vvev7pfn2myaiipstwel3s5edvcd3wuhyyb43lhdp6uk753ud.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 52
.b8 52
.b8 118
.b8 118
.b8 101
.b8 118
.b8 55
.b8 112
.b8 102
.b8 110
.b8 50
.b8 109
.b8 121
.b8 97
.b8 105
.b8 105
.b8 112
.b8 115
.b8 116
.b8 119
.b8 101
.b8 108
.b8 51
.b8 115
.b8 53
.b8 101
.b8 100
.b8 118
.b8 99
.b8 100
.b8 51
.b8 119
.b8 117
.b8 104
.b8 121
.b8 121
.b8 98
.b8 52
.b8 51
.b8 108
.b8 104
.b8 100
.b8 112
.b8 54
.b8 117
.b8 107
.b8 55
.b8 53
.b8 51
.b8 117
.b8 100
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 52
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
