<h4 id="NativeLayerPMONTestPlan(Oldversion-ForPMONseparatefromATU):-Plan:">Plan:</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><br/></th><th class="confluenceTh">Feature</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Stimulus</th><th class="confluenceTh">Checking/Coverage</th><th class="confluenceTh">Timeline</th><th class="confluenceTh"><p>Status</p></th></tr><tr><td class="confluenceTd">1.</td><td class="confluenceTd">register bit bash</td><td class="confluenceTd">Presto 1.0</td><td class="confluenceTd">uvm_reg_bit_bash_seq</td><td class="confluenceTd">Automatic</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Done*</td></tr><tr><td class="confluenceTd">2.</td><td class="confluenceTd">Packet count</td><td class="confluenceTd">Presto 1.0</td><td class="confluenceTd">Directed test with RAL programming</td><td class="confluenceTd">Count condition matches with programmed value</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Done*, Only packet count feature will be verified in Maestro generated design.</td></tr><tr><td class="confluenceTd">3.</td><td class="confluenceTd">Latency binning</td><td class="confluenceTd">Presto 1.0</td><td class="confluenceTd"><span>Directed test with RAL programming</span></td><td class="confluenceTd">Report values in each latency bin.</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Done*</td></tr><tr><td colspan="1" class="confluenceTd">4.</td><td colspan="1" class="confluenceTd">Bandwidth Utilization</td><td colspan="1" class="confluenceTd">Presto 1.0</td><td colspan="1" class="confluenceTd"><span>Directed test with RAL programming</span></td><td colspan="1" class="confluenceTd">Display BW utilization value.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Done*</td></tr><tr><td colspan="1" class="confluenceTd">5.</td><td colspan="1" class="confluenceTd">Interrupt</td><td colspan="1" class="confluenceTd">Presto 1.0</td><td colspan="1" class="confluenceTd"><span>Directed test with RAL programming</span></td><td colspan="1" class="confluenceTd">Interrupt is raised due to programmed event.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Done^</td></tr><tr><td colspan="1" class="confluenceTd">6.</td><td colspan="1" class="confluenceTd">All <span class="legacy-color-text-blue3">ATP packet types</span></td><td colspan="1" class="confluenceTd">Presto 1.0</td><td colspan="1" class="confluenceTd"><span>Directed test with RAL programming</span></td><td colspan="1" class="confluenceTd">Cross PMON and ATP packet types</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">6.</td><td colspan="1" class="confluenceTd"><span>Maestro generated - </span>Configuration Network</td><td colspan="1" class="confluenceTd">Presto 1.0</td><td colspan="1" class="confluenceTd">Directed test with RAL programming</td><td colspan="1" class="confluenceTd">network connectivity is correct.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">7.</td><td colspan="1" class="confluenceTd">Maestro generated - NxM design</td><td colspan="1" class="confluenceTd">Presto 1.0</td><td colspan="1" class="confluenceTd"><span>Directed test with RAL programming</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p> * - Verified in 1x1 PMON custom design, needs to be verified in Maestro generated design.</p><p>^ - Verified in 2x3 PMON custom design, needs to be verified in Maestro generated design.</p><p><br/></p><h4 id="NativeLayerPMONTestPlan(Oldversion-ForPMONseparatefromATU):-Designgenerationsteps:">Design generation steps:</h4><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171559/AXI+N+X+M+single-switch+with+standard+PMON+configuration" data-linked-resource-id="16171559" data-linked-resource-version="27" data-linked-resource-type="page">AXI N X M single-switch with standard PMON configuration</a></p><p><br/></p><h4 id="NativeLayerPMONTestPlan(Oldversion-ForPMONseparatefromATU):-Bring-updetails:">Bring-up details:</h4><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171839/Performance+Monitor+Bring-up+Progress" data-linked-resource-id="16171839" data-linked-resource-version="16" data-linked-resource-type="page">Performance Monitor Bring-up Progress:</a></p><p><br/></p><h4 id="NativeLayerPMONTestPlan(Oldversion-ForPMONseparatefromATU):-ScalableAXI-AXIPMONConfigurationwithInterrupts">Scalable AXI-AXI PMON Configuration with Interrupts</h4><p><br/></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16171644/Scalable%20AXI-AXI%20PMON%20with%20interrupts%2012_11_2019.PNG?api=v2"></span></p><p><br/></p><h4 id="NativeLayerPMONTestPlan(Oldversion-ForPMONseparatefromATU):-Symphonyconfigurationnetwork:">Symphony configuration network:</h4><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="400" src="https://confluence.arteris.com/download/attachments/13441398/InkedInitial%20Config%20network_2_14_LI.jpg?version=1&amp;modificationDate=1581704976860&amp;api=v2" data-image-src="https://confluence.arteris.com/download/attachments/13441398/InkedInitial%20Config%20network_2_14_LI.jpg?version=1&amp;modificationDate=1581704976860&amp;api=v2" loading="lazy"></span></p><p><br/></p><p><br/></p><h4 id="NativeLayerPMONTestPlan(Oldversion-ForPMONseparatefromATU):-Associatedlinks:">Associated links:</h4><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172006/Symphony+configuration+network+architecture." data-linked-resource-id="16172006" data-linked-resource-version="5" data-linked-resource-type="page">Symphony configuration network architecture.</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171642/Configuration+1+1+AXI+initiator+1+AXI+target+and+1+APB+control+interface" data-linked-resource-id="16171642" data-linked-resource-version="14" data-linked-resource-type="page">Configuration 1: 1 AXI initiator, 1 AXI target and 1 APB control interface</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171983/2020-02-11+Meeting+Notes+--+Maestro+generated+PMON+topologies+-+Session+1" data-linked-resource-id="16171983" data-linked-resource-version="10" data-linked-resource-type="page">2020-02-11 Meeting Notes -- Maestro generated PMON topologies - Session 1</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171994/2020-02-13+Meeting+Notes+--+Config+network+bringup" data-linked-resource-id="16171994" data-linked-resource-version="4" data-linked-resource-type="page">2020-02-13 Meeting Notes -- Config network bringup</a></p><p><br/></p><p><br/></p>