
---------- Begin Simulation Statistics ----------
final_tick                                52219474500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708128                       # Number of bytes of host memory used
host_op_rate                                   434463                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.22                       # Real time elapsed on the host
host_tick_rate                              867192179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15488534                       # Number of instructions simulated
sim_ops                                      26161897                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052219                       # Number of seconds simulated
sim_ticks                                 52219474500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745646                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15488534                       # Number of instructions committed
system.cpu.committedOps                      26161897                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 89075.269865                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 89075.269865                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  63103148054                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  63103148054                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       708425                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       708425                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8301210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8301210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 89274.899923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89274.899923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89825.996528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89825.996528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8242505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8242505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5240883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5240883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        58705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3413                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3413                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4966659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4966659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        55292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55292                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32640                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115334.824438                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115334.824438                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3764298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3764298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57283.770736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57283.770736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102676.647373                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102676.647373                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7625147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7625147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8543187000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8543187000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       149138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       149138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       140154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       140154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    922447000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    922447000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8984                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.471910                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        14502                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16075495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16075495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66319.625871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66319.625871                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91622.160682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91622.160682                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15867652                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15867652                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  13784070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13784070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012929                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012929                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       207843                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         207843                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       143567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       143567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5889106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5889106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003998                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003998                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        64276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16108135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16108135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57318.748675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57318.748675                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99607.941061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 89075.269865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90342.765039                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15867654                       # number of overall hits
system.cpu.dcache.overall_hits::total        15867654                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  13784070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13784070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014929                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014929                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       240481                       # number of overall misses
system.cpu.dcache.overall_misses::total        240481                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       143567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       143567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9653404000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  63103148054                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72756552054                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049996                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        96914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       708425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       805339                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued      4225817                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      7040054                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     11716538                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          480                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        406301                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 804315                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             20.703074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         33021609                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data    89.764690                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   932.222417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.087661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.910373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          574                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.560547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.439453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            805339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          33021609                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1021.987107                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16672993                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches            230365                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       564883                       # number of writebacks
system.cpu.dcache.writebacks::total            564883                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8333850                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36529                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774285                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22379838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22379838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81083.977331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81083.977331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80083.977331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80083.977331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22377897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22377897                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    157384000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157384000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1941                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155443000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155443000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1941                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22379838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22379838                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81083.977331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81083.977331                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80083.977331                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80083.977331                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22377897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22377897                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    157384000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157384000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1941                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155443000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155443000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22379838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22379838                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81083.977331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81083.977331                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80083.977331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80083.977331                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22377897                       # number of overall hits
system.cpu.icache.overall_hits::total        22377897                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    157384000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157384000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1941                       # number of overall misses
system.cpu.icache.overall_misses::total          1941                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155443000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155443000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1941                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1430                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11530.055641                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44761617                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.192662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44761617                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           503.192662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22379838                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1430                       # number of writebacks
system.cpu.icache.writebacks::total              1430                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22379838                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        104438949                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               104438948.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6365008                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4392252                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115277                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505740                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505740                       # number of float instructions
system.cpu.num_fp_register_reads              6354554                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219180                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              26081776                       # Number of integer alu accesses
system.cpu.num_int_insts                     26081776                       # number of integer instructions
system.cpu.num_int_register_reads            66840902                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12453622                       # number of times the integer registers were written
system.cpu.num_load_insts                     8333817                       # Number of load instructions
system.cpu.num_mem_refs                      16108098                       # number of memory refs
system.cpu.num_store_insts                    7774281                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9963991     38.09%     38.16% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.16% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.30% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.30% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11742      0.04%     38.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6342      0.02%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.43% # Class of executed instruction
system.cpu.op_class::MemRead                  4140854     15.83%     54.26% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495400      5.72%     59.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192963     16.03%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   26161897                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     52219474500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87661.214953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87661.214953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77661.214953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77661.214953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150076000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150076000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.882020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132956000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132956000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.882020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1712                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          8984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105441.005013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105441.005013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95441.005013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95441.005013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   407                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    904367500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     904367500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.954697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            8577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8577                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    818597500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    818597500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.954697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         8577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8577                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        87930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       708425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        796355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106699.715328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 90789.462600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92440.520702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96699.715328                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80789.462600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82440.520702                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        19750                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   8508342000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  62524433156                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71032775156                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.906869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.972121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.964916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        79741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       688675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          768416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7710932000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  55637683156                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  63348615156                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.906869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.972121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.964916                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        79741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       688675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       768416                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1427                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       564883                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       564883                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       564883                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           564883                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            96914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       708425                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               807280                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87661.214953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106577.475713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 90789.462600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92573.206357                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77661.214953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96577.475713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80789.462600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82573.206357                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  229                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8596                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        19750                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28575                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    150076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9412709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  62524433156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      72087218656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.882020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.911303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.972121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964603                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              88318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       688675                       # number of demand (read+write) misses
system.l2.demand_misses::total                 778705                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132956000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8529529500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  55637683156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64300168656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.882020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.911303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.972121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         88318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       688675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            778705                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           96914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       708425                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              807280                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 87661.214953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106577.475713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 90789.462600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92573.206357                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77661.214953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96577.475713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 80789.462600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82573.206357                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 229                       # number of overall hits
system.l2.overall_hits::.cpu.data                8596                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        19750                       # number of overall hits
system.l2.overall_hits::total                   28575                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    150076000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9412709500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  62524433156                       # number of overall miss cycles
system.l2.overall_miss_latency::total     72087218656                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.882020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.911303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.972121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964603                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1712                       # number of overall misses
system.l2.overall_misses::.cpu.data             88318                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       688675                       # number of overall misses
system.l2.overall_misses::total                778705                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    132956000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8529529500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  55637683156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64300168656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.882020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.911303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.972121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        88318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       688675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           778705                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         746250                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         5041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         6660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7832                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.070568                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 13683098                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       4.121057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.859847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4917.767119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 25667.692747                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.150078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.783316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.935927                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         16604                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         16164                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.506714                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.493286                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    779018                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  13683098                       # Number of tag accesses
system.l2.tags.tagsinuse                 30668.440771                       # Cycle average of tags in use
system.l2.tags.total_refs                     1613010                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              526508                       # number of writebacks
system.l2.writebacks::total                    526508                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      40008.41                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40741.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    526507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     88206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    688675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21991.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       954.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    954.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       645.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    645.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        12.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      2098221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2098221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           2098221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108242223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    844037601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             954378045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      645285084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2098221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108242223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    844037601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1599663130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      645285084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            645285084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       209785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    398.138056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   259.069434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.561667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56652     27.00%     27.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25153     11.99%     38.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37310     17.78%     56.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15438      7.36%     64.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19755      9.42%     73.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22563     10.76%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5210      2.48%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          938      0.45%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26766     12.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209785                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               49829952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                49837120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    7168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33694656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33696448                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       109568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         109568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5652352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     44075200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49837120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33696448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33696448                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        88318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       688675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36782.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55340.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     38871.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       109568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5645184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     44075200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2098221.038206732366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108104956.130877956748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 844037601.335877060890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62972429                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4887569893                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher  26770128013                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       526507                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2260870.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33694656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 645250767.508202314377                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1190364243509                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        32099                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2011648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             495062                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        32099                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           88318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       688675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              778705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       526507                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             526507                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    83.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             50600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             54322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             50383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             46679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            61906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            54289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33605                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000344490500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        32099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.255740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.867433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.366921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        32091     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  458872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  314020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    778705                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                778705                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      778705                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 83.90                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   653278                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3892965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   52219459500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             31720670335                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  17122051585                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        32099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.401726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.382081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.824472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25776     80.30%     80.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              155      0.48%     80.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5837     18.18%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              260      0.81%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   526507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526507                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     526507                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                83.95                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  441999                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6417126120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                748150620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12795242010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            603.791017                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    254500152                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1565200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5243927999                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3783202766                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   13312880863                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  28059762720                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            402939840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                397624920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1452705600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2780751540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3700132800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1456063620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            31529649600                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          37086849735                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1374086700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6459682320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                749785680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     12610972980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            602.594173                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    253050094                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1558440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5446596500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3896330429                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   13409566830                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  27655490647                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            401846400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                398509155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1496192640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2778402480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3684152160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1509675720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            31467151035                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          36998123826                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1374133680                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2303106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2303106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2303106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     83533568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     83533568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83533568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3700373028                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4078263681                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            778705                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  778705    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              778705                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       745700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1524401                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             770128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       526507                       # Transaction distribution
system.membus.trans_dist::CleanEvict           219189                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8577                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        770128                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2414993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2420305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     87694208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87909952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  52219474500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1714062852                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2911999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1208008999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33696512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1553530                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000366                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1552961     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    569      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1553530                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       805746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1613025                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            553                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          746250                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            798296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1091391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          459174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8984                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       796355                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
