OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/dff_full_adder/runs/first_run/tmp/placement/12-resizer.odb'…
define_corners Typical
read_liberty -corner Typical /home/mmuddassir/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            1171.4 u
legalized HPWL           1174.7 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 3 instances
[INFO DPL-0021] HPWL before            1174.7 u
[INFO DPL-0022] HPWL after             1171.4 u
[INFO DPL-0023] HPWL delta               -0.3 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/dff_full_adder/runs/first_run/results/placement/dff_full_adder.odb'…
Writing netlist to '/openlane/designs/dff_full_adder/runs/first_run/results/placement/dff_full_adder.nl.v'…
Writing powered netlist to '/openlane/designs/dff_full_adder/runs/first_run/results/placement/dff_full_adder.pnl.v'…
Writing layout to '/openlane/designs/dff_full_adder/runs/first_run/results/placement/dff_full_adder.def'…
