<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/arm/arm_32.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="arm.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_arm_32.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/arm_32.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
215 reg_class R12_regI(R_R12);
216 
217 // ----------------------------
218 // Pointer Register Classes
219 // ----------------------------
220 reg_class ptr_reg(R_R0, R_R1, R_R2, R_R3, R_R4, R_R5, R_R6, R_R7, R_R8, R_R9, R_R11, R_R12, R_R14);
221 // Special class for storeP instructions, which can store SP or RPC to TLS.
222 // It is also used for memory addressing, allowing direct TLS addressing.
223 reg_class sp_ptr_reg(R_R0, R_R1, R_R2, R_R3, R_R4, R_R5, R_R6, R_R7, R_R8, R_R9, R_R11, R_R12, R_R14, R_R10 /* TLS*/, R_R13 /* SP*/);
224 
225 #define R_Ricklass R_R8
226 #define R_Rmethod  R_R9
227 #define R_Rthread  R_R10
228 #define R_Rexception_obj R_R4
229 
230 // Other special pointer regs
231 reg_class R0_regP(R_R0);
232 reg_class R1_regP(R_R1);
233 reg_class R2_regP(R_R2);
234 reg_class R4_regP(R_R4);



235 reg_class Rexception_regP(R_Rexception_obj);
236 reg_class Ricklass_regP(R_Ricklass);
237 reg_class Rmethod_regP(R_Rmethod);
238 reg_class Rthread_regP(R_Rthread);
239 reg_class IP_regP(R_R12);

240 reg_class LR_regP(R_R14);
241 
242 reg_class FP_regP(R_R11);
243 
244 // ----------------------------
245 // Long Register Classes
246 // ----------------------------
247 reg_class long_reg (             R_R0,R_R1, R_R2,R_R3, R_R4,R_R5, R_R6,R_R7, R_R8,R_R9, R_R11,R_R12);
248 // for ldrexd, strexd: first reg of pair must be even
249 reg_class long_reg_align (       R_R0,R_R1, R_R2,R_R3, R_R4,R_R5, R_R6,R_R7, R_R8,R_R9);
250 
251 reg_class R0R1_regL(R_R0,R_R1);
252 reg_class R2R3_regL(R_R2,R_R3);
253 
254 // ----------------------------
255 // Special Class for Condition Code Flags Register
256 reg_class int_flags(APSR);
257 reg_class float_flags(FPSCR);
258 
259 
</pre>
</td>
<td>
<hr />
<pre>
215 reg_class R12_regI(R_R12);
216 
217 // ----------------------------
218 // Pointer Register Classes
219 // ----------------------------
220 reg_class ptr_reg(R_R0, R_R1, R_R2, R_R3, R_R4, R_R5, R_R6, R_R7, R_R8, R_R9, R_R11, R_R12, R_R14);
221 // Special class for storeP instructions, which can store SP or RPC to TLS.
222 // It is also used for memory addressing, allowing direct TLS addressing.
223 reg_class sp_ptr_reg(R_R0, R_R1, R_R2, R_R3, R_R4, R_R5, R_R6, R_R7, R_R8, R_R9, R_R11, R_R12, R_R14, R_R10 /* TLS*/, R_R13 /* SP*/);
224 
225 #define R_Ricklass R_R8
226 #define R_Rmethod  R_R9
227 #define R_Rthread  R_R10
228 #define R_Rexception_obj R_R4
229 
230 // Other special pointer regs
231 reg_class R0_regP(R_R0);
232 reg_class R1_regP(R_R1);
233 reg_class R2_regP(R_R2);
234 reg_class R4_regP(R_R4);
<span class="line-added">235 reg_class R8_regP(R_R8);</span>
<span class="line-added">236 reg_class R9_regP(R_R9);</span>
<span class="line-added">237 reg_class R12_regP(R_R12);</span>
238 reg_class Rexception_regP(R_Rexception_obj);
239 reg_class Ricklass_regP(R_Ricklass);
240 reg_class Rmethod_regP(R_Rmethod);
241 reg_class Rthread_regP(R_Rthread);
242 reg_class IP_regP(R_R12);
<span class="line-added">243 reg_class SP_regP(R_R13);</span>
244 reg_class LR_regP(R_R14);
245 
246 reg_class FP_regP(R_R11);
247 
248 // ----------------------------
249 // Long Register Classes
250 // ----------------------------
251 reg_class long_reg (             R_R0,R_R1, R_R2,R_R3, R_R4,R_R5, R_R6,R_R7, R_R8,R_R9, R_R11,R_R12);
252 // for ldrexd, strexd: first reg of pair must be even
253 reg_class long_reg_align (       R_R0,R_R1, R_R2,R_R3, R_R4,R_R5, R_R6,R_R7, R_R8,R_R9);
254 
255 reg_class R0R1_regL(R_R0,R_R1);
256 reg_class R2R3_regL(R_R2,R_R3);
257 
258 // ----------------------------
259 // Special Class for Condition Code Flags Register
260 reg_class int_flags(APSR);
261 reg_class float_flags(FPSCR);
262 
263 
</pre>
</td>
</tr>
</table>
<center><a href="arm.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_arm_32.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>