// Seed: 2293107479
module module_0;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ;
  wire id_16;
  assign id_7 = id_12;
  assign id_9 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1
    , id_20,
    input tri id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri0 id_9
    , id_21,
    input tri1 id_10,
    output wand id_11,
    input uwire id_12,
    output wand id_13,
    input uwire id_14,
    input tri id_15,
    input tri1 id_16,
    output wand id_17,
    input wire id_18
);
  assign id_11 = id_15;
  module_0();
endmodule
