# do run.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:58 on Sep 28,2024
# vcom -reportprogress 300 -2002 "+acc" ../hdl/counter_74S163.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_74S163
# -- Compiling architecture Behavioral of counter_74S163
# End time: 15:50:58 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:59 on Sep 28,2024
# vcom -reportprogress 300 -2002 "+acc" ../hdl/my_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package my_package
# End time: 15:50:59 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:59 on Sep 28,2024
# vcom -reportprogress 300 -2002 "+acc" ../hdl/clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package my_package
# -- Compiling entity clock
# -- Compiling architecture Behavioral of clock
# End time: 15:51:00 on Sep 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:00 on Sep 28,2024
# vcom -reportprogress 300 -2002 "+acc" ../hdl/tb_clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_clock
# -- Compiling architecture sim of tb_clock
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package my_package
# -- Loading entity clock
# End time: 15:51:00 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
