#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e2f1b94da0 .scope module, "fix_butterfly_tb" "fix_butterfly_tb" 2 2;
 .timescale 0 0;
P_000001e2f1c326c0 .param/l "N" 0 2 22, +C4<00000000000000000000000000010100>;
P_000001e2f1c326f8 .param/l "T" 0 2 16, +C4<00000000000000000000000000001010>;
P_000001e2f1c32730 .param/l "WIDTH_F" 0 2 8, +C4<000000000000000000000000000001001>;
P_000001e2f1c32768 .param/l "WIDTH_I" 0 2 7, +C4<00000000000000000000000000001011>;
P_000001e2f1c327a0 .param/l "WIDTHa" 0 2 4, +C4<00000000000000000000000000010100>;
P_000001e2f1c327d8 .param/l "WIDTHb" 0 2 5, +C4<00000000000000000000000000010100>;
P_000001e2f1c32810 .param/l "WIDTHr" 0 2 6, +C4<00000000000000000000000000010100>;
v000001e2f1cac870_0 .var "clk", 0 0;
v000001e2f1caba10_0 .var "cosValue", 19 0;
v000001e2f1cac910 .array "cos_mem", 19 0, 19 0;
v000001e2f1cac190_0 .var/i "file_y1_i", 31 0;
v000001e2f1cab5b0_0 .var/i "file_y1_r", 31 0;
v000001e2f1cabe70_0 .var/i "file_y2_i", 31 0;
v000001e2f1cabbf0_0 .var/i "file_y2_r", 31 0;
v000001e2f1cabfb0_0 .var/i "i", 31 0;
o000001e2f1c52e48 .functor BUFZ 1, C4<z>; HiZ drive
v000001e2f1caceb0_0 .net "overflow", 0 0, o000001e2f1c52e48;  0 drivers
v000001e2f1cad090_0 .var "rstn", 0 0;
v000001e2f1cab3d0_0 .var "sinValue", 19 0;
v000001e2f1cabab0 .array "sin_mem", 19 0, 19 0;
v000001e2f1cad130_0 .var "vld_in", 0 0;
v000001e2f1cabd30_0 .net "vld_out", 0 0, v000001e2f1cac410_0;  1 drivers
v000001e2f1cac230_0 .var "x1_i", 19 0;
v000001e2f1cad1d0 .array "x1_i_mem", 19 0, 19 0;
v000001e2f1cabdd0_0 .var "x1_r", 19 0;
v000001e2f1cabf10 .array "x1_r_mem", 19 0, 19 0;
v000001e2f1cab650_0 .var "x2_i", 19 0;
v000001e2f1cab6f0 .array "x2_i_mem", 19 0, 19 0;
v000001e2f1cab790_0 .var "x2_r", 19 0;
v000001e2f1cab830 .array "x2_r_mem", 19 0, 19 0;
v000001e2f1cab8d0_0 .net "y1_i", 19 0, v000001e2f1cac050_0;  1 drivers
v000001e2f1cabc90_0 .net "y1_r", 19 0, v000001e2f1cacff0_0;  1 drivers
v000001e2f1cae850_0 .net "y2_i", 19 0, v000001e2f1cacd70_0;  1 drivers
v000001e2f1caf7f0_0 .net "y2_r", 19 0, v000001e2f1cace10_0;  1 drivers
E_000001e2f1c436f0 .event posedge, v000001e2f1cac410_0;
S_000001e2f1c321a0 .scope module, "u_fix_butterfly" "fix_butterfly" 2 88, 3 5 0, S_000001e2f1b94da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 20 "x1_r";
    .port_info 3 /INPUT 20 "x1_i";
    .port_info 4 /INPUT 20 "x2_r";
    .port_info 5 /INPUT 20 "x2_i";
    .port_info 6 /INPUT 20 "sinValue";
    .port_info 7 /INPUT 20 "cosValue";
    .port_info 8 /OUTPUT 20 "y1_r";
    .port_info 9 /OUTPUT 20 "y1_i";
    .port_info 10 /OUTPUT 20 "y2_r";
    .port_info 11 /OUTPUT 20 "y2_i";
    .port_info 12 /INPUT 1 "en";
    .port_info 13 /OUTPUT 1 "vld_out";
    .port_info 14 /OUTPUT 1 "overflow";
P_000001e2f1ba24e0 .param/l "N" 0 3 142, +C4<00000000000000000000000100000000>;
P_000001e2f1ba2518 .param/l "T" 0 3 23, +C4<00000000000000000000000000001010>;
P_000001e2f1ba2550 .param/l "WIDTH_F" 0 3 10, +C4<000000000000000000000000000001001>;
P_000001e2f1ba2588 .param/l "WIDTH_I" 0 3 9, +C4<00000000000000000000000000001011>;
P_000001e2f1ba25c0 .param/l "WIDTHa" 0 3 6, +C4<00000000000000000000000000010100>;
P_000001e2f1ba25f8 .param/l "WIDTHb" 0 3 7, +C4<00000000000000000000000000010100>;
P_000001e2f1ba2630 .param/l "WIDTHr" 0 3 8, +C4<00000000000000000000000000010100>;
L_000001e2f1c22fc0 .functor BUFZ 1, v000001e2f1ca9500_0, C4<0>, C4<0>, C4<0>;
L_000001e2f1c236c0 .functor AND 1, v000001e2f1ca8490_0, v000001e2f1ca74f0_0, C4<1>, C4<1>;
L_000001e2f1c23730 .functor AND 1, L_000001e2f1c236c0, v000001e2f1ca80d0_0, C4<1>, C4<1>;
L_000001e2f1c238f0 .functor AND 1, L_000001e2f1c23730, v000001e2f1ca9140_0, C4<1>, C4<1>;
L_000001e2f1bf86d0 .functor NOT 20, v000001e2f1ca9c80_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_000001e2f1bf7e10 .functor AND 1, v000001e2f1c307c0_0, v000001e2f1c31bc0_0, C4<1>, C4<1>;
L_000001e2f1bcb0c0 .functor NOT 20, v000001e2f1cac9b0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_000001e2f1d10890 .functor NOT 20, v000001e2f1ca9b40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_000001e2f1d10c10 .functor AND 1, v000001e2f1c01ce0_0, v000001e2f1ca5bc0_0, C4<1>, C4<1>;
L_000001e2f1d10f20 .functor AND 1, v000001e2f1ca63e0_0, v000001e2f1ca7630_0, C4<1>, C4<1>;
L_000001e2f1d104a0 .functor AND 1, L_000001e2f1d10c10, L_000001e2f1d10f20, C4<1>, C4<1>;
L_000001e2f1cb83c8 .functor BUFT 1, C4<00000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2f1caac20_0 .net/2u *"_ivl_10", 19 0, L_000001e2f1cb83c8;  1 drivers
v000001e2f1ca93c0_0 .net *"_ivl_16", 19 0, L_000001e2f1bcb0c0;  1 drivers
L_000001e2f1cb8410 .functor BUFT 1, C4<00000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2f1caa900_0 .net/2u *"_ivl_18", 19 0, L_000001e2f1cb8410;  1 drivers
v000001e2f1caa4a0_0 .net *"_ivl_22", 19 0, L_000001e2f1d10890;  1 drivers
L_000001e2f1cb8458 .functor BUFT 1, C4<00000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2f1ca9d20_0 .net/2u *"_ivl_24", 19 0, L_000001e2f1cb8458;  1 drivers
v000001e2f1ca9460_0 .net *"_ivl_28", 0 0, L_000001e2f1d10c10;  1 drivers
v000001e2f1ca9be0_0 .net *"_ivl_3", 0 0, L_000001e2f1c236c0;  1 drivers
v000001e2f1caa720_0 .net *"_ivl_30", 0 0, L_000001e2f1d10f20;  1 drivers
v000001e2f1caa5e0_0 .net *"_ivl_5", 0 0, L_000001e2f1c23730;  1 drivers
v000001e2f1caa220_0 .net *"_ivl_8", 19 0, L_000001e2f1bf86d0;  1 drivers
v000001e2f1ca9fa0_0 .var "a", 19 0;
v000001e2f1caa2c0_0 .net "ac", 19 0, L_000001e2f1c23570;  1 drivers
v000001e2f1caa860_0 .var "ac_reg", 19 0;
v000001e2f1caa040_0 .net "ad", 19 0, L_000001e2f1c23340;  1 drivers
v000001e2f1caa540_0 .var "ad_reg", 19 0;
v000001e2f1ca9780_0 .var "b", 19 0;
v000001e2f1caa0e0_0 .net "bc", 19 0, L_000001e2f1c235e0;  1 drivers
v000001e2f1caa9a0_0 .var "bc_reg", 19 0;
v000001e2f1ca9a00_0 .net "bd", 19 0, L_000001e2f1c231f0;  1 drivers
v000001e2f1ca9c80_0 .var "bd_reg", 19 0;
v000001e2f1caa7c0_0 .var "c", 19 0;
v000001e2f1caa360_0 .net "clk", 0 0, v000001e2f1cac870_0;  1 drivers
v000001e2f1caa680_0 .var "cnt", 1 0;
v000001e2f1ca9280_0 .net "cosValue", 19 0, v000001e2f1caba10_0;  1 drivers
v000001e2f1caaa40_0 .var "d", 19 0;
v000001e2f1ca9dc0_0 .net "en", 0 0, v000001e2f1cad130_0;  1 drivers
v000001e2f1caaae0_0 .net "en_add1", 0 0, L_000001e2f1c238f0;  1 drivers
v000001e2f1caab80_0 .var "en_add1_reg", 0 0;
v000001e2f1caacc0_0 .net "en_add2", 0 0, L_000001e2f1bf7e10;  1 drivers
v000001e2f1caad60_0 .var "en_add2_reg", 0 0;
v000001e2f1caae00_0 .net "en_multi", 0 0, L_000001e2f1c22fc0;  1 drivers
v000001e2f1ca9500_0 .var "en_reg", 0 0;
v000001e2f1ca9aa0_0 .var/i "file_ac", 31 0;
v000001e2f1caaea0_0 .var/i "file_ad", 31 0;
v000001e2f1ca95a0_0 .var/i "file_bc", 31 0;
v000001e2f1caaf40_0 .var/i "file_bd", 31 0;
v000001e2f1ca91e0_0 .var/i "file_temp_i", 31 0;
v000001e2f1ca9640_0 .var/i "file_temp_r", 31 0;
v000001e2f1ca96e0_0 .net "overflow", 0 0, o000001e2f1c52e48;  alias, 0 drivers
v000001e2f1ca9820_0 .net "rstn", 0 0, v000001e2f1cad090_0;  1 drivers
v000001e2f1ca98c0_0 .net "sinValue", 19 0, v000001e2f1cab3d0_0;  1 drivers
v000001e2f1ca9960_0 .net "temp_i", 19 0, L_000001e2f1caedf0;  1 drivers
v000001e2f1ca9b40_0 .var "temp_i_reg", 19 0;
v000001e2f1cac2d0_0 .net "temp_r", 19 0, L_000001e2f1caf570;  1 drivers
v000001e2f1cac9b0_0 .var "temp_r_reg", 19 0;
v000001e2f1cac410_0 .var "vld_out", 0 0;
v000001e2f1cab970_0 .net "vld_out1", 0 0, v000001e2f1ca8490_0;  1 drivers
v000001e2f1cacf50_0 .net "vld_out10", 0 0, v000001e2f1ca7630_0;  1 drivers
v000001e2f1cab470_0 .net "vld_out2", 0 0, v000001e2f1ca74f0_0;  1 drivers
v000001e2f1cab510_0 .net "vld_out3", 0 0, v000001e2f1ca80d0_0;  1 drivers
v000001e2f1cac370_0 .net "vld_out4", 0 0, v000001e2f1ca9140_0;  1 drivers
v000001e2f1cacc30_0 .net "vld_out5", 0 0, v000001e2f1c307c0_0;  1 drivers
v000001e2f1cad270_0 .net "vld_out6", 0 0, v000001e2f1c31bc0_0;  1 drivers
v000001e2f1cac4b0_0 .net "vld_out7", 0 0, v000001e2f1c01ce0_0;  1 drivers
v000001e2f1cacb90_0 .net "vld_out8", 0 0, v000001e2f1ca5bc0_0;  1 drivers
v000001e2f1cac550_0 .net "vld_out9", 0 0, v000001e2f1ca63e0_0;  1 drivers
v000001e2f1cac7d0_0 .net "vld_out_all", 0 0, L_000001e2f1d104a0;  1 drivers
v000001e2f1cacaf0_0 .net "x1_i", 19 0, v000001e2f1cac230_0;  1 drivers
v000001e2f1cabb50_0 .net "x1_r", 19 0, v000001e2f1cabdd0_0;  1 drivers
v000001e2f1cac5f0_0 .net "x2_i", 19 0, v000001e2f1cab650_0;  1 drivers
v000001e2f1cac690_0 .net "x2_r", 19 0, v000001e2f1cab790_0;  1 drivers
v000001e2f1cac050_0 .var "y1_i", 19 0;
v000001e2f1cac0f0_0 .net "y1_i_w", 19 0, L_000001e2f1cafb10;  1 drivers
v000001e2f1cacff0_0 .var "y1_r", 19 0;
v000001e2f1caccd0_0 .net "y1_r_w", 19 0, L_000001e2f1cafe30;  1 drivers
v000001e2f1cacd70_0 .var "y2_i", 19 0;
v000001e2f1cac730_0 .net "y2_i_w", 19 0, L_000001e2f1caee90;  1 drivers
v000001e2f1cace10_0 .var "y2_r", 19 0;
v000001e2f1caca50_0 .net "y2_r_w", 19 0, L_000001e2f1caf6b0;  1 drivers
E_000001e2f1c42eb0 .event posedge, v000001e2f1caacc0_0;
E_000001e2f1c431f0 .event posedge, v000001e2f1ca73b0_0;
L_000001e2f1cae990 .arith/sum 20, L_000001e2f1bf86d0, L_000001e2f1cb83c8;
L_000001e2f1cb0010 .arith/sum 20, L_000001e2f1bcb0c0, L_000001e2f1cb8410;
L_000001e2f1caf890 .arith/sum 20, L_000001e2f1d10890, L_000001e2f1cb8458;
S_000001e2f1ba2670 .scope module, "fix_adder_u1" "fix_adder" 3 95, 4 2 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_000001e2f1c24160 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010100>;
P_000001e2f1c24198 .param/l "WIDTH1" 0 4 3, +C4<00000000000000000000000000001011>;
P_000001e2f1c241d0 .param/l "WIDTH2" 0 4 4, +C4<000000000000000000000000000001001>;
L_000001e2f1bf8b30 .functor BUFZ 1, v000001e2f1c30220_0, C4<0>, C4<0>, C4<0>;
v000001e2f1c31ee0_0 .net "a", 19 0, v000001e2f1caa860_0;  1 drivers
v000001e2f1c31300_0 .var "a_reg", 20 0;
v000001e2f1c31760_0 .var "a_sign", 0 0;
v000001e2f1c30720_0 .net "b", 19 0, L_000001e2f1cae990;  1 drivers
v000001e2f1c309a0_0 .var "b_reg", 20 0;
v000001e2f1c31800_0 .var "b_sign", 0 0;
v000001e2f1c311c0_0 .var "c", 20 0;
v000001e2f1c31c60_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1c31d00_0 .var "finish_add", 0 0;
v000001e2f1c304a0_0 .var/i "i", 31 0;
v000001e2f1c318a0_0 .net "overflow", 0 0, L_000001e2f1bf8b30;  1 drivers
v000001e2f1c30220_0 .var "overflow_reg", 0 0;
v000001e2f1c31260_0 .net "r", 19 0, L_000001e2f1caf570;  alias, 1 drivers
v000001e2f1c30c20_0 .var "r_reg", 20 0;
v000001e2f1c31da0_0 .var "result_reg", 20 0;
v000001e2f1c30fe0_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1c31440_0 .net "vld_in", 0 0, v000001e2f1caab80_0;  1 drivers
v000001e2f1c31e40_0 .var "vld_in_diff", 0 0;
v000001e2f1c30360_0 .net "vld_out", 0 0, v000001e2f1c307c0_0;  alias, 1 drivers
v000001e2f1c307c0_0 .var "vld_out_reg", 0 0;
E_000001e2f1c42e30/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1c31d00_0, v000001e2f1c31760_0, v000001e2f1c31800_0;
E_000001e2f1c42e30/1 .event anyedge, v000001e2f1c30c20_0;
E_000001e2f1c42e30 .event/or E_000001e2f1c42e30/0, E_000001e2f1c42e30/1;
E_000001e2f1c42c30/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1c31e40_0, v000001e2f1c31300_0, v000001e2f1c309a0_0;
E_000001e2f1c42c30/1 .event anyedge, v000001e2f1c311c0_0;
E_000001e2f1c42c30 .event/or E_000001e2f1c42c30/0, E_000001e2f1c42c30/1;
E_000001e2f1c42d70 .event posedge, v000001e2f1c31c60_0;
E_000001e2f1c42930/0 .event negedge, v000001e2f1c30fe0_0;
E_000001e2f1c42930/1 .event posedge, v000001e2f1c31c60_0;
E_000001e2f1c42930 .event/or E_000001e2f1c42930/0, E_000001e2f1c42930/1;
L_000001e2f1caf570 .part v000001e2f1c31da0_0, 0, 20;
S_000001e2f1bcd920 .scope module, "fix_adder_u2" "fix_adder" 3 96, 4 2 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_000001e2f1c24210 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010100>;
P_000001e2f1c24248 .param/l "WIDTH1" 0 4 3, +C4<00000000000000000000000000001011>;
P_000001e2f1c24280 .param/l "WIDTH2" 0 4 4, +C4<000000000000000000000000000001001>;
L_000001e2f1bf87b0 .functor BUFZ 1, v000001e2f1c31080_0, C4<0>, C4<0>, C4<0>;
v000001e2f1c30540_0 .net "a", 19 0, v000001e2f1caa540_0;  1 drivers
v000001e2f1c31b20_0 .var "a_reg", 20 0;
v000001e2f1c302c0_0 .var "a_sign", 0 0;
v000001e2f1c30f40_0 .net "b", 19 0, v000001e2f1caa9a0_0;  1 drivers
v000001e2f1c30680_0 .var "b_reg", 20 0;
v000001e2f1c319e0_0 .var "b_sign", 0 0;
v000001e2f1c30ae0_0 .var "c", 20 0;
v000001e2f1c30400_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1c31f80_0 .var "finish_add", 0 0;
v000001e2f1c31940_0 .var/i "i", 31 0;
v000001e2f1c30ea0_0 .net "overflow", 0 0, L_000001e2f1bf87b0;  1 drivers
v000001e2f1c31080_0 .var "overflow_reg", 0 0;
v000001e2f1c31120_0 .net "r", 19 0, L_000001e2f1caedf0;  alias, 1 drivers
v000001e2f1c30a40_0 .var "r_reg", 20 0;
v000001e2f1c300e0_0 .var "result_reg", 20 0;
v000001e2f1c314e0_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1c30b80_0 .net "vld_in", 0 0, v000001e2f1caab80_0;  alias, 1 drivers
v000001e2f1c31580_0 .var "vld_in_diff", 0 0;
v000001e2f1c305e0_0 .net "vld_out", 0 0, v000001e2f1c31bc0_0;  alias, 1 drivers
v000001e2f1c31bc0_0 .var "vld_out_reg", 0 0;
E_000001e2f1c43870/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1c31f80_0, v000001e2f1c302c0_0, v000001e2f1c319e0_0;
E_000001e2f1c43870/1 .event anyedge, v000001e2f1c30a40_0;
E_000001e2f1c43870 .event/or E_000001e2f1c43870/0, E_000001e2f1c43870/1;
E_000001e2f1c42e70/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1c31580_0, v000001e2f1c31b20_0, v000001e2f1c30680_0;
E_000001e2f1c42e70/1 .event anyedge, v000001e2f1c30ae0_0;
E_000001e2f1c42e70 .event/or E_000001e2f1c42e70/0, E_000001e2f1c42e70/1;
L_000001e2f1caedf0 .part v000001e2f1c300e0_0, 0, 20;
S_000001e2f1bcdbc0 .scope module, "fix_adder_u3" "fix_adder" 3 112, 4 2 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_000001e2f1c246e0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010100>;
P_000001e2f1c24718 .param/l "WIDTH1" 0 4 3, +C4<00000000000000000000000000001011>;
P_000001e2f1c24750 .param/l "WIDTH2" 0 4 4, +C4<000000000000000000000000000001001>;
L_000001e2f1bf8040 .functor BUFZ 1, v000001e2f1c00980_0, C4<0>, C4<0>, C4<0>;
v000001e2f1c31a80_0 .net "a", 19 0, v000001e2f1cabdd0_0;  alias, 1 drivers
v000001e2f1c30180_0 .var "a_reg", 20 0;
v000001e2f1c30cc0_0 .var "a_sign", 0 0;
v000001e2f1c30d60_0 .net "b", 19 0, v000001e2f1cac9b0_0;  1 drivers
v000001e2f1c31620_0 .var "b_reg", 20 0;
v000001e2f1c30e00_0 .var "b_sign", 0 0;
v000001e2f1c316c0_0 .var "c", 20 0;
v000001e2f1c02000_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1c016a0_0 .var "finish_add", 0 0;
v000001e2f1c01240_0 .var/i "i", 31 0;
v000001e2f1c01b00_0 .net "overflow", 0 0, L_000001e2f1bf8040;  1 drivers
v000001e2f1c00980_0 .var "overflow_reg", 0 0;
v000001e2f1c00e80_0 .net "r", 19 0, L_000001e2f1cafe30;  alias, 1 drivers
v000001e2f1c00ca0_0 .var "r_reg", 20 0;
v000001e2f1c00f20_0 .var "result_reg", 20 0;
v000001e2f1c01740_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1c01060_0 .net "vld_in", 0 0, v000001e2f1caad60_0;  1 drivers
v000001e2f1c01380_0 .var "vld_in_diff", 0 0;
v000001e2f1c01920_0 .net "vld_out", 0 0, v000001e2f1c01ce0_0;  alias, 1 drivers
v000001e2f1c01ce0_0 .var "vld_out_reg", 0 0;
E_000001e2f1c42f30/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1c016a0_0, v000001e2f1c30cc0_0, v000001e2f1c30e00_0;
E_000001e2f1c42f30/1 .event anyedge, v000001e2f1c00ca0_0;
E_000001e2f1c42f30 .event/or E_000001e2f1c42f30/0, E_000001e2f1c42f30/1;
E_000001e2f1c434b0/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1c01380_0, v000001e2f1c30180_0, v000001e2f1c31620_0;
E_000001e2f1c434b0/1 .event anyedge, v000001e2f1c316c0_0;
E_000001e2f1c434b0 .event/or E_000001e2f1c434b0/0, E_000001e2f1c434b0/1;
L_000001e2f1cafe30 .part v000001e2f1c00f20_0, 0, 20;
S_000001e2f1b62e70 .scope module, "fix_adder_u4" "fix_adder" 3 113, 4 2 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_000001e2f1c242c0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010100>;
P_000001e2f1c242f8 .param/l "WIDTH1" 0 4 3, +C4<00000000000000000000000000001011>;
P_000001e2f1c24330 .param/l "WIDTH2" 0 4 4, +C4<000000000000000000000000000001001>;
L_000001e2f1bf80b0 .functor BUFZ 1, v000001e2f1ca68e0_0, C4<0>, C4<0>, C4<0>;
v000001e2f1c01d80_0 .net "a", 19 0, v000001e2f1cac230_0;  alias, 1 drivers
v000001e2f1c020a0_0 .var "a_reg", 20 0;
v000001e2f1c00200_0 .var "a_sign", 0 0;
v000001e2f1bfa060_0 .net "b", 19 0, v000001e2f1ca9b40_0;  1 drivers
v000001e2f1bfa4c0_0 .var "b_reg", 20 0;
v000001e2f1bfa420_0 .var "b_sign", 0 0;
v000001e2f1bfa100_0 .var "c", 20 0;
v000001e2f1bfa1a0_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1bfa240_0 .var "finish_add", 0 0;
v000001e2f1ca6660_0 .var/i "i", 31 0;
v000001e2f1ca5c60_0 .net "overflow", 0 0, L_000001e2f1bf80b0;  1 drivers
v000001e2f1ca68e0_0 .var "overflow_reg", 0 0;
v000001e2f1ca6020_0 .net "r", 19 0, L_000001e2f1cafb10;  alias, 1 drivers
v000001e2f1ca53a0_0 .var "r_reg", 20 0;
v000001e2f1ca6a20_0 .var "result_reg", 20 0;
v000001e2f1ca5da0_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1ca6700_0 .net "vld_in", 0 0, v000001e2f1caad60_0;  alias, 1 drivers
v000001e2f1ca5b20_0 .var "vld_in_diff", 0 0;
v000001e2f1ca5d00_0 .net "vld_out", 0 0, v000001e2f1ca5bc0_0;  alias, 1 drivers
v000001e2f1ca5bc0_0 .var "vld_out_reg", 0 0;
E_000001e2f1c436b0/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1bfa240_0, v000001e2f1c00200_0, v000001e2f1bfa420_0;
E_000001e2f1c436b0/1 .event anyedge, v000001e2f1ca53a0_0;
E_000001e2f1c436b0 .event/or E_000001e2f1c436b0/0, E_000001e2f1c436b0/1;
E_000001e2f1c432b0/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca5b20_0, v000001e2f1c020a0_0, v000001e2f1bfa4c0_0;
E_000001e2f1c432b0/1 .event anyedge, v000001e2f1bfa100_0;
E_000001e2f1c432b0 .event/or E_000001e2f1c432b0/0, E_000001e2f1c432b0/1;
L_000001e2f1cafb10 .part v000001e2f1ca6a20_0, 0, 20;
S_000001e2f1c40740 .scope module, "fix_adder_u5" "fix_adder" 3 114, 4 2 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_000001e2f1c24370 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010100>;
P_000001e2f1c243a8 .param/l "WIDTH1" 0 4 3, +C4<00000000000000000000000000001011>;
P_000001e2f1c243e0 .param/l "WIDTH2" 0 4 4, +C4<000000000000000000000000000001001>;
L_000001e2f1bf84a0 .functor BUFZ 1, v000001e2f1ca58a0_0, C4<0>, C4<0>, C4<0>;
v000001e2f1ca65c0_0 .net "a", 19 0, v000001e2f1cabdd0_0;  alias, 1 drivers
v000001e2f1ca5e40_0 .var "a_reg", 20 0;
v000001e2f1ca60c0_0 .var "a_sign", 0 0;
v000001e2f1ca56c0_0 .net "b", 19 0, L_000001e2f1cb0010;  1 drivers
v000001e2f1ca6c00_0 .var "b_reg", 20 0;
v000001e2f1ca5ee0_0 .var "b_sign", 0 0;
v000001e2f1ca5f80_0 .var "c", 20 0;
v000001e2f1ca5440_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1ca6ac0_0 .var "finish_add", 0 0;
v000001e2f1ca6160_0 .var/i "i", 31 0;
v000001e2f1ca5800_0 .net "overflow", 0 0, L_000001e2f1bf84a0;  1 drivers
v000001e2f1ca58a0_0 .var "overflow_reg", 0 0;
v000001e2f1ca6200_0 .net "r", 19 0, L_000001e2f1caf6b0;  alias, 1 drivers
v000001e2f1ca62a0_0 .var "r_reg", 20 0;
v000001e2f1ca6980_0 .var "result_reg", 20 0;
v000001e2f1ca6340_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1ca5120_0 .net "vld_in", 0 0, v000001e2f1caad60_0;  alias, 1 drivers
v000001e2f1ca6e80_0 .var "vld_in_diff", 0 0;
v000001e2f1ca5300_0 .net "vld_out", 0 0, v000001e2f1ca63e0_0;  alias, 1 drivers
v000001e2f1ca63e0_0 .var "vld_out_reg", 0 0;
E_000001e2f1c42db0/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca6ac0_0, v000001e2f1ca60c0_0, v000001e2f1ca5ee0_0;
E_000001e2f1c42db0/1 .event anyedge, v000001e2f1ca62a0_0;
E_000001e2f1c42db0 .event/or E_000001e2f1c42db0/0, E_000001e2f1c42db0/1;
E_000001e2f1c43730/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca6e80_0, v000001e2f1ca5e40_0, v000001e2f1ca6c00_0;
E_000001e2f1c43730/1 .event anyedge, v000001e2f1ca5f80_0;
E_000001e2f1c43730 .event/or E_000001e2f1c43730/0, E_000001e2f1c43730/1;
L_000001e2f1caf6b0 .part v000001e2f1ca6980_0, 0, 20;
S_000001e2f1c408d0 .scope module, "fix_adder_u6" "fix_adder" 3 115, 4 2 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
    .port_info 7 /OUTPUT 1 "overflow";
P_000001e2f1c23c90 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010100>;
P_000001e2f1c23cc8 .param/l "WIDTH1" 0 4 3, +C4<00000000000000000000000000001011>;
P_000001e2f1c23d00 .param/l "WIDTH2" 0 4 4, +C4<000000000000000000000000000001001>;
L_000001e2f1bcb130 .functor BUFZ 1, v000001e2f1ca5080_0, C4<0>, C4<0>, C4<0>;
v000001e2f1ca6ca0_0 .net "a", 19 0, v000001e2f1cac230_0;  alias, 1 drivers
v000001e2f1ca6b60_0 .var "a_reg", 20 0;
v000001e2f1ca67a0_0 .var "a_sign", 0 0;
v000001e2f1ca5940_0 .net "b", 19 0, L_000001e2f1caf890;  1 drivers
v000001e2f1ca6840_0 .var "b_reg", 20 0;
v000001e2f1ca59e0_0 .var "b_sign", 0 0;
v000001e2f1ca6480_0 .var "c", 20 0;
v000001e2f1ca6d40_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1ca6520_0 .var "finish_add", 0 0;
v000001e2f1ca6de0_0 .var/i "i", 31 0;
v000001e2f1ca6f20_0 .net "overflow", 0 0, L_000001e2f1bcb130;  1 drivers
v000001e2f1ca5080_0 .var "overflow_reg", 0 0;
v000001e2f1ca5a80_0 .net "r", 19 0, L_000001e2f1caee90;  alias, 1 drivers
v000001e2f1ca51c0_0 .var "r_reg", 20 0;
v000001e2f1ca5260_0 .var "result_reg", 20 0;
v000001e2f1ca54e0_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1ca5580_0 .net "vld_in", 0 0, v000001e2f1caad60_0;  alias, 1 drivers
v000001e2f1ca5620_0 .var "vld_in_diff", 0 0;
v000001e2f1ca5760_0 .net "vld_out", 0 0, v000001e2f1ca7630_0;  alias, 1 drivers
v000001e2f1ca7630_0 .var "vld_out_reg", 0 0;
E_000001e2f1c430f0/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca6520_0, v000001e2f1ca67a0_0, v000001e2f1ca59e0_0;
E_000001e2f1c430f0/1 .event anyedge, v000001e2f1ca51c0_0;
E_000001e2f1c430f0 .event/or E_000001e2f1c430f0/0, E_000001e2f1c430f0/1;
E_000001e2f1c42ef0/0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca5620_0, v000001e2f1ca6b60_0, v000001e2f1ca6840_0;
E_000001e2f1c42ef0/1 .event anyedge, v000001e2f1ca6480_0;
E_000001e2f1c42ef0 .event/or E_000001e2f1c42ef0/0, E_000001e2f1c42ef0/1;
L_000001e2f1caee90 .part v000001e2f1ca5260_0, 0, 20;
S_000001e2f1c40b70 .scope module, "fix_mult_u1" "fix_mult" 3 74, 5 1 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
P_000001e2f1c23df0 .param/l "WIDTHa" 0 5 2, +C4<00000000000000000000000000010100>;
P_000001e2f1c23e28 .param/l "WIDTHb" 0 5 3, +C4<00000000000000000000000000010100>;
P_000001e2f1c23e60 .param/l "WIDTHr" 0 5 4, +C4<00000000000000000000000000010100>;
L_000001e2f1c23570 .functor BUFZ 20, v000001e2f1ca8530_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v000001e2f1ca83f0_0 .net "a", 19 0, v000001e2f1ca9fa0_0;  1 drivers
v000001e2f1ca7d10_0 .var/s "a_reg", 19 0;
v000001e2f1ca7270_0 .net "b", 19 0, v000001e2f1caa7c0_0;  1 drivers
v000001e2f1ca7810_0 .var/s "b_reg", 19 0;
v000001e2f1ca8b70_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1ca8f30_0 .var "finish_mult", 0 0;
v000001e2f1ca7310_0 .net "r", 19 0, L_000001e2f1c23570;  alias, 1 drivers
v000001e2f1ca78b0_0 .var "r_reg", 39 0;
v000001e2f1ca8530_0 .var/s "result_reg", 19 0;
v000001e2f1ca7950_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1ca8170_0 .net "vld_in", 0 0, L_000001e2f1c22fc0;  alias, 1 drivers
v000001e2f1ca7a90_0 .var "vld_in_diff", 0 0;
v000001e2f1ca73b0_0 .net "vld_out", 0 0, v000001e2f1ca8490_0;  alias, 1 drivers
v000001e2f1ca8490_0 .var "vld_out_reg", 0 0;
E_000001e2f1c42f70 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca8f30_0, v000001e2f1ca78b0_0;
E_000001e2f1c42c70 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca7a90_0, v000001e2f1ca7d10_0, v000001e2f1ca7810_0;
S_000001e2f1c40d00 .scope module, "fix_mult_u2" "fix_mult" 3 75, 5 1 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
P_000001e2f1c23ea0 .param/l "WIDTHa" 0 5 2, +C4<00000000000000000000000000010100>;
P_000001e2f1c23ed8 .param/l "WIDTHb" 0 5 3, +C4<00000000000000000000000000010100>;
P_000001e2f1c23f10 .param/l "WIDTHr" 0 5 4, +C4<00000000000000000000000000010100>;
L_000001e2f1c231f0 .functor BUFZ 20, v000001e2f1ca7bd0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v000001e2f1ca8710_0 .net "a", 19 0, v000001e2f1ca9780_0;  1 drivers
v000001e2f1ca8cb0_0 .var/s "a_reg", 19 0;
v000001e2f1ca87b0_0 .net "b", 19 0, v000001e2f1caaa40_0;  1 drivers
v000001e2f1ca7450_0 .var/s "b_reg", 19 0;
v000001e2f1ca8a30_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1ca8350_0 .var "finish_mult", 0 0;
v000001e2f1ca8670_0 .net "r", 19 0, L_000001e2f1c231f0;  alias, 1 drivers
v000001e2f1ca7090_0 .var "r_reg", 39 0;
v000001e2f1ca7bd0_0 .var/s "result_reg", 19 0;
v000001e2f1ca7e50_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1ca8210_0 .net "vld_in", 0 0, L_000001e2f1c22fc0;  alias, 1 drivers
v000001e2f1ca8c10_0 .var "vld_in_diff", 0 0;
v000001e2f1ca7db0_0 .net "vld_out", 0 0, v000001e2f1ca74f0_0;  alias, 1 drivers
v000001e2f1ca74f0_0 .var "vld_out_reg", 0 0;
E_000001e2f1c43070 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca8350_0, v000001e2f1ca7090_0;
E_000001e2f1c42bf0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca8c10_0, v000001e2f1ca8cb0_0, v000001e2f1ca7450_0;
S_000001e2f1c4d860 .scope module, "fix_mult_u3" "fix_mult" 3 76, 5 1 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
P_000001e2f1c249a0 .param/l "WIDTHa" 0 5 2, +C4<00000000000000000000000000010100>;
P_000001e2f1c249d8 .param/l "WIDTHb" 0 5 3, +C4<00000000000000000000000000010100>;
P_000001e2f1c24a10 .param/l "WIDTHr" 0 5 4, +C4<00000000000000000000000000010100>;
L_000001e2f1c23340 .functor BUFZ 20, v000001e2f1ca8030_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v000001e2f1ca76d0_0 .net "a", 19 0, v000001e2f1ca9fa0_0;  alias, 1 drivers
v000001e2f1ca8d50_0 .var/s "a_reg", 19 0;
v000001e2f1ca7ef0_0 .net "b", 19 0, v000001e2f1caaa40_0;  alias, 1 drivers
v000001e2f1ca8df0_0 .var/s "b_reg", 19 0;
v000001e2f1ca8e90_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1ca7f90_0 .var "finish_mult", 0 0;
v000001e2f1ca8ad0_0 .net "r", 19 0, L_000001e2f1c23340;  alias, 1 drivers
v000001e2f1ca7590_0 .var "r_reg", 39 0;
v000001e2f1ca8030_0 .var/s "result_reg", 19 0;
v000001e2f1ca7130_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1ca82b0_0 .net "vld_in", 0 0, L_000001e2f1c22fc0;  alias, 1 drivers
v000001e2f1ca8850_0 .var "vld_in_diff", 0 0;
v000001e2f1ca71d0_0 .net "vld_out", 0 0, v000001e2f1ca80d0_0;  alias, 1 drivers
v000001e2f1ca80d0_0 .var "vld_out_reg", 0 0;
E_000001e2f1c42ff0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca7f90_0, v000001e2f1ca7590_0;
E_000001e2f1c434f0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca8850_0, v000001e2f1ca8d50_0, v000001e2f1ca8df0_0;
S_000001e2f1c4db00 .scope module, "fix_mult_u4" "fix_mult" 3 77, 5 1 0, S_000001e2f1c321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 20 "a";
    .port_info 4 /INPUT 20 "b";
    .port_info 5 /OUTPUT 20 "r";
    .port_info 6 /OUTPUT 1 "vld_out";
P_000001e2f1c24420 .param/l "WIDTHa" 0 5 2, +C4<00000000000000000000000000010100>;
P_000001e2f1c24458 .param/l "WIDTHb" 0 5 3, +C4<00000000000000000000000000010100>;
P_000001e2f1c24490 .param/l "WIDTHr" 0 5 4, +C4<00000000000000000000000000010100>;
L_000001e2f1c235e0 .functor BUFZ 20, v000001e2f1ca90a0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v000001e2f1ca7770_0 .net "a", 19 0, v000001e2f1ca9780_0;  alias, 1 drivers
v000001e2f1ca79f0_0 .var/s "a_reg", 19 0;
v000001e2f1ca7b30_0 .net "b", 19 0, v000001e2f1caa7c0_0;  alias, 1 drivers
v000001e2f1ca88f0_0 .var/s "b_reg", 19 0;
v000001e2f1ca7c70_0 .net "clk", 0 0, v000001e2f1cac870_0;  alias, 1 drivers
v000001e2f1ca8990_0 .var "finish_mult", 0 0;
v000001e2f1ca85d0_0 .net "r", 19 0, L_000001e2f1c235e0;  alias, 1 drivers
v000001e2f1caa180_0 .var "r_reg", 39 0;
v000001e2f1ca90a0_0 .var/s "result_reg", 19 0;
v000001e2f1ca9320_0 .net "rstn", 0 0, v000001e2f1cad090_0;  alias, 1 drivers
v000001e2f1caa400_0 .net "vld_in", 0 0, L_000001e2f1c22fc0;  alias, 1 drivers
v000001e2f1ca9e60_0 .var "vld_in_diff", 0 0;
v000001e2f1ca9f00_0 .net "vld_out", 0 0, v000001e2f1ca9140_0;  alias, 1 drivers
v000001e2f1ca9140_0 .var "vld_out_reg", 0 0;
E_000001e2f1c43230 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca8990_0, v000001e2f1caa180_0;
E_000001e2f1c42fb0 .event anyedge, v000001e2f1c30fe0_0, v000001e2f1ca9e60_0, v000001e2f1ca79f0_0, v000001e2f1ca88f0_0;
    .scope S_000001e2f1c40b70;
T_0 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca7950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca7d10_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca7810_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e2f1ca8170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e2f1ca83f0_0;
    %assign/vec4 v000001e2f1ca7d10_0, 0;
    %load/vec4 v000001e2f1ca7270_0;
    %assign/vec4 v000001e2f1ca7810_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e2f1c40b70;
T_1 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1ca8170_0;
    %assign/vec4 v000001e2f1ca7a90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e2f1c40b70;
T_2 ;
    %wait E_000001e2f1c42c70;
    %load/vec4 v000001e2f1ca7950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v000001e2f1ca78b0_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca8f30_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e2f1ca7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e2f1ca7d10_0;
    %pad/s 40;
    %load/vec4 v000001e2f1ca7810_0;
    %pad/s 40;
    %mul;
    %store/vec4 v000001e2f1ca78b0_0, 0, 40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca8f30_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v000001e2f1ca78b0_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca8f30_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e2f1c40b70;
T_3 ;
    %wait E_000001e2f1c42f70;
    %load/vec4 v000001e2f1ca7950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1ca8530_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca8490_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e2f1ca8f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001e2f1ca78b0_0;
    %parti/s 20, 18, 6;
    %store/vec4 v000001e2f1ca8530_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca8490_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1ca8530_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca8490_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e2f1c40d00;
T_4 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca7e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca8cb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca7450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e2f1ca8210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e2f1ca8710_0;
    %assign/vec4 v000001e2f1ca8cb0_0, 0;
    %load/vec4 v000001e2f1ca87b0_0;
    %assign/vec4 v000001e2f1ca7450_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e2f1c40d00;
T_5 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1ca8210_0;
    %assign/vec4 v000001e2f1ca8c10_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e2f1c40d00;
T_6 ;
    %wait E_000001e2f1c42bf0;
    %load/vec4 v000001e2f1ca7e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v000001e2f1ca7090_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca8350_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e2f1ca8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001e2f1ca8cb0_0;
    %pad/s 40;
    %load/vec4 v000001e2f1ca7450_0;
    %pad/s 40;
    %mul;
    %store/vec4 v000001e2f1ca7090_0, 0, 40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca8350_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v000001e2f1ca7090_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca8350_0, 0, 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e2f1c40d00;
T_7 ;
    %wait E_000001e2f1c43070;
    %load/vec4 v000001e2f1ca7e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1ca7bd0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca74f0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e2f1ca8350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000001e2f1ca7090_0;
    %parti/s 20, 18, 6;
    %store/vec4 v000001e2f1ca7bd0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca74f0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1ca7bd0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca74f0_0, 0, 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e2f1c4d860;
T_8 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca7130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca8d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca8df0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001e2f1ca82b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001e2f1ca76d0_0;
    %assign/vec4 v000001e2f1ca8d50_0, 0;
    %load/vec4 v000001e2f1ca7ef0_0;
    %assign/vec4 v000001e2f1ca8df0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e2f1c4d860;
T_9 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1ca82b0_0;
    %assign/vec4 v000001e2f1ca8850_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e2f1c4d860;
T_10 ;
    %wait E_000001e2f1c434f0;
    %load/vec4 v000001e2f1ca7130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v000001e2f1ca7590_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca7f90_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e2f1ca8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001e2f1ca8d50_0;
    %pad/s 40;
    %load/vec4 v000001e2f1ca8df0_0;
    %pad/s 40;
    %mul;
    %store/vec4 v000001e2f1ca7590_0, 0, 40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca7f90_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v000001e2f1ca7590_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca7f90_0, 0, 1;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e2f1c4d860;
T_11 ;
    %wait E_000001e2f1c42ff0;
    %load/vec4 v000001e2f1ca7130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1ca8030_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca80d0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e2f1ca7f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v000001e2f1ca7590_0;
    %parti/s 20, 18, 6;
    %store/vec4 v000001e2f1ca8030_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca80d0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1ca8030_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca80d0_0, 0, 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e2f1c4db00;
T_12 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca79f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca88f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001e2f1caa400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001e2f1ca7770_0;
    %assign/vec4 v000001e2f1ca79f0_0, 0;
    %load/vec4 v000001e2f1ca7b30_0;
    %assign/vec4 v000001e2f1ca88f0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e2f1c4db00;
T_13 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1caa400_0;
    %assign/vec4 v000001e2f1ca9e60_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e2f1c4db00;
T_14 ;
    %wait E_000001e2f1c42fb0;
    %load/vec4 v000001e2f1ca9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v000001e2f1caa180_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca8990_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e2f1ca9e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001e2f1ca79f0_0;
    %pad/s 40;
    %load/vec4 v000001e2f1ca88f0_0;
    %pad/s 40;
    %mul;
    %store/vec4 v000001e2f1caa180_0, 0, 40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca8990_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v000001e2f1caa180_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca8990_0, 0, 1;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001e2f1c4db00;
T_15 ;
    %wait E_000001e2f1c43230;
    %load/vec4 v000001e2f1ca9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1ca90a0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca9140_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001e2f1ca8990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v000001e2f1caa180_0;
    %parti/s 20, 18, 6;
    %store/vec4 v000001e2f1ca90a0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca9140_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1ca90a0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca9140_0, 0, 1;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001e2f1ba2670;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c30220_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001e2f1ba2670;
T_17 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1c30fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1c31300_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1c309a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1c31760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1c31800_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e2f1c31440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001e2f1c31ee0_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1c31ee0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1c31300_0, 0;
    %load/vec4 v000001e2f1c30720_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1c30720_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1c309a0_0, 0;
    %load/vec4 v000001e2f1c31ee0_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1c31760_0, 0;
    %load/vec4 v000001e2f1c30720_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1c31800_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e2f1ba2670;
T_18 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1c31440_0;
    %assign/vec4 v000001e2f1c31e40_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000001e2f1ba2670;
T_19 ;
    %wait E_000001e2f1c42c30;
    %load/vec4 v000001e2f1c30fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c311c0_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c30c20_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31d00_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001e2f1c31e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f1c304a0_0, 0, 32;
T_19.4 ;
    %load/vec4 v000001e2f1c304a0_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v000001e2f1c304a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.6, 4;
    %load/vec4 v000001e2f1c31300_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %load/vec4 v000001e2f1c309a0_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1c304a0_0;
    %store/vec4 v000001e2f1c30c20_0, 4, 1;
    %load/vec4 v000001e2f1c31300_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %load/vec4 v000001e2f1c309a0_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v000001e2f1c304a0_0;
    %store/vec4 v000001e2f1c311c0_0, 4, 1;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v000001e2f1c31300_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %load/vec4 v000001e2f1c309a0_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1c311c0_0;
    %load/vec4 v000001e2f1c304a0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1c304a0_0;
    %store/vec4 v000001e2f1c30c20_0, 4, 1;
    %load/vec4 v000001e2f1c31300_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %load/vec4 v000001e2f1c309a0_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %and;
    %load/vec4 v000001e2f1c31300_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %load/vec4 v000001e2f1c309a0_0;
    %load/vec4 v000001e2f1c304a0_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1c311c0_0;
    %load/vec4 v000001e2f1c304a0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v000001e2f1c304a0_0;
    %store/vec4 v000001e2f1c311c0_0, 4, 1;
T_19.7 ;
    %load/vec4 v000001e2f1c304a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f1c304a0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c31d00_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c311c0_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c30c20_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31d00_0, 0, 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001e2f1ba2670;
T_20 ;
    %wait E_000001e2f1c42e30;
    %load/vec4 v000001e2f1c30fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c31da0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c30220_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001e2f1c31d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c307c0_0, 0, 1;
    %load/vec4 v000001e2f1c31760_0;
    %load/vec4 v000001e2f1c31800_0;
    %xor;
    %nor/r;
    %load/vec4 v000001e2f1c30c20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000001e2f1c30c20_0;
    %parti/s 1, 19, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c30220_0, 0, 1;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c30220_0, 0, 1;
T_20.5 ;
    %load/vec4 v000001e2f1c30c20_0;
    %store/vec4 v000001e2f1c31da0_0, 0, 21;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c30220_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c31da0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c307c0_0, 0, 1;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001e2f1bcd920;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31080_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_000001e2f1bcd920;
T_22 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1c314e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1c31b20_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1c30680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1c302c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1c319e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001e2f1c30b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001e2f1c30540_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1c30540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1c31b20_0, 0;
    %load/vec4 v000001e2f1c30f40_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1c30f40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1c30680_0, 0;
    %load/vec4 v000001e2f1c30540_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1c302c0_0, 0;
    %load/vec4 v000001e2f1c30f40_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1c319e0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001e2f1bcd920;
T_23 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1c30b80_0;
    %assign/vec4 v000001e2f1c31580_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e2f1bcd920;
T_24 ;
    %wait E_000001e2f1c42e70;
    %load/vec4 v000001e2f1c314e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c30ae0_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c30a40_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31f80_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001e2f1c31580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f1c31940_0, 0, 32;
T_24.4 ;
    %load/vec4 v000001e2f1c31940_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_24.5, 5;
    %load/vec4 v000001e2f1c31940_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v000001e2f1c31b20_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %load/vec4 v000001e2f1c30680_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1c31940_0;
    %store/vec4 v000001e2f1c30a40_0, 4, 1;
    %load/vec4 v000001e2f1c31b20_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %load/vec4 v000001e2f1c30680_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v000001e2f1c31940_0;
    %store/vec4 v000001e2f1c30ae0_0, 4, 1;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v000001e2f1c31b20_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %load/vec4 v000001e2f1c30680_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1c30ae0_0;
    %load/vec4 v000001e2f1c31940_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1c31940_0;
    %store/vec4 v000001e2f1c30a40_0, 4, 1;
    %load/vec4 v000001e2f1c31b20_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %load/vec4 v000001e2f1c30680_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %and;
    %load/vec4 v000001e2f1c31b20_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %load/vec4 v000001e2f1c30680_0;
    %load/vec4 v000001e2f1c31940_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1c30ae0_0;
    %load/vec4 v000001e2f1c31940_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v000001e2f1c31940_0;
    %store/vec4 v000001e2f1c30ae0_0, 4, 1;
T_24.7 ;
    %load/vec4 v000001e2f1c31940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f1c31940_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c31f80_0, 0, 1;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c30ae0_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c30a40_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31f80_0, 0, 1;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001e2f1bcd920;
T_25 ;
    %wait E_000001e2f1c43870;
    %load/vec4 v000001e2f1c314e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c300e0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31080_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001e2f1c31f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c31bc0_0, 0, 1;
    %load/vec4 v000001e2f1c302c0_0;
    %load/vec4 v000001e2f1c319e0_0;
    %xor;
    %nor/r;
    %load/vec4 v000001e2f1c30a40_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000001e2f1c30a40_0;
    %parti/s 1, 19, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c31080_0, 0, 1;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31080_0, 0, 1;
T_25.5 ;
    %load/vec4 v000001e2f1c30a40_0;
    %store/vec4 v000001e2f1c300e0_0, 0, 21;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31080_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c300e0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c31bc0_0, 0, 1;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001e2f1bcdbc0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c00980_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_000001e2f1bcdbc0;
T_27 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1c01740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1c30180_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1c31620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1c30cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1c30e00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001e2f1c01060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001e2f1c31a80_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1c31a80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1c30180_0, 0;
    %load/vec4 v000001e2f1c30d60_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1c30d60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1c31620_0, 0;
    %load/vec4 v000001e2f1c31a80_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1c30cc0_0, 0;
    %load/vec4 v000001e2f1c30d60_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1c30e00_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001e2f1bcdbc0;
T_28 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1c01060_0;
    %assign/vec4 v000001e2f1c01380_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_000001e2f1bcdbc0;
T_29 ;
    %wait E_000001e2f1c434b0;
    %load/vec4 v000001e2f1c01740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c316c0_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c00ca0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c016a0_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001e2f1c01380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f1c01240_0, 0, 32;
T_29.4 ;
    %load/vec4 v000001e2f1c01240_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_29.5, 5;
    %load/vec4 v000001e2f1c01240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.6, 4;
    %load/vec4 v000001e2f1c30180_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %load/vec4 v000001e2f1c31620_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1c01240_0;
    %store/vec4 v000001e2f1c00ca0_0, 4, 1;
    %load/vec4 v000001e2f1c30180_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %load/vec4 v000001e2f1c31620_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v000001e2f1c01240_0;
    %store/vec4 v000001e2f1c316c0_0, 4, 1;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v000001e2f1c30180_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %load/vec4 v000001e2f1c31620_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1c316c0_0;
    %load/vec4 v000001e2f1c01240_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1c01240_0;
    %store/vec4 v000001e2f1c00ca0_0, 4, 1;
    %load/vec4 v000001e2f1c30180_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %load/vec4 v000001e2f1c31620_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %and;
    %load/vec4 v000001e2f1c30180_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %load/vec4 v000001e2f1c31620_0;
    %load/vec4 v000001e2f1c01240_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1c316c0_0;
    %load/vec4 v000001e2f1c01240_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v000001e2f1c01240_0;
    %store/vec4 v000001e2f1c316c0_0, 4, 1;
T_29.7 ;
    %load/vec4 v000001e2f1c01240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f1c01240_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c016a0_0, 0, 1;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c316c0_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c00ca0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c016a0_0, 0, 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001e2f1bcdbc0;
T_30 ;
    %wait E_000001e2f1c42f30;
    %load/vec4 v000001e2f1c01740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c00f20_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c00980_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001e2f1c016a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c01ce0_0, 0, 1;
    %load/vec4 v000001e2f1c30cc0_0;
    %load/vec4 v000001e2f1c30e00_0;
    %xor;
    %nor/r;
    %load/vec4 v000001e2f1c00ca0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000001e2f1c00ca0_0;
    %parti/s 1, 19, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1c00980_0, 0, 1;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c00980_0, 0, 1;
T_30.5 ;
    %load/vec4 v000001e2f1c00ca0_0;
    %store/vec4 v000001e2f1c00f20_0, 0, 21;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c00980_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1c00f20_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1c01ce0_0, 0, 1;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001e2f1b62e70;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca68e0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_000001e2f1b62e70;
T_32 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca5da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1c020a0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1bfa4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1c00200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1bfa420_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001e2f1ca6700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000001e2f1c01d80_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1c01d80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1c020a0_0, 0;
    %load/vec4 v000001e2f1bfa060_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1bfa060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1bfa4c0_0, 0;
    %load/vec4 v000001e2f1c01d80_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1c00200_0, 0;
    %load/vec4 v000001e2f1bfa060_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1bfa420_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001e2f1b62e70;
T_33 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1ca6700_0;
    %assign/vec4 v000001e2f1ca5b20_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_000001e2f1b62e70;
T_34 ;
    %wait E_000001e2f1c432b0;
    %load/vec4 v000001e2f1ca5da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1bfa100_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca53a0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1bfa240_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001e2f1ca5b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f1ca6660_0, 0, 32;
T_34.4 ;
    %load/vec4 v000001e2f1ca6660_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_34.5, 5;
    %load/vec4 v000001e2f1ca6660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.6, 4;
    %load/vec4 v000001e2f1c020a0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %load/vec4 v000001e2f1bfa4c0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1ca6660_0;
    %store/vec4 v000001e2f1ca53a0_0, 4, 1;
    %load/vec4 v000001e2f1c020a0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %load/vec4 v000001e2f1bfa4c0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v000001e2f1ca6660_0;
    %store/vec4 v000001e2f1bfa100_0, 4, 1;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v000001e2f1c020a0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %load/vec4 v000001e2f1bfa4c0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1bfa100_0;
    %load/vec4 v000001e2f1ca6660_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1ca6660_0;
    %store/vec4 v000001e2f1ca53a0_0, 4, 1;
    %load/vec4 v000001e2f1c020a0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %load/vec4 v000001e2f1bfa4c0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %and;
    %load/vec4 v000001e2f1c020a0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %load/vec4 v000001e2f1bfa4c0_0;
    %load/vec4 v000001e2f1ca6660_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1bfa100_0;
    %load/vec4 v000001e2f1ca6660_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v000001e2f1ca6660_0;
    %store/vec4 v000001e2f1bfa100_0, 4, 1;
T_34.7 ;
    %load/vec4 v000001e2f1ca6660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f1ca6660_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1bfa240_0, 0, 1;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1bfa100_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca53a0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1bfa240_0, 0, 1;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001e2f1b62e70;
T_35 ;
    %wait E_000001e2f1c436b0;
    %load/vec4 v000001e2f1ca5da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca6a20_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca68e0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001e2f1bfa240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca5bc0_0, 0, 1;
    %load/vec4 v000001e2f1c00200_0;
    %load/vec4 v000001e2f1bfa420_0;
    %xor;
    %nor/r;
    %load/vec4 v000001e2f1ca53a0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000001e2f1ca53a0_0;
    %parti/s 1, 19, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca68e0_0, 0, 1;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca68e0_0, 0, 1;
T_35.5 ;
    %load/vec4 v000001e2f1ca53a0_0;
    %store/vec4 v000001e2f1ca6a20_0, 0, 21;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca68e0_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca6a20_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca5bc0_0, 0, 1;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001e2f1c40740;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca58a0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_000001e2f1c40740;
T_37 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca6340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1ca5e40_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1ca6c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1ca60c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1ca5ee0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001e2f1ca5120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000001e2f1ca65c0_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1ca65c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1ca5e40_0, 0;
    %load/vec4 v000001e2f1ca56c0_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1ca56c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1ca6c00_0, 0;
    %load/vec4 v000001e2f1ca65c0_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1ca60c0_0, 0;
    %load/vec4 v000001e2f1ca56c0_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1ca5ee0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001e2f1c40740;
T_38 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1ca5120_0;
    %assign/vec4 v000001e2f1ca6e80_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_000001e2f1c40740;
T_39 ;
    %wait E_000001e2f1c43730;
    %load/vec4 v000001e2f1ca6340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca5f80_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca62a0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca6ac0_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001e2f1ca6e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f1ca6160_0, 0, 32;
T_39.4 ;
    %load/vec4 v000001e2f1ca6160_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_39.5, 5;
    %load/vec4 v000001e2f1ca6160_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.6, 4;
    %load/vec4 v000001e2f1ca5e40_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6c00_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1ca6160_0;
    %store/vec4 v000001e2f1ca62a0_0, 4, 1;
    %load/vec4 v000001e2f1ca5e40_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6c00_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v000001e2f1ca6160_0;
    %store/vec4 v000001e2f1ca5f80_0, 4, 1;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v000001e2f1ca5e40_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6c00_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1ca5f80_0;
    %load/vec4 v000001e2f1ca6160_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1ca6160_0;
    %store/vec4 v000001e2f1ca62a0_0, 4, 1;
    %load/vec4 v000001e2f1ca5e40_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6c00_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %and;
    %load/vec4 v000001e2f1ca5e40_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6c00_0;
    %load/vec4 v000001e2f1ca6160_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1ca5f80_0;
    %load/vec4 v000001e2f1ca6160_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v000001e2f1ca6160_0;
    %store/vec4 v000001e2f1ca5f80_0, 4, 1;
T_39.7 ;
    %load/vec4 v000001e2f1ca6160_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f1ca6160_0, 0, 32;
    %jmp T_39.4;
T_39.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca6ac0_0, 0, 1;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca5f80_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca62a0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca6ac0_0, 0, 1;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001e2f1c40740;
T_40 ;
    %wait E_000001e2f1c42db0;
    %load/vec4 v000001e2f1ca6340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca6980_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca58a0_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001e2f1ca6ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca63e0_0, 0, 1;
    %load/vec4 v000001e2f1ca60c0_0;
    %load/vec4 v000001e2f1ca5ee0_0;
    %xor;
    %nor/r;
    %load/vec4 v000001e2f1ca62a0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000001e2f1ca62a0_0;
    %parti/s 1, 19, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca58a0_0, 0, 1;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca58a0_0, 0, 1;
T_40.5 ;
    %load/vec4 v000001e2f1ca62a0_0;
    %store/vec4 v000001e2f1ca6980_0, 0, 21;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca58a0_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca6980_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca63e0_0, 0, 1;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001e2f1c408d0;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca5080_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_000001e2f1c408d0;
T_42 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca54e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1ca6b60_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e2f1ca6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1ca67a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2f1ca59e0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001e2f1ca5580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001e2f1ca6ca0_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1ca6ca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1ca6b60_0, 0;
    %load/vec4 v000001e2f1ca5940_0;
    %parti/s 1, 19, 6;
    %load/vec4 v000001e2f1ca5940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f1ca6840_0, 0;
    %load/vec4 v000001e2f1ca6ca0_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1ca67a0_0, 0;
    %load/vec4 v000001e2f1ca5940_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001e2f1ca59e0_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001e2f1c408d0;
T_43 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1ca5580_0;
    %assign/vec4 v000001e2f1ca5620_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_000001e2f1c408d0;
T_44 ;
    %wait E_000001e2f1c42ef0;
    %load/vec4 v000001e2f1ca54e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca6480_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca51c0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca6520_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001e2f1ca5620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f1ca6de0_0, 0, 32;
T_44.4 ;
    %load/vec4 v000001e2f1ca6de0_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_44.5, 5;
    %load/vec4 v000001e2f1ca6de0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.6, 4;
    %load/vec4 v000001e2f1ca6b60_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6840_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1ca6de0_0;
    %store/vec4 v000001e2f1ca51c0_0, 4, 1;
    %load/vec4 v000001e2f1ca6b60_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6840_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v000001e2f1ca6de0_0;
    %store/vec4 v000001e2f1ca6480_0, 4, 1;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v000001e2f1ca6b60_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6840_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1ca6480_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001e2f1ca6de0_0;
    %store/vec4 v000001e2f1ca51c0_0, 4, 1;
    %load/vec4 v000001e2f1ca6b60_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6840_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %and;
    %load/vec4 v000001e2f1ca6b60_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %load/vec4 v000001e2f1ca6840_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001e2f1ca6480_0;
    %load/vec4 v000001e2f1ca6de0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %or;
    %ix/getv/s 4, v000001e2f1ca6de0_0;
    %store/vec4 v000001e2f1ca6480_0, 4, 1;
T_44.7 ;
    %load/vec4 v000001e2f1ca6de0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f1ca6de0_0, 0, 32;
    %jmp T_44.4;
T_44.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca6520_0, 0, 1;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca6480_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca51c0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca6520_0, 0, 1;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000001e2f1c408d0;
T_45 ;
    %wait E_000001e2f1c430f0;
    %load/vec4 v000001e2f1ca54e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca5260_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca5080_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001e2f1ca6520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca7630_0, 0, 1;
    %load/vec4 v000001e2f1ca67a0_0;
    %load/vec4 v000001e2f1ca59e0_0;
    %xor;
    %nor/r;
    %load/vec4 v000001e2f1ca51c0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000001e2f1ca51c0_0;
    %parti/s 1, 19, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1ca5080_0, 0, 1;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca5080_0, 0, 1;
T_45.5 ;
    %load/vec4 v000001e2f1ca51c0_0;
    %store/vec4 v000001e2f1ca5260_0, 0, 21;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca5080_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001e2f1ca5260_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca7630_0, 0, 1;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001e2f1c321a0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1ca9500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1caab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1caad60_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_000001e2f1c321a0;
T_47 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca9820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2f1caa680_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001e2f1caa680_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e2f1ca9dc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001e2f1caa680_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001e2f1caa680_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v000001e2f1caa680_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.4, 5;
    %load/vec4 v000001e2f1caa680_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_47.6, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e2f1caa680_0, 0;
    %jmp T_47.7;
T_47.6 ;
    %load/vec4 v000001e2f1caa680_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001e2f1caa680_0, 0;
T_47.7 ;
T_47.4 ;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001e2f1c321a0;
T_48 ;
    %wait E_000001e2f1c42930;
    %load/vec4 v000001e2f1ca9820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca9fa0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1ca9780_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1caa7c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e2f1caaa40_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001e2f1ca9dc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e2f1caa680_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v000001e2f1cac690_0;
    %assign/vec4 v000001e2f1ca9fa0_0, 0;
    %load/vec4 v000001e2f1cac5f0_0;
    %assign/vec4 v000001e2f1ca9780_0, 0;
    %load/vec4 v000001e2f1ca9280_0;
    %assign/vec4 v000001e2f1caa7c0_0, 0;
    %load/vec4 v000001e2f1ca98c0_0;
    %assign/vec4 v000001e2f1caaa40_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001e2f1c321a0;
T_49 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1ca9dc0_0;
    %assign/vec4 v000001e2f1ca9500_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_000001e2f1c321a0;
T_50 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1caa040_0;
    %assign/vec4 v000001e2f1caa540_0, 0;
    %load/vec4 v000001e2f1caa2c0_0;
    %assign/vec4 v000001e2f1caa860_0, 0;
    %load/vec4 v000001e2f1caa0e0_0;
    %assign/vec4 v000001e2f1caa9a0_0, 0;
    %load/vec4 v000001e2f1ca9a00_0;
    %assign/vec4 v000001e2f1ca9c80_0, 0;
    %load/vec4 v000001e2f1caaae0_0;
    %assign/vec4 v000001e2f1caab80_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_000001e2f1c321a0;
T_51 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1caacc0_0;
    %assign/vec4 v000001e2f1caad60_0, 0;
    %load/vec4 v000001e2f1ca9960_0;
    %assign/vec4 v000001e2f1ca9b40_0, 0;
    %load/vec4 v000001e2f1cac2d0_0;
    %assign/vec4 v000001e2f1cac9b0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_000001e2f1c321a0;
T_52 ;
    %wait E_000001e2f1c42d70;
    %load/vec4 v000001e2f1caccd0_0;
    %assign/vec4 v000001e2f1cacff0_0, 0;
    %load/vec4 v000001e2f1cac0f0_0;
    %assign/vec4 v000001e2f1cac050_0, 0;
    %load/vec4 v000001e2f1caca50_0;
    %assign/vec4 v000001e2f1cace10_0, 0;
    %load/vec4 v000001e2f1cac730_0;
    %assign/vec4 v000001e2f1cacd70_0, 0;
    %load/vec4 v000001e2f1cac7d0_0;
    %assign/vec4 v000001e2f1cac410_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_000001e2f1c321a0;
T_53 ;
    %vpi_func 3 145 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134ac_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1ca9aa0_0, 0, 32;
    %vpi_func 3 146 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134bd_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1caaf40_0, 0, 32;
    %vpi_func 3 147 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134ad_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1caaea0_0, 0, 32;
    %vpi_func 3 148 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134bc_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1ca95a0_0, 0, 32;
    %vpi_func 3 149 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134temp_i_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1ca91e0_0, 0, 32;
    %vpi_func 3 150 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134temp_r_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1ca9640_0, 0, 32;
    %pushi/vec4 256, 0, 32;
T_53.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_53.1, 5;
    %jmp/1 T_53.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e2f1c431f0;
    %vpi_call 3 155 "$fdisplay", v000001e2f1ca9aa0_0, "%b", v000001e2f1caa2c0_0 {0 0 0};
    %vpi_call 3 156 "$fdisplay", v000001e2f1caaf40_0, "%b", v000001e2f1ca9a00_0 {0 0 0};
    %vpi_call 3 157 "$fdisplay", v000001e2f1caaea0_0, "%b", v000001e2f1caa040_0 {0 0 0};
    %vpi_call 3 158 "$fdisplay", v000001e2f1ca95a0_0, "%b", v000001e2f1caa0e0_0 {0 0 0};
    %wait E_000001e2f1c42eb0;
    %vpi_call 3 162 "$fdisplay", v000001e2f1ca91e0_0, "%b", v000001e2f1ca9960_0 {0 0 0};
    %vpi_call 3 163 "$fdisplay", v000001e2f1ca9640_0, "%b", v000001e2f1cac2d0_0 {0 0 0};
    %jmp T_53.0;
T_53.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call 3 167 "$fclose", v000001e2f1ca9aa0_0 {0 0 0};
    %vpi_call 3 168 "$fclose", v000001e2f1caaea0_0 {0 0 0};
    %vpi_call 3 169 "$fclose", v000001e2f1ca95a0_0 {0 0 0};
    %vpi_call 3 170 "$fclose", v000001e2f1caaf40_0 {0 0 0};
    %vpi_call 3 171 "$fclose", v000001e2f1ca91e0_0 {0 0 0};
    %vpi_call 3 172 "$fclose", v000001e2f1ca9640_0 {0 0 0};
    %end;
    .thread T_53;
    .scope S_000001e2f1b94da0;
T_54 ;
    %delay 5, 0;
    %load/vec4 v000001e2f1cac870_0;
    %inv;
    %store/vec4 v000001e2f1cac870_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_000001e2f1b94da0;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1cac870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1cad090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1cad130_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1cabdd0_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1cac230_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1cab790_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1cab650_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e2f1cabfb0_0, 0, 32;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1cab3d0_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f1caba10_0, 0, 20;
    %vpi_call 2 36 "$readmemb", "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134x1_r_fix_bin.txt", v000001e2f1cabf10 {0 0 0};
    %vpi_call 2 37 "$readmemb", "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134x1_i_fix_bin.txt", v000001e2f1cad1d0 {0 0 0};
    %vpi_call 2 38 "$readmemb", "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134x2_r_fix_bin.txt", v000001e2f1cab830 {0 0 0};
    %vpi_call 2 39 "$readmemb", "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134x2_i_fix_bin.txt", v000001e2f1cab6f0 {0 0 0};
    %vpi_call 2 40 "$readmemb", "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134sinx_fix_bin.txt", v000001e2f1cabab0 {0 0 0};
    %vpi_call 2 41 "$readmemb", "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134cosx_fix_bin.txt", v000001e2f1cac910 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134y1_r_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1cab5b0_0, 0, 32;
    %vpi_func 2 44 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134y2_r_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1cabbf0_0, 0, 32;
    %vpi_func 2 45 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134y1_i_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1cac190_0, 0, 32;
    %vpi_func 2 46 "$fopen" 32, "C:\134Users\13432172\134Desktop\134fft_fix\134scr\134valid_butterfly\134y2_i_fix_bin.txt", "w" {0 0 0};
    %store/vec4 v000001e2f1cabe70_0, 0, 32;
    %delay 11, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1cad090_0, 0, 1;
    %delay 9, 0;
    %pushi/vec4 20, 0, 32;
T_55.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_55.1, 5;
    %jmp/1 T_55.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %ix/getv/s 4, v000001e2f1cabfb0_0;
    %load/vec4a v000001e2f1cabf10, 4;
    %store/vec4 v000001e2f1cabdd0_0, 0, 20;
    %ix/getv/s 4, v000001e2f1cabfb0_0;
    %load/vec4a v000001e2f1cad1d0, 4;
    %store/vec4 v000001e2f1cac230_0, 0, 20;
    %ix/getv/s 4, v000001e2f1cabfb0_0;
    %load/vec4a v000001e2f1cab830, 4;
    %store/vec4 v000001e2f1cab790_0, 0, 20;
    %ix/getv/s 4, v000001e2f1cabfb0_0;
    %load/vec4a v000001e2f1cab6f0, 4;
    %store/vec4 v000001e2f1cab650_0, 0, 20;
    %ix/getv/s 4, v000001e2f1cabfb0_0;
    %load/vec4a v000001e2f1cabab0, 4;
    %store/vec4 v000001e2f1cab3d0_0, 0, 20;
    %ix/getv/s 4, v000001e2f1cabfb0_0;
    %load/vec4a v000001e2f1cac910, 4;
    %store/vec4 v000001e2f1caba10_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f1cad130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f1cad130_0, 0, 1;
    %wait E_000001e2f1c436f0;
    %vpi_call 2 64 "$fdisplay", v000001e2f1cab5b0_0, "%b", v000001e2f1cabc90_0 {0 0 0};
    %vpi_call 2 65 "$fdisplay", v000001e2f1cac190_0, "%b", v000001e2f1cab8d0_0 {0 0 0};
    %vpi_call 2 66 "$fdisplay", v000001e2f1cabbf0_0, "%b", v000001e2f1caf7f0_0 {0 0 0};
    %vpi_call 2 67 "$fdisplay", v000001e2f1cabe70_0, "%b", v000001e2f1cae850_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v000001e2f1cabfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e2f1cabfb0_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %pop/vec4 1;
    %vpi_call 2 72 "$fclose", v000001e2f1cab5b0_0 {0 0 0};
    %vpi_call 2 73 "$fclose", v000001e2f1cabbf0_0 {0 0 0};
    %vpi_call 2 74 "$fclose", v000001e2f1cac190_0 {0 0 0};
    %vpi_call 2 75 "$fclose", v000001e2f1cabe70_0 {0 0 0};
    %delay 10, 0;
    %delay 1, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_55;
    .scope S_000001e2f1b94da0;
T_56 ;
    %vpi_call 2 107 "$dumpfile", "fix_butterfly_tb.vcd" {0 0 0};
    %vpi_call 2 108 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e2f1b94da0 {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fix_butterfly_tb.v";
    "./fix_butterfly.v";
    "./fix_adder.v";
    "./fix_mult.v";
