// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2451[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception2499[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<323>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3424>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<338>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r249, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd59, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r258, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r258, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd60, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r250, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r259, %r2, %r3;
	or.b32  	%r260, %r259, %r5;
	mul.wide.u32 	%rd67, %r260, 4;
	add.s64 	%rd6, %rd60, %rd67;
	mov.u32 	%r261, 1;
	st.global.u32 	[%rd6], %r261;
	setp.gt.u32 	%p3, %r250, 8191;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r251, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r251, %r250;
	setp.gt.s32 	%p5, %r251, 16383;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r252, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r251, %r250;
	and.b32  	%r262, %r6, 63;
	setp.ne.s32 	%p7, %r262, 0;
	setp.gt.u32 	%p8, %r252, 511;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r253, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r253, %r252;
	setp.lt.s32 	%p11, %r253, 1024;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r263, %r253, %r252;
	mul.hi.s32 	%r264, %r6, 1374389535;
	shr.u32 	%r265, %r264, 31;
	shr.s32 	%r266, %r264, 4;
	add.s32 	%r267, %r266, %r265;
	setp.eq.s32 	%p13, %r263, %r267;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r254, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r254, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r255, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r255, %r254;
	setp.gt.s32 	%p16, %r255, 8;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r256, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r255, %r254;
	and.b32  	%r268, %r7, 7;
	setp.ne.s32 	%p18, %r268, 0;
	setp.lt.s32 	%p19, %r256, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r257, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r257, %r256;
	setp.gt.s32 	%p22, %r257, 2048;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r269, %r257, %r256;
	and.b32  	%r270, %r269, 7;
	setp.eq.s32 	%p24, %r270, 0;
	setp.eq.s32 	%p25, %r269, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_13;
$L__BB0_164:                            // %pass162
	and.b32  	%r128, %r3, 3;
	shr.u32 	%r129, %r3, 2;
	mul.lo.s32 	%r271, %r128, %r129;
	and.b32  	%r272, %r271, 7;
	cvt.rn.f32.s32 	%f185, %r272;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p318, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_176;
// %bb.165:
	@%p318 bra 	$L__BB0_172;
	bra.uni 	$L__BB0_166;
$L__BB0_172:
	mov.b32 	%r131, %f750;
	and.b32  	%r273, %r131, 8388607;
	or.b32  	%r3401, %r273, 1065353216;
	mov.b32 	%f745, %r3401;
	add.s32 	%r274, %r131, -1073741824;
	and.b32  	%r3402, %r274, -8388608;
	setp.eq.s32 	%p34, %r3402, 0;
	@%p34 bra 	$L__BB0_175;
// %bb.173:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_174:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r275, %r3402, 192937984;
	add.s32 	%r276, %r3401, %r275;
	mov.b32 	%f197, %r276;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3402, %r3402, %r275;
	mov.b32 	%r3401, %f745;
	setp.ne.s32 	%p35, %r3402, 0;
	setp.ne.s32 	%p36, %r3401, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_174;
$L__BB0_175:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r131, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_176;
$L__BB0_166:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r130, %f154;
	setp.lt.u32 	%p29, %r130, 1073741824;
	@%p29 bra 	$L__BB0_171;
// %bb.167:
	setp.lt.u32 	%p30, %r130, -2147483647;
	@%p30 bra 	$L__BB0_169;
// %bb.168:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_171;
$L__BB0_169:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_171;
// %bb.170:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_171:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_176:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r277, %f151;
	and.b32  	%r138, %r277, -2147483648;
	@%p39 bra 	$L__BB0_178;
// %bb.177:
	mov.b32 	%r278, %f746;
	or.b32  	%r279, %r138, %r278;
	mov.b32 	%f746, %r279;
$L__BB0_178:                            // %__nv_fmodf.exit
	shl.b32 	%r141, %r3, 1;
	and.b32  	%r294, %r141, 2;
	mul.lo.s32 	%r142, %r294, %r129;
	cvt.rn.f32.s32 	%f239, %r142;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p319, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p319 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r295, %r9, 8388607;
	or.b32  	%r3367, %r295, 1065353216;
	mov.b32 	%f705, %r3367;
	add.s32 	%r296, %r9, -1073741824;
	and.b32  	%r3368, %r296, -8388608;
	setp.eq.s32 	%p54, %r3368, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2328.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2328
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r297, %r3368, 192937984;
	add.s32 	%r298, %r3367, %r297;
	mov.b32 	%f251, %r298;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3368, %r3368, %r297;
	mov.b32 	%r3367, %f705;
	setp.ne.s32 	%p55, %r3368, 0;
	setp.ne.s32 	%p56, %r3367, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2330
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2307
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2311
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2314
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2333
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r299, %f168;
	and.b32  	%r16, %r299, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r300, %f706;
	or.b32  	%r301, %r16, %r300;
	mov.b32 	%f706, %r301;
$L__BB0_27:                             // %__nv_fmodf.exit2334
	add.s32 	%r310, %r142, %r129;
	cvt.rn.f32.s32 	%f291, %r310;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p320, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p320 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r311, %r18, 8388607;
	or.b32  	%r3369, %r311, 1065353216;
	mov.b32 	%f709, %r3369;
	add.s32 	%r312, %r18, -1073741824;
	and.b32  	%r3370, %r312, -8388608;
	setp.eq.s32 	%p74, %r3370, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2359.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2359
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r313, %r3370, 192937984;
	add.s32 	%r314, %r3369, %r313;
	mov.b32 	%f303, %r314;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3370, %r3370, %r313;
	mov.b32 	%r3369, %f709;
	setp.ne.s32 	%p75, %r3370, 0;
	setp.ne.s32 	%p76, %r3369, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2361
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2338
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2342
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2345
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2364
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r315, %f18;
	and.b32  	%r25, %r315, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r316, %f710;
	or.b32  	%r317, %r25, %r316;
	mov.b32 	%f710, %r317;
$L__BB0_41:                             // %__nv_fmodf.exit2365
	mul.lo.s32 	%r28, %r141, %r129;
	and.b32  	%r332, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r332;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p321, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p321 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r333, %r30, 8388607;
	or.b32  	%r3371, %r333, 1065353216;
	mov.b32 	%f713, %r3371;
	add.s32 	%r334, %r30, -1073741824;
	and.b32  	%r3372, %r334, -8388608;
	setp.eq.s32 	%p94, %r3372, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2390.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2390
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r335, %r3372, 192937984;
	add.s32 	%r336, %r3371, %r335;
	mov.b32 	%f357, %r336;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3372, %r3372, %r335;
	mov.b32 	%r3371, %f713;
	setp.ne.s32 	%p95, %r3372, 0;
	setp.ne.s32 	%p96, %r3371, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2392
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2369
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2373
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2376
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2395
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r337, %f35;
	and.b32  	%r37, %r337, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r338, %f714;
	or.b32  	%r339, %r37, %r338;
	mov.b32 	%f714, %r339;
$L__BB0_55:                             // %__nv_fmodf.exit2396
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r340, %f367;
	and.b32  	%r341, %r340, -2147483648;
	or.b32  	%r342, %r341, 1056964608;
	mov.b32 	%f368, %r342;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r343, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r344, %r343, 1;
	setp.eq.b32 	%p102, %r344, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r345, %r343, 2;
	setp.eq.s32 	%p103, %r345, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r346, %r343, 1;
	and.b32  	%r347, %r346, 2;
	setp.eq.s32 	%p104, %r347, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r348, %r28, %r129;
	and.b32  	%r349, %r348, 3;
	cvt.rn.f32.s32 	%f397, %r349;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p322, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p322 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r350, %r39, 8388607;
	or.b32  	%r3373, %r350, 1065353216;
	mov.b32 	%f717, %r3373;
	add.s32 	%r351, %r39, -1073741824;
	and.b32  	%r3374, %r351, -8388608;
	setp.eq.s32 	%p114, %r3374, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2421.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2421
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r352, %r3374, 192937984;
	add.s32 	%r353, %r3373, %r352;
	mov.b32 	%f409, %r353;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3374, %r3374, %r352;
	mov.b32 	%r3373, %f717;
	setp.ne.s32 	%p115, %r3374, 0;
	setp.ne.s32 	%p116, %r3373, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2423
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2400
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2404
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2407
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2426
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r354, %f54;
	and.b32  	%r46, %r354, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r355, %f718;
	or.b32  	%r356, %r46, %r355;
	mov.b32 	%f718, %r356;
$L__BB0_69:                             // %__nv_fmodf.exit2427
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r357, %f419;
	and.b32  	%r358, %r357, -2147483648;
	or.b32  	%r359, %r358, 1056964608;
	mov.b32 	%f420, %r359;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r360, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r361, %r360, 1;
	setp.eq.b32 	%p122, %r361, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r362, %r360, 2;
	setp.eq.s32 	%p123, %r362, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r363, %r360, 1;
	and.b32  	%r364, %r363, 2;
	setp.eq.s32 	%p124, %r364, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r3, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L688
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L690
	@%p27 bra 	$L__BB0_186;
// %bb.72:
	@%p318 bra 	$L__BB0_182;
	bra.uni 	$L__BB0_73;
$L__BB0_182:
	mov.b32 	%r144, %f750;
	and.b32  	%r371, %r144, 8388607;
	or.b32  	%r3403, %r371, 1065353216;
	mov.b32 	%f749, %r3403;
	add.s32 	%r372, %r144, -1073741824;
	and.b32  	%r3404, %r372, -8388608;
	setp.eq.s32 	%p135, %r3404, 0;
	@%p135 bra 	$L__BB0_185;
// %bb.183:                             // %__nv_fmaf_rn.exit4.i.i.i2452.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_184:                            // %__nv_fmaf_rn.exit4.i.i.i2452
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r373, %r3404, 192937984;
	add.s32 	%r374, %r3403, %r373;
	mov.b32 	%f459, %r374;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3404, %r3404, %r373;
	mov.b32 	%r3403, %f749;
	setp.ne.s32 	%p136, %r3404, 0;
	setp.ne.s32 	%p137, %r3403, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_184;
$L__BB0_185:                            // %__internal_fmodf_slowpath_mod.exit.i.i2454
	setp.gt.u32 	%p139, %r144, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_186;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2431
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r143, %f171;
	setp.lt.u32 	%p130, %r143, 1073741824;
	@%p130 bra 	$L__BB0_181;
// %bb.74:
	setp.lt.u32 	%p131, %r143, -2147483647;
	@%p131 bra 	$L__BB0_179;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_181;
$L__BB0_179:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_181;
// %bb.180:                             // %__nv_fmaf_rn.exit.i.i.i2435
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_181:                            // %__internal_fmodf_fastpath_quot.exit.i.i2438
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_186:                            // %__internal_fmodf_kernel.exit.i2457
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_188;
// %bb.187:
	mov.b32 	%r375, %f750;
	or.b32  	%r376, %r138, %r375;
	mov.b32 	%f750, %r376;
$L__BB0_188:                            // %__nv_fmodf.exit2458
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p319 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r391, %r51, 8388607;
	or.b32  	%r3375, %r391, 1065353216;
	mov.b32 	%f725, %r3375;
	add.s32 	%r392, %r51, -1073741824;
	and.b32  	%r3376, %r392, -8388608;
	setp.eq.s32 	%p155, %r3376, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2483.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2483
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r393, %r3376, 192937984;
	add.s32 	%r394, %r3375, %r393;
	mov.b32 	%f511, %r394;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3376, %r3376, %r393;
	mov.b32 	%r3375, %f725;
	setp.ne.s32 	%p156, %r3376, 0;
	setp.ne.s32 	%p157, %r3375, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2485
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2462
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2466
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2469
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2488
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r395, %f726;
	or.b32  	%r396, %r16, %r395;
	mov.b32 	%f726, %r396;
$L__BB0_89:                             // %__nv_fmodf.exit2489
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p320 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r405, %r59, 8388607;
	or.b32  	%r3377, %r405, 1065353216;
	mov.b32 	%f729, %r3377;
	add.s32 	%r406, %r59, -1073741824;
	and.b32  	%r3378, %r406, -8388608;
	setp.eq.s32 	%p175, %r3378, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2514.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2514
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r407, %r3378, 192937984;
	add.s32 	%r408, %r3377, %r407;
	mov.b32 	%f561, %r408;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3378, %r3378, %r407;
	mov.b32 	%r3377, %f729;
	setp.ne.s32 	%p176, %r3378, 0;
	setp.ne.s32 	%p177, %r3377, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2516
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2493
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2497
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2500
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2519
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r409, %f730;
	or.b32  	%r410, %r25, %r409;
	mov.b32 	%f730, %r410;
$L__BB0_103:                            // %__nv_fmodf.exit2520
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p321 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r425, %r69, 8388607;
	or.b32  	%r3379, %r425, 1065353216;
	mov.b32 	%f733, %r3379;
	add.s32 	%r426, %r69, -1073741824;
	and.b32  	%r3380, %r426, -8388608;
	setp.eq.s32 	%p195, %r3380, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2545.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2545
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r427, %r3380, 192937984;
	add.s32 	%r428, %r3379, %r427;
	mov.b32 	%f613, %r428;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3380, %r3380, %r427;
	mov.b32 	%r3379, %f733;
	setp.ne.s32 	%p196, %r3380, 0;
	setp.ne.s32 	%p197, %r3379, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2547
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2524
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2528
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2531
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2550
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r429, %f734;
	or.b32  	%r430, %r37, %r429;
	mov.b32 	%f734, %r430;
$L__BB0_117:                            // %__nv_fmodf.exit2551
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r431, %f623;
	and.b32  	%r432, %r431, -2147483648;
	or.b32  	%r433, %r432, 1056964608;
	mov.b32 	%f624, %r433;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r434, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r435, %r434, 1;
	setp.eq.b32 	%p204, %r435, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r436, %r434, 2;
	setp.eq.s32 	%p205, %r436, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r437, %r434, 1;
	and.b32  	%r438, %r437, 2;
	setp.eq.s32 	%p206, %r438, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p322 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r439, %r77, 8388607;
	or.b32  	%r3381, %r439, 1065353216;
	mov.b32 	%f737, %r3381;
	add.s32 	%r440, %r77, -1073741824;
	and.b32  	%r3382, %r440, -8388608;
	setp.eq.s32 	%p215, %r3382, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2576.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2576
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r441, %r3382, 192937984;
	add.s32 	%r442, %r3381, %r441;
	mov.b32 	%f663, %r442;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3382, %r3382, %r441;
	mov.b32 	%r3381, %f737;
	setp.ne.s32 	%p216, %r3382, 0;
	setp.ne.s32 	%p217, %r3381, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2578
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2555
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2559
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2562
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2581
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r443, %f738;
	or.b32  	%r444, %r46, %r443;
	mov.b32 	%f738, %r444;
$L__BB0_131:                            // %__nv_fmodf.exit2582
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r445, %f673;
	and.b32  	%r446, %r445, -2147483648;
	or.b32  	%r447, %r446, 1056964608;
	mov.b32 	%f674, %r447;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r448, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r449, %r448, 1;
	setp.eq.b32 	%p224, %r449, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r450, %r448, 2;
	setp.eq.s32 	%p225, %r450, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r451, %r448, 1;
	and.b32  	%r452, %r451, 2;
	setp.eq.s32 	%p226, %r452, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L981
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L983
	setp.gt.u32 	%p229, %r3, 15;
	mov.u32 	%r153, 999999999;
	@%p229 bra 	$L__BB0_190;
// %bb.134:                             // %L1013
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r460, %r3, 4;
	and.b32  	%r461, %r460, 240;
	or.b32  	%r462, %r461, %r4;
	mul.wide.u32 	%rd68, %r462, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r463, [%rd69];
	shl.b32 	%r464, %r463, 16;
	cvt.s32.s16 	%r86, %r463;
	shr.s32 	%r87, %r463, 16;
	or.b32  	%r465, %r464, 65535;
	setp.lt.u32 	%p230, %r465, 1114111;
	setp.lt.u32 	%p231, %r463, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_135;
$L__BB0_189:                            // %L1255
	mul.lo.s32 	%r469, %r87, 546;
	mad.lo.s32 	%r153, %r86, 33, %r469;
$L__BB0_190:                            // %pass576
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r286, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r287, %r286, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r383, %f469;
	or.b32  	%r288, %r287, 1056964608;
	mov.b32 	%r302, %f261;
	mov.b32 	%r324, %f313;
	and.b32  	%r384, %r383, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r288;
	and.b32  	%r303, %r302, -2147483648;
	and.b32  	%r325, %r324, -2147483648;
	or.b32  	%r385, %r384, 1056964608;
	mov.b32 	%r397, %f521;
	mov.b32 	%r417, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r304, %r303, 1056964608;
	or.b32  	%r326, %r325, 1056964608;
	mov.b32 	%f470, %r385;
	and.b32  	%r398, %r397, -2147483648;
	and.b32  	%r418, %r417, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r304;
	mov.b32 	%f314, %r326;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r399, %r398, 1056964608;
	or.b32  	%r419, %r418, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r399;
	mov.b32 	%f572, %r419;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r289, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r290, %r289, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r386, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r290, 1;
	cvt.rzi.s32.f32 	%r305, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r327, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r387, %r386, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r291, %r289, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r306, %r305, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r328, %r327, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r387, 1;
	cvt.rzi.s32.f32 	%r400, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r420, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r291, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r292, %r289, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r306, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r328, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r388, %r386, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r401, %r400, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r421, %r420, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r293, %r292, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r307, %r305, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r329, %r327, 2;
	setp.eq.s32 	%p145, %r388, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r389, %r386, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r401, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r421, 1;
	setp.eq.s32 	%p44, %r293, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r307, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r308, %r305, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r329, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r330, %r327, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r390, %r389, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r402, %r400, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r422, %r420, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r309, %r308, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r331, %r330, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r390, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r402, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r403, %r400, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r422, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r423, %r420, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r309, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r331, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r404, %r403, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r424, %r423, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r282, %f238;
	mov.b32 	%r285, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r404, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r424, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r281, %r285, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r379, %f500;
	mov.b32 	%r382, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r280, %r282, %r281;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r283, %r285, %r282;
	// end inline asm
	mov.b32 	%r320, %f344;
	mov.b32 	%r319, %f17;
	mov.b32 	%r323, %f341;
	mov.b32 	%r322, %f16;
	mov.b32 	%r366, %f75;
	mov.b32 	%r367, %f77;
	mov.b32 	%r369, %f76;
	mov.b32 	%r370, %f78;
	xor.b32  	%r378, %r382, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r318, %r320, %r319;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r321, %r323, %r322;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r365, %r367, %r366;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r368, %r370, %r369;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r377, %r379, %r378;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r380, %r382, %r379;
	// end inline asm
	mov.b32 	%r413, %f602;
	mov.b32 	%r412, %f95;
	mov.b32 	%r416, %f599;
	mov.b32 	%r415, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r413, %r412;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r415;
	// end inline asm
	mov.b32 	%r454, %f147;
	mov.b32 	%r455, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r453, %r455, %r454;
	// end inline asm
	mov.b32 	%r457, %f148;
	mov.b32 	%r458, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r456, %r458, %r457;
	// end inline asm
	shl.b32 	%r471, %r3, 6;
	and.b32  	%r472, %r471, 192;
	shr.u32 	%r473, %r3, 3;
	and.b32  	%r474, %r473, 2;
	and.b32  	%r475, %r129, 1;
	or.b32  	%r476, %r474, %r475;
	shl.b32 	%r477, %r476, 4;
	bfe.u32 	%r478, %r3, 3, 1;
	shl.b32 	%r479, %r4, 1;
	and.b32  	%r480, %r479, 14;
	or.b32  	%r481, %r478, %r480;
	or.b32  	%r482, %r477, %r2;
	or.b32  	%r483, %r482, %r472;
	or.b32  	%r484, %r483, %r481;
	mul.wide.u32 	%rd75, %r484, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r154, [%rd76];
	ld.global.u32 	%r155, [%rd76+1024];
	shl.b32 	%r485, %r250, 10;
	shl.b32 	%r486, %r254, 7;
	add.s32 	%r156, %r486, %r485;
	shl.b32 	%r487, %r1, 7;
	shl.b32 	%r488, %r3, 2;
	or.b32  	%r157, %r488, %r487;
	and.b32  	%r158, %r3, 16;
	shr.u32 	%r489, %r3, 4;
	and.b32  	%r490, %r141, 30;
	or.b32  	%r491, %r490, %r489;
	mul.lo.s32 	%r492, %r491, 257;
	shr.u32 	%r493, %r4, 3;
	and.b32  	%r494, %r5, 224;
	mad.lo.s32 	%r495, %r493, 257, %r494;
	or.b32  	%r496, %r493, 2;
	mad.lo.s32 	%r497, %r496, 257, %r494;
	or.b32  	%r498, %r493, 4;
	mad.lo.s32 	%r499, %r498, 257, %r494;
	or.b32  	%r500, %r493, 6;
	mad.lo.s32 	%r501, %r500, 257, %r494;
	or.b32  	%r502, %r493, 8;
	mad.lo.s32 	%r503, %r502, 257, %r494;
	or.b32  	%r504, %r493, 10;
	mad.lo.s32 	%r505, %r504, 257, %r494;
	or.b32  	%r506, %r493, 12;
	mad.lo.s32 	%r507, %r506, 257, %r494;
	or.b32  	%r508, %r493, 14;
	mad.lo.s32 	%r509, %r508, 257, %r494;
	or.b32  	%r510, %r493, 16;
	mad.lo.s32 	%r511, %r510, 257, %r494;
	or.b32  	%r512, %r493, 18;
	mad.lo.s32 	%r513, %r512, 257, %r494;
	or.b32  	%r514, %r493, 20;
	mad.lo.s32 	%r515, %r514, 257, %r494;
	or.b32  	%r516, %r493, 22;
	mad.lo.s32 	%r517, %r516, 257, %r494;
	or.b32  	%r518, %r493, 24;
	mad.lo.s32 	%r519, %r518, 257, %r494;
	or.b32  	%r520, %r493, 26;
	mad.lo.s32 	%r521, %r520, 257, %r494;
	or.b32  	%r522, %r493, 28;
	mad.lo.s32 	%r523, %r522, 257, %r494;
	or.b32  	%r524, %r493, 30;
	mad.lo.s32 	%r525, %r524, 257, %r494;
	mul.lo.s32 	%r526, %r128, 2184;
	mad.lo.s32 	%r527, %r476, 546, %r526;
	mad.lo.s32 	%r528, %r481, 33, %r527;
	setp.lt.u32 	%p233, %r3, 4;
	setp.eq.s32 	%p234, %r129, 4;
	setp.eq.s32 	%p235, %r129, 5;
	bfe.s32 	%r529, %r4, 2, 1;
	and.b32  	%r530, %r4, 4;
	setp.eq.s32 	%p236, %r530, 0;
	and.b32  	%r531, %r529, 516;
	and.b32  	%r532, %r488, 12;
	bfe.s32 	%r533, %r4, 1, 1;
	and.b32  	%r534, %r4, 2;
	setp.eq.s32 	%p237, %r534, 0;
	and.b32  	%r535, %r533, 1032;
	and.b32  	%r536, %r4, 1;
	neg.s32 	%r537, %r536;
	setp.eq.b32 	%p238, %r536, 1;
	and.b32  	%r538, %r537, 2064;
	bfe.s32 	%r539, %r3, 3, 1;
	and.b32  	%r540, %r3, 8;
	setp.eq.s32 	%p239, %r540, 0;
	and.b32  	%r541, %r539, 4144;
	mul.lo.s32 	%r542, %r493, 258;
	or.b32  	%r543, %r476, %r532;
	add.s32 	%r544, %r543, %r542;
	add.s32 	%r545, %r544, %r531;
	add.s32 	%r546, %r545, %r535;
	add.s32 	%r547, %r546, %r538;
	add.s32 	%r548, %r547, %r541;
	mul.wide.u32 	%rd77, %r548, 4;
	mov.u64 	%rd78, shmem;
	add.s64 	%rd7, %rd78, %rd77;
	selp.b64 	%rd79, 0, 4144, %p239;
	selp.b64 	%rd80, 2064, 0, %p238;
	selp.b64 	%rd81, 0, 1032, %p237;
	selp.b64 	%rd82, 0, 516, %p236;
	cvt.u64.u32 	%rd83, %r542;
	cvt.u64.u32 	%rd84, %r543;
	add.s64 	%rd85, %rd84, %rd83;
	add.s64 	%rd86, %rd85, %rd82;
	add.s64 	%rd87, %rd86, %rd81;
	add.s64 	%rd88, %rd87, %rd80;
	add.s64 	%rd89, %rd88, %rd79;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd8, %rd78, %rd90;
	shl.b32 	%r549, %r252, 20;
	shl.b32 	%r550, %r256, 9;
	add.s32 	%r551, %r550, %r549;
	and.b32  	%r552, %r3, 15;
	or.b32  	%r553, %r2, %r552;
	or.b32  	%r554, %r5, %r158;
	or.b32  	%r159, %r554, %r553;
	cvt.s64.s32 	%rd9, %r551;
	add.s32 	%r555, %r4, %r492;
	mul.wide.u32 	%rd91, %r555, 4;
	add.s64 	%rd10, %rd78, %rd91;
	cvt.u64.u32 	%rd92, %r4;
	cvt.u64.u32 	%rd11, %r492;
	add.s64 	%rd93, %rd11, %rd92;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd12, %rd78, %rd94;
	add.s32 	%r556, %r495, %r3;
	mul.wide.u32 	%rd95, %r556, 4;
	add.s64 	%rd13, %rd78, %rd95;
	add.s32 	%r557, %r497, %r3;
	mul.wide.u32 	%rd96, %r557, 4;
	add.s64 	%rd14, %rd78, %rd96;
	add.s32 	%r558, %r499, %r3;
	mul.wide.u32 	%rd97, %r558, 4;
	add.s64 	%rd15, %rd78, %rd97;
	add.s32 	%r559, %r501, %r3;
	mul.wide.u32 	%rd98, %r559, 4;
	add.s64 	%rd16, %rd78, %rd98;
	add.s32 	%r560, %r503, %r3;
	mul.wide.u32 	%rd99, %r560, 4;
	add.s64 	%rd17, %rd78, %rd99;
	add.s32 	%r561, %r505, %r3;
	mul.wide.u32 	%rd100, %r561, 4;
	add.s64 	%rd18, %rd78, %rd100;
	add.s32 	%r562, %r507, %r3;
	mul.wide.u32 	%rd101, %r562, 4;
	add.s64 	%rd19, %rd78, %rd101;
	add.s32 	%r563, %r509, %r3;
	mul.wide.u32 	%rd102, %r563, 4;
	add.s64 	%rd20, %rd78, %rd102;
	add.s32 	%r564, %r511, %r3;
	mul.wide.u32 	%rd103, %r564, 4;
	add.s64 	%rd21, %rd78, %rd103;
	add.s32 	%r565, %r513, %r3;
	mul.wide.u32 	%rd104, %r565, 4;
	add.s64 	%rd22, %rd78, %rd104;
	add.s32 	%r566, %r515, %r3;
	mul.wide.u32 	%rd105, %r566, 4;
	add.s64 	%rd23, %rd78, %rd105;
	add.s32 	%r567, %r517, %r3;
	mul.wide.u32 	%rd106, %r567, 4;
	add.s64 	%rd24, %rd78, %rd106;
	add.s32 	%r568, %r519, %r3;
	mul.wide.u32 	%rd107, %r568, 4;
	add.s64 	%rd25, %rd78, %rd107;
	add.s32 	%r569, %r521, %r3;
	mul.wide.u32 	%rd108, %r569, 4;
	add.s64 	%rd26, %rd78, %rd108;
	add.s32 	%r570, %r523, %r3;
	mul.wide.u32 	%rd109, %r570, 4;
	add.s64 	%rd27, %rd78, %rd109;
	add.s32 	%r571, %r525, %r3;
	mul.wide.u32 	%rd110, %r571, 4;
	add.s64 	%rd28, %rd78, %rd110;
	add.s32 	%r572, %r528, %r493;
	mul.wide.u32 	%rd111, %r572, 4;
	add.s64 	%rd29, %rd78, %rd111;
	add.s32 	%r573, %r528, %r496;
	mul.wide.u32 	%rd112, %r573, 4;
	add.s64 	%rd30, %rd78, %rd112;
	add.s32 	%r574, %r528, %r498;
	mul.wide.u32 	%rd113, %r574, 4;
	add.s64 	%rd31, %rd78, %rd113;
	add.s32 	%r575, %r528, %r500;
	mul.wide.u32 	%rd114, %r575, 4;
	add.s64 	%rd32, %rd78, %rd114;
	add.s32 	%r576, %r528, %r502;
	mul.wide.u32 	%rd115, %r576, 4;
	add.s64 	%rd33, %rd78, %rd115;
	add.s32 	%r577, %r528, %r504;
	mul.wide.u32 	%rd116, %r577, 4;
	add.s64 	%rd34, %rd78, %rd116;
	add.s32 	%r578, %r528, %r506;
	mul.wide.u32 	%rd117, %r578, 4;
	add.s64 	%rd35, %rd78, %rd117;
	add.s32 	%r579, %r528, %r508;
	mul.wide.u32 	%rd118, %r579, 4;
	add.s64 	%rd36, %rd78, %rd118;
	add.s32 	%r580, %r528, %r510;
	mul.wide.u32 	%rd119, %r580, 4;
	add.s64 	%rd37, %rd78, %rd119;
	add.s32 	%r581, %r528, %r512;
	mul.wide.u32 	%rd120, %r581, 4;
	add.s64 	%rd38, %rd78, %rd120;
	add.s32 	%r582, %r528, %r514;
	mul.wide.u32 	%rd121, %r582, 4;
	add.s64 	%rd39, %rd78, %rd121;
	add.s32 	%r583, %r528, %r516;
	mul.wide.u32 	%rd122, %r583, 4;
	add.s64 	%rd40, %rd78, %rd122;
	add.s32 	%r584, %r528, %r518;
	mul.wide.u32 	%rd123, %r584, 4;
	add.s64 	%rd41, %rd78, %rd123;
	add.s32 	%r585, %r528, %r520;
	mul.wide.u32 	%rd124, %r585, 4;
	add.s64 	%rd42, %rd78, %rd124;
	add.s32 	%r586, %r528, %r522;
	mul.wide.u32 	%rd125, %r586, 4;
	add.s64 	%rd43, %rd78, %rd125;
	add.s32 	%r587, %r528, %r524;
	mul.wide.u32 	%rd126, %r587, 4;
	add.s64 	%rd44, %rd78, %rd126;
	add.s32 	%r588, %r129, -1;
	setp.lt.u32 	%p240, %r588, 3;
	or.pred  	%p241, %p233, %p240;
	or.pred  	%p242, %p241, %p234;
	and.b32  	%r589, %r3, 24;
	setp.eq.s32 	%p243, %r589, 24;
	or.pred  	%p244, %p235, %p243;
	selp.b32 	%r160, 1145324612, -286331154, %p241;
	or.pred  	%p1, %p242, %p244;
	add.s32 	%r590, %r548, 32;
	mul.wide.u32 	%rd127, %r590, 4;
	add.s64 	%rd45, %rd78, %rd127;
	add.s32 	%r591, %r548, 48;
	mul.wide.u32 	%rd128, %r591, 4;
	add.s64 	%rd46, %rd78, %rd128;
	add.s32 	%r592, %r548, 64;
	mul.wide.u32 	%rd129, %r592, 4;
	add.s64 	%rd47, %rd78, %rd129;
	add.s32 	%r593, %r548, 80;
	mul.wide.u32 	%rd130, %r593, 4;
	add.s64 	%rd48, %rd78, %rd130;
	add.s32 	%r594, %r548, 96;
	mul.wide.u32 	%rd131, %r594, 4;
	add.s64 	%rd49, %rd78, %rd131;
	add.s32 	%r595, %r548, 112;
	mul.wide.u32 	%rd132, %r595, 4;
	add.s64 	%rd50, %rd78, %rd132;
	add.s32 	%r596, %r548, 128;
	mul.wide.u32 	%rd133, %r596, 4;
	add.s64 	%rd51, %rd78, %rd133;
	add.s32 	%r597, %r548, 144;
	mul.wide.u32 	%rd134, %r597, 4;
	add.s64 	%rd52, %rd78, %rd134;
	add.s32 	%r598, %r548, 160;
	mul.wide.u32 	%rd135, %r598, 4;
	add.s64 	%rd53, %rd78, %rd135;
	add.s32 	%r599, %r548, 176;
	mul.wide.u32 	%rd136, %r599, 4;
	add.s64 	%rd54, %rd78, %rd136;
	add.s32 	%r600, %r548, 192;
	mul.wide.u32 	%rd137, %r600, 4;
	add.s64 	%rd55, %rd78, %rd137;
	add.s32 	%r601, %r548, 208;
	mul.wide.u32 	%rd138, %r601, 4;
	add.s64 	%rd56, %rd78, %rd138;
	add.s32 	%r602, %r548, 224;
	mul.wide.u32 	%rd139, %r602, 4;
	add.s64 	%rd57, %rd78, %rd139;
	add.s32 	%r603, %r548, 240;
	mul.wide.u32 	%rd140, %r603, 4;
	add.s64 	%rd58, %rd78, %rd140;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p246, %r158, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3395, %r89;
	mov.u32 	%r3396, %r89;
	mov.u32 	%r3397, %r89;
	bra.uni 	$L__BB0_191;
$L__BB0_162:                            // %L30841
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r127, %r89, 64;
	setp.ne.s32 	%p317, %r89, 8128;
	mov.u32 	%r89, %r127;
	@%p317 bra 	$L__BB0_191;
	bra.uni 	$L__BB0_163;
$L__BB0_191:                            // %L1610
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_209 Depth 2
                                        //     Child Loop BB0_154 Depth 2
	add.s32 	%r604, %r89, %r250;
	setp.lt.s32 	%p245, %r604, %r251;
	@%p245 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_163;
$L__BB0_192:                            // %pass733
                                        //   in Loop: Header=BB0_191 Depth=1
	cvt.u32.u64 	%r797, %rd11;
	or.b32  	%r798, %r89, %r4;
	shl.b32 	%r799, %r798, 10;
	and.b32  	%r800, %r799, 8338432;
	or.b32  	%r801, %r157, %r800;
	add.s32 	%r802, %r156, %r801;
	shr.s32 	%r803, %r802, 31;
	shr.u32 	%r804, %r803, 9;
	add.s32 	%r805, %r802, %r804;
	shr.s32 	%r806, %r805, 23;
	setp.lt.s32 	%p247, %r802, 0;
	and.b32  	%r807, %r805, -8388608;
	setp.ne.s32 	%p248, %r807, %r802;
	and.pred  	%p249, %p247, %p248;
	selp.u32 	%r808, 1, 0, %p249;
	sub.s32 	%r809, %r808, %r806;
	shl.b32 	%r810, %r809, 23;
	add.s32 	%r811, %r810, %r802;
	mul.wide.s32 	%rd141, %r811, 4;
	add.s64 	%rd142, %rd3, %rd141;
	ld.global.v4.u32 	{%r812, %r813, %r814, %r815}, [%rd142];
	or.b32  	%r816, %r798, 16;
	shl.b32 	%r817, %r816, 10;
	and.b32  	%r818, %r817, 8354816;
	or.b32  	%r819, %r157, %r818;
	add.s32 	%r820, %r156, %r819;
	shr.s32 	%r821, %r820, 31;
	shr.u32 	%r822, %r821, 9;
	add.s32 	%r823, %r820, %r822;
	shr.s32 	%r824, %r823, 23;
	setp.lt.s32 	%p250, %r820, 0;
	and.b32  	%r825, %r823, -8388608;
	setp.ne.s32 	%p251, %r825, %r820;
	and.pred  	%p252, %p250, %p251;
	selp.u32 	%r826, 1, 0, %p252;
	sub.s32 	%r827, %r826, %r824;
	shl.b32 	%r828, %r827, 23;
	add.s32 	%r829, %r828, %r820;
	mul.wide.s32 	%rd143, %r829, 4;
	add.s64 	%rd144, %rd3, %rd143;
	ld.global.v4.u32 	{%r830, %r831, %r832, %r833}, [%rd144];
	and.b32  	%r834, %r89, 8128;
	or.b32  	%r835, %r4, %r834;
	shl.b32 	%r836, %r835, 10;
	or.b32  	%r837, %r836, %r157;
	or.b32  	%r838, %r837, 32768;
	add.s32 	%r839, %r156, %r838;
	shr.s32 	%r840, %r839, 31;
	shr.u32 	%r841, %r840, 9;
	add.s32 	%r842, %r839, %r841;
	shr.s32 	%r843, %r842, 23;
	setp.lt.s32 	%p253, %r839, 0;
	and.b32  	%r844, %r842, -8388608;
	setp.ne.s32 	%p254, %r844, %r839;
	and.pred  	%p255, %p253, %p254;
	selp.u32 	%r845, 1, 0, %p255;
	sub.s32 	%r846, %r845, %r843;
	shl.b32 	%r847, %r846, 23;
	add.s32 	%r848, %r847, %r839;
	mul.wide.s32 	%rd145, %r848, 4;
	add.s64 	%rd146, %rd3, %rd145;
	ld.global.v4.u32 	{%r849, %r850, %r851, %r852}, [%rd146];
	or.b32  	%r853, %r837, 49152;
	add.s32 	%r854, %r156, %r853;
	shr.s32 	%r855, %r854, 31;
	shr.u32 	%r856, %r855, 9;
	add.s32 	%r857, %r854, %r856;
	shr.s32 	%r858, %r857, 23;
	setp.lt.s32 	%p256, %r854, 0;
	and.b32  	%r859, %r857, -8388608;
	setp.ne.s32 	%p257, %r859, %r854;
	and.pred  	%p258, %p256, %p257;
	selp.u32 	%r860, 1, 0, %p258;
	sub.s32 	%r861, %r860, %r858;
	shl.b32 	%r862, %r861, 23;
	add.s32 	%r863, %r862, %r854;
	mul.wide.s32 	%rd147, %r863, 4;
	add.s64 	%rd148, %rd3, %rd147;
	ld.global.v4.u32 	{%r864, %r865, %r866, %r867}, [%rd148];
	selp.b32 	%r868, %r814, %r812, %p246;
	shfl.sync.bfly.b32	%r869, %r868, 16, 31, -1;
	selp.b32 	%r607, %r812, %r869, %p246;
	selp.b32 	%r612, %r869, %r814, %p246;
	selp.b32 	%r870, %r815, %r813, %p246;
	shfl.sync.bfly.b32	%r871, %r870, 16, 31, -1;
	selp.b32 	%r615, %r813, %r871, %p246;
	selp.b32 	%r620, %r871, %r815, %p246;
	selp.b32 	%r872, %r832, %r830, %p246;
	shfl.sync.bfly.b32	%r873, %r872, 16, 31, -1;
	selp.b32 	%r623, %r830, %r873, %p246;
	selp.b32 	%r628, %r873, %r832, %p246;
	selp.b32 	%r874, %r833, %r831, %p246;
	shfl.sync.bfly.b32	%r875, %r874, 16, 31, -1;
	selp.b32 	%r631, %r831, %r875, %p246;
	selp.b32 	%r636, %r875, %r833, %p246;
	selp.b32 	%r876, %r851, %r849, %p246;
	shfl.sync.bfly.b32	%r877, %r876, 16, 31, -1;
	selp.b32 	%r639, %r849, %r877, %p246;
	selp.b32 	%r644, %r877, %r851, %p246;
	selp.b32 	%r878, %r852, %r850, %p246;
	shfl.sync.bfly.b32	%r879, %r878, 16, 31, -1;
	selp.b32 	%r647, %r850, %r879, %p246;
	selp.b32 	%r652, %r879, %r852, %p246;
	selp.b32 	%r880, %r866, %r864, %p246;
	shfl.sync.bfly.b32	%r881, %r880, 16, 31, -1;
	selp.b32 	%r655, %r864, %r881, %p246;
	selp.b32 	%r660, %r881, %r866, %p246;
	selp.b32 	%r882, %r867, %r865, %p246;
	shfl.sync.bfly.b32	%r883, %r882, 16, 31, -1;
	selp.b32 	%r663, %r865, %r883, %p246;
	selp.b32 	%r668, %r883, %r867, %p246;
	shl.b32 	%r608, %r612, 4;
	mov.u32 	%r606, 252645135;
	// begin inline asm
	lop3.b32 %r670, %r606, %r607, %r608, 202;
	// end inline asm
	shr.u32 	%r611, %r607, 4;
	// begin inline asm
	lop3.b32 %r686, %r606, %r611, %r612, 202;
	// end inline asm
	shl.b32 	%r616, %r620, 4;
	// begin inline asm
	lop3.b32 %r678, %r606, %r615, %r616, 202;
	// end inline asm
	shr.u32 	%r619, %r615, 4;
	// begin inline asm
	lop3.b32 %r694, %r606, %r619, %r620, 202;
	// end inline asm
	shl.b32 	%r624, %r628, 4;
	// begin inline asm
	lop3.b32 %r702, %r606, %r623, %r624, 202;
	// end inline asm
	shr.u32 	%r627, %r623, 4;
	// begin inline asm
	lop3.b32 %r718, %r606, %r627, %r628, 202;
	// end inline asm
	shl.b32 	%r632, %r636, 4;
	// begin inline asm
	lop3.b32 %r710, %r606, %r631, %r632, 202;
	// end inline asm
	shr.u32 	%r635, %r631, 4;
	// begin inline asm
	lop3.b32 %r726, %r606, %r635, %r636, 202;
	// end inline asm
	shl.b32 	%r640, %r644, 4;
	// begin inline asm
	lop3.b32 %r671, %r606, %r639, %r640, 202;
	// end inline asm
	shr.u32 	%r643, %r639, 4;
	// begin inline asm
	lop3.b32 %r687, %r606, %r643, %r644, 202;
	// end inline asm
	shl.b32 	%r648, %r652, 4;
	// begin inline asm
	lop3.b32 %r679, %r606, %r647, %r648, 202;
	// end inline asm
	shr.u32 	%r651, %r647, 4;
	// begin inline asm
	lop3.b32 %r695, %r606, %r651, %r652, 202;
	// end inline asm
	shl.b32 	%r656, %r660, 4;
	// begin inline asm
	lop3.b32 %r703, %r606, %r655, %r656, 202;
	// end inline asm
	shr.u32 	%r659, %r655, 4;
	// begin inline asm
	lop3.b32 %r719, %r606, %r659, %r660, 202;
	// end inline asm
	shl.b32 	%r664, %r668, 4;
	// begin inline asm
	lop3.b32 %r711, %r606, %r663, %r664, 202;
	// end inline asm
	shr.u32 	%r667, %r663, 4;
	// begin inline asm
	lop3.b32 %r727, %r606, %r667, %r668, 202;
	// end inline asm
	mov.u32 	%r672, 25152;
	// begin inline asm
	prmt.b32 %r734, %r670, %r671, %r672;
	// end inline asm
	mov.u32 	%r676, 29521;
	// begin inline asm
	prmt.b32 %r766, %r670, %r671, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r742, %r678, %r679, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r774, %r678, %r679, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r735, %r686, %r687, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r767, %r686, %r687, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r743, %r694, %r695, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r775, %r694, %r695, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r750, %r702, %r703, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r782, %r702, %r703, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r758, %r710, %r711, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r790, %r710, %r711, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r751, %r718, %r719, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r783, %r718, %r719, %r676;
	// end inline asm
	// begin inline asm
	prmt.b32 %r759, %r726, %r727, %r672;
	// end inline asm
	// begin inline asm
	prmt.b32 %r791, %r726, %r727, %r676;
	// end inline asm
	mov.u32 	%r736, 21520;
	// begin inline asm
	prmt.b32 %r733, %r734, %r735, %r736;
	// end inline asm
	mov.u32 	%r740, 30258;
	// begin inline asm
	prmt.b32 %r737, %r734, %r735, %r740;
	// end inline asm
	// begin inline asm
	prmt.b32 %r741, %r742, %r743, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r745, %r742, %r743, %r740;
	// end inline asm
	// begin inline asm
	prmt.b32 %r749, %r750, %r751, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r753, %r750, %r751, %r740;
	// end inline asm
	// begin inline asm
	prmt.b32 %r757, %r758, %r759, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r761, %r758, %r759, %r740;
	// end inline asm
	// begin inline asm
	prmt.b32 %r765, %r766, %r767, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r769, %r766, %r767, %r740;
	// end inline asm
	// begin inline asm
	prmt.b32 %r773, %r774, %r775, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r777, %r774, %r775, %r740;
	// end inline asm
	// begin inline asm
	prmt.b32 %r781, %r782, %r783, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r785, %r782, %r783, %r740;
	// end inline asm
	// begin inline asm
	prmt.b32 %r789, %r790, %r791, %r736;
	// end inline asm
	// begin inline asm
	prmt.b32 %r793, %r790, %r791, %r740;
	// end inline asm
	st.shared.u32 	[%rd10], %r733;
	st.shared.u32 	[%rd12+512], %r741;
	st.shared.u32 	[%rd12+256], %r737;
	st.shared.u32 	[%rd12+768], %r745;
	and.b32  	%r884, %r816, 31;
	add.s32 	%r885, %r884, %r797;
	mul.wide.u32 	%rd149, %r885, 4;
	add.s64 	%rd151, %rd78, %rd149;
	st.shared.u32 	[%rd151], %r749;
	cvt.u64.u32 	%rd152, %r884;
	add.s64 	%rd153, %rd11, %rd152;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd155, %rd78, %rd154;
	st.shared.u32 	[%rd155+512], %r757;
	st.shared.u32 	[%rd155+256], %r753;
	st.shared.u32 	[%rd155+768], %r761;
	st.shared.u32 	[%rd12+128], %r765;
	st.shared.u32 	[%rd12+640], %r773;
	st.shared.u32 	[%rd12+384], %r769;
	st.shared.u32 	[%rd12+896], %r777;
	st.shared.u32 	[%rd155+128], %r781;
	st.shared.u32 	[%rd155+640], %r789;
	st.shared.u32 	[%rd155+384], %r785;
	st.shared.u32 	[%rd155+896], %r793;
	bar.sync 	0;
	ld.shared.u32 	%r161, [%rd13];
	ld.shared.u32 	%r162, [%rd14];
	ld.shared.u32 	%r163, [%rd15];
	ld.shared.u32 	%r164, [%rd16];
	ld.shared.u32 	%r165, [%rd17];
	ld.shared.u32 	%r166, [%rd18];
	ld.shared.u32 	%r167, [%rd19];
	ld.shared.u32 	%r168, [%rd20];
	ld.shared.u32 	%r169, [%rd21];
	ld.shared.u32 	%r170, [%rd22];
	ld.shared.u32 	%r171, [%rd23];
	ld.shared.u32 	%r172, [%rd24];
	ld.shared.u32 	%r173, [%rd25];
	ld.shared.u32 	%r174, [%rd26];
	ld.shared.u32 	%r175, [%rd27];
	ld.shared.u32 	%r176, [%rd28];
	bar.sync 	0;
	shfl.sync.idx.b32	%r177, %r153, 0, 31, -1;
	shfl.sync.idx.b32	%r178, %r153, 1, 31, -1;
	shfl.sync.idx.b32	%r179, %r153, 2, 31, -1;
	shfl.sync.idx.b32	%r180, %r153, 3, 31, -1;
	shfl.sync.idx.b32	%r181, %r153, 4, 31, -1;
	shfl.sync.idx.b32	%r182, %r153, 5, 31, -1;
	shfl.sync.idx.b32	%r183, %r153, 6, 31, -1;
	shfl.sync.idx.b32	%r184, %r153, 7, 31, -1;
	shfl.sync.idx.b32	%r185, %r153, 8, 31, -1;
	shfl.sync.idx.b32	%r186, %r153, 9, 31, -1;
	shfl.sync.idx.b32	%r187, %r153, 10, 31, -1;
	shfl.sync.idx.b32	%r188, %r153, 11, 31, -1;
	shfl.sync.idx.b32	%r189, %r153, 12, 31, -1;
	shfl.sync.idx.b32	%r190, %r153, 13, 31, -1;
	shfl.sync.idx.b32	%r191, %r153, 14, 31, -1;
	shfl.sync.idx.b32	%r192, %r153, 15, 31, -1;
	setp.eq.s32 	%p259, %r177, 999999999;
	@%p259 bra 	$L__BB0_136;
// %bb.193:                             // %pass3077
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r886, %r177, %r3;
	mul.wide.s32 	%rd156, %r886, 4;
	add.s64 	%rd158, %rd78, %rd156;
	st.shared.u32 	[%rd158], %r161;
	setp.eq.s32 	%p260, %r178, 999999999;
	@%p260 bra 	$L__BB0_137;
// %bb.194:                             // %pass3145
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r887, %r178, %r3;
	mul.wide.s32 	%rd159, %r887, 4;
	add.s64 	%rd161, %rd78, %rd159;
	st.shared.u32 	[%rd161], %r162;
	setp.eq.s32 	%p261, %r179, 999999999;
	@%p261 bra 	$L__BB0_138;
// %bb.195:                             // %pass3213
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r888, %r179, %r3;
	mul.wide.s32 	%rd162, %r888, 4;
	add.s64 	%rd164, %rd78, %rd162;
	st.shared.u32 	[%rd164], %r163;
	setp.eq.s32 	%p262, %r180, 999999999;
	@%p262 bra 	$L__BB0_139;
// %bb.196:                             // %pass3281
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r889, %r180, %r3;
	mul.wide.s32 	%rd165, %r889, 4;
	add.s64 	%rd167, %rd78, %rd165;
	st.shared.u32 	[%rd167], %r164;
	setp.eq.s32 	%p263, %r181, 999999999;
	@%p263 bra 	$L__BB0_140;
// %bb.197:                             // %pass3349
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r890, %r181, %r3;
	mul.wide.s32 	%rd168, %r890, 4;
	add.s64 	%rd170, %rd78, %rd168;
	st.shared.u32 	[%rd170], %r165;
	setp.eq.s32 	%p264, %r182, 999999999;
	@%p264 bra 	$L__BB0_141;
// %bb.198:                             // %pass3417
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r891, %r182, %r3;
	mul.wide.s32 	%rd171, %r891, 4;
	add.s64 	%rd173, %rd78, %rd171;
	st.shared.u32 	[%rd173], %r166;
	setp.eq.s32 	%p265, %r183, 999999999;
	@%p265 bra 	$L__BB0_142;
// %bb.199:                             // %pass3485
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r892, %r183, %r3;
	mul.wide.s32 	%rd174, %r892, 4;
	add.s64 	%rd176, %rd78, %rd174;
	st.shared.u32 	[%rd176], %r167;
	setp.eq.s32 	%p266, %r184, 999999999;
	@%p266 bra 	$L__BB0_143;
// %bb.200:                             // %pass3553
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r893, %r184, %r3;
	mul.wide.s32 	%rd177, %r893, 4;
	add.s64 	%rd179, %rd78, %rd177;
	st.shared.u32 	[%rd179], %r168;
	setp.eq.s32 	%p267, %r185, 999999999;
	@%p267 bra 	$L__BB0_144;
// %bb.201:                             // %pass3621
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r894, %r185, %r3;
	mul.wide.s32 	%rd180, %r894, 4;
	add.s64 	%rd182, %rd78, %rd180;
	st.shared.u32 	[%rd182], %r169;
	setp.eq.s32 	%p268, %r186, 999999999;
	@%p268 bra 	$L__BB0_145;
// %bb.202:                             // %pass3689
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r895, %r186, %r3;
	mul.wide.s32 	%rd183, %r895, 4;
	add.s64 	%rd185, %rd78, %rd183;
	st.shared.u32 	[%rd185], %r170;
	setp.eq.s32 	%p269, %r187, 999999999;
	@%p269 bra 	$L__BB0_146;
// %bb.203:                             // %pass3757
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r896, %r187, %r3;
	mul.wide.s32 	%rd186, %r896, 4;
	add.s64 	%rd188, %rd78, %rd186;
	st.shared.u32 	[%rd188], %r171;
	setp.eq.s32 	%p270, %r188, 999999999;
	@%p270 bra 	$L__BB0_147;
// %bb.204:                             // %pass3825
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r897, %r188, %r3;
	mul.wide.s32 	%rd189, %r897, 4;
	add.s64 	%rd191, %rd78, %rd189;
	st.shared.u32 	[%rd191], %r172;
	setp.eq.s32 	%p271, %r189, 999999999;
	@%p271 bra 	$L__BB0_148;
// %bb.205:                             // %pass3893
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r898, %r189, %r3;
	mul.wide.s32 	%rd192, %r898, 4;
	add.s64 	%rd194, %rd78, %rd192;
	st.shared.u32 	[%rd194], %r173;
	setp.eq.s32 	%p272, %r190, 999999999;
	@%p272 bra 	$L__BB0_149;
// %bb.206:                             // %pass3961
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r899, %r190, %r3;
	mul.wide.s32 	%rd195, %r899, 4;
	add.s64 	%rd197, %rd78, %rd195;
	st.shared.u32 	[%rd197], %r174;
	setp.eq.s32 	%p273, %r191, 999999999;
	@%p273 bra 	$L__BB0_150;
// %bb.207:                             // %pass4029
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r900, %r191, %r3;
	mul.wide.s32 	%rd198, %r900, 4;
	add.s64 	%rd200, %rd78, %rd198;
	st.shared.u32 	[%rd200], %r175;
	setp.eq.s32 	%p274, %r192, 999999999;
	@%p274 bra 	$L__BB0_151;
// %bb.208:                             // %pass4097
                                        //   in Loop: Header=BB0_191 Depth=1
	add.s32 	%r902, %r192, %r3;
	mul.wide.s32 	%rd201, %r902, 4;
	add.s64 	%rd203, %rd78, %rd201;
	st.shared.u32 	[%rd203], %r176;
	bar.sync 	0;
	ld.shared.u32 	%r193, [%rd29];
	ld.shared.u32 	%r194, [%rd30];
	ld.shared.u32 	%r195, [%rd31];
	ld.shared.u32 	%r196, [%rd32];
	ld.shared.u32 	%r197, [%rd33];
	ld.shared.u32 	%r198, [%rd34];
	ld.shared.u32 	%r199, [%rd35];
	ld.shared.u32 	%r200, [%rd36];
	ld.shared.u32 	%r201, [%rd37];
	ld.shared.u32 	%r202, [%rd38];
	ld.shared.u32 	%r203, [%rd39];
	ld.shared.u32 	%r204, [%rd40];
	ld.shared.u32 	%r205, [%rd41];
	ld.shared.u32 	%r206, [%rd42];
	ld.shared.u32 	%r207, [%rd43];
	ld.shared.u32 	%r208, [%rd44];
	bar.sync 	0;
	mov.u32 	%r3387, 16;
	bra.uni 	$L__BB0_209;
$L__BB0_152:                            // %L21585
                                        //   in Loop: Header=BB0_209 Depth=2
	bar.sync 	0;
	add.s32 	%r3387, %r3387, -8;
	setp.ne.s32 	%p295, %r3387, -16;
	@%p295 bra 	$L__BB0_209;
	bra.uni 	$L__BB0_153;
$L__BB0_209:                            // %L12366
                                        //   Parent Loop BB0_191 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p275, %r3387, 16;
	selp.b32 	%r1295, %r193, 0, %p275;
	setp.eq.s32 	%p276, %r3387, 8;
	selp.b32 	%r1296, %r197, %r1295, %p276;
	setp.eq.s32 	%p277, %r3387, 0;
	selp.b32 	%r1297, %r201, %r1296, %p277;
	setp.eq.s32 	%p278, %r3387, -8;
	selp.b32 	%r1298, %r205, %r1297, %p278;
	selp.b32 	%r1299, %r194, 0, %p275;
	selp.b32 	%r1300, %r198, %r1299, %p276;
	selp.b32 	%r1301, %r202, %r1300, %p277;
	selp.b32 	%r1302, %r206, %r1301, %p278;
	selp.b32 	%r1303, %r195, 0, %p275;
	selp.b32 	%r1304, %r199, %r1303, %p276;
	selp.b32 	%r1305, %r203, %r1304, %p277;
	selp.b32 	%r1306, %r207, %r1305, %p278;
	selp.b32 	%r1307, %r196, 0, %p275;
	selp.b32 	%r1308, %r200, %r1307, %p276;
	selp.b32 	%r1309, %r204, %r1308, %p277;
	selp.b32 	%r1310, %r208, %r1309, %p278;
	// begin inline asm
	mov.b32 %r908, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r919, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r907, %r1298, -2004318072;
	mov.u32 	%r1044, 983055;
	// begin inline asm
	lop3.b32 %r905, %r1044, %r907, %r908, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r909, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r910, %r908, %r909;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r913, %r905, %r910;
	// end inline asm
	mov.u32 	%r1055, 15728880;
	// begin inline asm
	lop3.b32 %r916, %r1055, %r907, %r919, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r920, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r921, %r919, %r920;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r924, %r916, %r921;
	// end inline asm
	// begin inline asm
	mov.b32 %r954, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r965, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r953, %r1302, -2004318072;
	// begin inline asm
	lop3.b32 %r951, %r1044, %r953, %r954, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r955, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r956, %r954, %r955;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r959, %r951, %r956;
	// end inline asm
	// begin inline asm
	lop3.b32 %r962, %r1055, %r953, %r965, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r966, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r967, %r965, %r966;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r970, %r962, %r967;
	// end inline asm
	// begin inline asm
	mov.b32 %r1000, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1011, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r999, %r1306, -2004318072;
	// begin inline asm
	lop3.b32 %r997, %r1044, %r999, %r1000, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1001, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1002, %r1000, %r1001;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1005, %r997, %r1002;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1008, %r1055, %r999, %r1011, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1012, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1013, %r1011, %r1012;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1016, %r1008, %r1013;
	// end inline asm
	// begin inline asm
	mov.b32 %r1046, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1057, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1045, %r1310, -2004318072;
	// begin inline asm
	lop3.b32 %r1043, %r1044, %r1045, %r1046, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1047, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1048, %r1046, %r1047;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1051, %r1043, %r1048;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1054, %r1055, %r1045, %r1057, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1058, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1059, %r1057, %r1058;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1062, %r1054, %r1059;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r913;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1087, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r924;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1090, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r959;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1093, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r970;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1096, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r1005;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1099, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r1016;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1102, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r1051;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1105, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r1062;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1108, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1166, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1111, %r1112}, {%r280, %r283}, {%r1087}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1118, %r1119}, {%r280, %r283}, {%r1090}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1125, %r1126}, {%r280, %r283}, {%r1093}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1132, %r1133}, {%r280, %r283}, {%r1096}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1139, %r1140}, {%r280, %r283}, {%r1099}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1146, %r1147}, {%r280, %r283}, {%r1102}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1153, %r1154}, {%r280, %r283}, {%r1105}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1160, %r1161}, {%r280, %r283}, {%r1108}, {%r1166, %r1166};
	// end inline asm
	@%p1 bra 	$L__BB0_211;
	bra.uni 	$L__BB0_210;
$L__BB0_211:                            // %pass5517
                                        //   in Loop: Header=BB0_209 Depth=2
	// begin inline asm
	neg.f16x2 %r1167, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1169, %r1167, %r1112;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1172, %r318, %r1111, %r1169;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1176, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1178, %r1176, %r1119;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1181, %r318, %r1118, %r1178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1185, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1187, %r1185, %r1126;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1190, %r318, %r1125, %r1187;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1194, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1196, %r1194, %r1133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1199, %r318, %r1132, %r1196;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1203, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1205, %r1203, %r1140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1208, %r318, %r1139, %r1205;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1212, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1214, %r1212, %r1147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1217, %r318, %r1146, %r1214;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1221, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1223, %r1221, %r1154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1226, %r318, %r1153, %r1223;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1230, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1232, %r1230, %r1161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1235, %r318, %r1160, %r1232;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1239, %r321, %r1111;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1242, %r318, %r1112, %r1239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1246, %r321, %r1118;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1249, %r318, %r1119, %r1246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1253, %r321, %r1125;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1256, %r318, %r1126, %r1253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1260, %r321, %r1132;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1263, %r318, %r1133, %r1260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1267, %r321, %r1139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1270, %r318, %r1140, %r1267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1274, %r321, %r1146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1277, %r318, %r1147, %r1274;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1281, %r321, %r1153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1284, %r318, %r1154, %r1281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1288, %r321, %r1160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1291, %r318, %r1161, %r1288;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1311, %r1312}, {%r365, %r368}, {%r1172, %r1242}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1320, %r1321}, {%r365, %r368}, {%r1181, %r1249}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1329, %r1330}, {%r365, %r368}, {%r1190, %r1256}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1338, %r1339}, {%r365, %r368}, {%r1199, %r1263}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1347, %r1348}, {%r365, %r368}, {%r1208, %r1270}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1356, %r1357}, {%r365, %r368}, {%r1217, %r1277}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1365, %r1366}, {%r365, %r368}, {%r1226, %r1284}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1374, %r1375}, {%r365, %r368}, {%r1235, %r1291}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1451, [%rd7];
	ld.shared.u32 	%r1458, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1468, %r1465}, {%r377, %r380}, {%r1451}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1477, %r1474}, {%r377, %r380}, {%r1458}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1461, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1463, %r1461, %r1465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1466, %r411, %r1468, %r1463;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1470, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1472, %r1470, %r1474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1475, %r411, %r1477, %r1472;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1479, %r414, %r1468;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1482, %r411, %r1465, %r1479;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1486, %r414, %r1477;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1489, %r411, %r1474, %r1486;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1512, %r1515}, {%r453, %r456}, {%r1466, %r1482}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1519, %r1523}, {%r453, %r456}, {%r1475, %r1489}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1511, %r1512, %r1512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1514, %r1515, %r1515, %r1511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1518, %r1519, %r1519, %r1514;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1522, %r1523, %r1523, %r1518;
	// end inline asm
	mov.u32 	%r1610, 421468447;
	// begin inline asm
	fma.rn.f16x2 %r1526, %r1610, %r1522, %r3397;
	// end inline asm
	ld.shared.u32 	%r1534, [%rd45];
	ld.shared.u32 	%r1541, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1551, %r1548}, {%r377, %r380}, {%r1534}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1560, %r1557}, {%r377, %r380}, {%r1541}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1544, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1546, %r1544, %r1548;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1549, %r411, %r1551, %r1546;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1553, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1555, %r1553, %r1557;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1558, %r411, %r1560, %r1555;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1562, %r414, %r1551;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1565, %r411, %r1548, %r1562;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1569, %r414, %r1560;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1572, %r411, %r1557, %r1569;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1595, %r1598}, {%r453, %r456}, {%r1549, %r1565}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1602, %r1606}, {%r453, %r456}, {%r1558, %r1572}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1594, %r1595, %r1595;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1597, %r1598, %r1598, %r1594;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1601, %r1602, %r1602, %r1597;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1605, %r1606, %r1606, %r1601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3408, %r1610, %r1605, %r1526;
	// end inline asm
	add.s32 	%r3406, %r3395, 2;
	setp.ne.s32 	%p279, %r3406, 50;
	@%p279 bra 	$L__BB0_213;
// %bb.212:                             // %pass6507
                                        //   in Loop: Header=BB0_209 Depth=2
	shl.b32 	%r1614, %r3396, 20;
	or.b32  	%r1615, %r159, %r1614;
	cvt.u64.u32 	%rd206, %r1615;
	add.s64 	%rd207, %rd206, %rd9;
	shr.u64 	%rd208, %rd207, 35;
	add.s64 	%rd209, %rd207, %rd208;
	shr.s64 	%rd210, %rd209, 29;
	setp.lt.s64 	%p280, %rd207, 0;
	and.b64  	%rd211, %rd209, -536870912;
	setp.ne.s64 	%p281, %rd211, %rd207;
	and.pred  	%p282, %p280, %p281;
	selp.u64 	%rd212, 1, 0, %p282;
	sub.s64 	%rd213, %rd212, %rd210;
	shl.b64 	%rd214, %rd213, 29;
	add.s64 	%rd215, %rd214, %rd207;
	shl.b64 	%rd216, %rd215, 2;
	add.s64 	%rd217, %rd4, %rd216;
	st.global.u32 	[%rd217], %r3408;
	add.s32 	%r3396, %r3396, 1;
	mov.u32 	%r3406, 0;
	mov.u32 	%r3408, %r3406;
$L__BB0_213:                            // %pass6732
                                        //   in Loop: Header=BB0_209 Depth=2
	ld.shared.u32 	%r1620, [%rd47];
	ld.shared.u32 	%r1627, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1637, %r1634}, {%r377, %r380}, {%r1620}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1646, %r1643}, {%r377, %r380}, {%r1627}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1630, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1632, %r1630, %r1634;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1635, %r411, %r1637, %r1632;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1639, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1641, %r1639, %r1643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1644, %r411, %r1646, %r1641;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1648, %r414, %r1637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1651, %r411, %r1634, %r1648;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1655, %r414, %r1646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1658, %r411, %r1643, %r1655;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1681, %r1684}, {%r453, %r456}, {%r1635, %r1651}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1688, %r1692}, {%r453, %r456}, {%r1644, %r1658}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1680, %r1681, %r1681;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1683, %r1684, %r1684, %r1680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1687, %r1688, %r1688, %r1683;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1691, %r1692, %r1692, %r1687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1695, %r1610, %r1691, %r3408;
	// end inline asm
	ld.shared.u32 	%r1703, [%rd49];
	ld.shared.u32 	%r1710, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1720, %r1717}, {%r377, %r380}, {%r1703}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1729, %r1726}, {%r377, %r380}, {%r1710}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1713, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1715, %r1713, %r1717;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1718, %r411, %r1720, %r1715;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1722, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1724, %r1722, %r1726;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1727, %r411, %r1729, %r1724;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1731, %r414, %r1720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1734, %r411, %r1717, %r1731;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1738, %r414, %r1729;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1741, %r411, %r1726, %r1738;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1764, %r1767}, {%r453, %r456}, {%r1718, %r1734}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1771, %r1775}, {%r453, %r456}, {%r1727, %r1741}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1763, %r1764, %r1764;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1766, %r1767, %r1767, %r1763;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1770, %r1771, %r1771, %r1766;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r1775, %r1775, %r1770;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3411, %r1610, %r1774, %r1695;
	// end inline asm
	add.s32 	%r3409, %r3406, 2;
	setp.ne.s32 	%p283, %r3409, 50;
	@%p283 bra 	$L__BB0_215;
// %bb.214:                             // %pass7423
                                        //   in Loop: Header=BB0_209 Depth=2
	shl.b32 	%r1783, %r3396, 20;
	or.b32  	%r1784, %r159, %r1783;
	cvt.u64.u32 	%rd218, %r1784;
	add.s64 	%rd219, %rd218, %rd9;
	shr.u64 	%rd220, %rd219, 35;
	add.s64 	%rd221, %rd219, %rd220;
	shr.s64 	%rd222, %rd221, 29;
	setp.lt.s64 	%p284, %rd219, 0;
	and.b64  	%rd223, %rd221, -536870912;
	setp.ne.s64 	%p285, %rd223, %rd219;
	and.pred  	%p286, %p284, %p285;
	selp.u64 	%rd224, 1, 0, %p286;
	sub.s64 	%rd225, %rd224, %rd222;
	shl.b64 	%rd226, %rd225, 29;
	add.s64 	%rd227, %rd226, %rd219;
	shl.b64 	%rd228, %rd227, 2;
	add.s64 	%rd229, %rd4, %rd228;
	st.global.u32 	[%rd229], %r3411;
	add.s32 	%r3396, %r3396, 1;
	mov.u32 	%r3409, 0;
	mov.u32 	%r3411, %r3409;
$L__BB0_215:                            // %pass7648
                                        //   in Loop: Header=BB0_209 Depth=2
	ld.shared.u32 	%r1789, [%rd51];
	ld.shared.u32 	%r1796, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1806, %r1803}, {%r377, %r380}, {%r1789}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1815, %r1812}, {%r377, %r380}, {%r1796}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1799, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1801, %r1799, %r1803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1804, %r411, %r1806, %r1801;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1808, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1810, %r1808, %r1812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1813, %r411, %r1815, %r1810;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1817, %r414, %r1806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1820, %r411, %r1803, %r1817;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1824, %r414, %r1815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1827, %r411, %r1812, %r1824;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1850, %r1853}, {%r453, %r456}, {%r1804, %r1820}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1857, %r1861}, {%r453, %r456}, {%r1813, %r1827}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1849, %r1850, %r1850;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1852, %r1853, %r1853, %r1849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1856, %r1857, %r1857, %r1852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1860, %r1861, %r1861, %r1856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1864, %r1610, %r1860, %r3411;
	// end inline asm
	ld.shared.u32 	%r1872, [%rd53];
	ld.shared.u32 	%r1879, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1889, %r1886}, {%r377, %r380}, {%r1872}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1898, %r1895}, {%r377, %r380}, {%r1879}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1882, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1884, %r1882, %r1886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r411, %r1889, %r1884;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1891, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1893, %r1891, %r1895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1896, %r411, %r1898, %r1893;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1900, %r414, %r1889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1903, %r411, %r1886, %r1900;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1907, %r414, %r1898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1910, %r411, %r1895, %r1907;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1933, %r1936}, {%r453, %r456}, {%r1887, %r1903}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1940, %r1944}, {%r453, %r456}, {%r1896, %r1910}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1932, %r1933, %r1933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1935, %r1936, %r1936, %r1932;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1939, %r1940, %r1940, %r1935;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1943, %r1944, %r1944, %r1939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3414, %r1610, %r1943, %r1864;
	// end inline asm
	add.s32 	%r3412, %r3409, 2;
	setp.ne.s32 	%p287, %r3412, 50;
	@%p287 bra 	$L__BB0_217;
// %bb.216:                             // %pass8339
                                        //   in Loop: Header=BB0_209 Depth=2
	shl.b32 	%r1952, %r3396, 20;
	or.b32  	%r1953, %r159, %r1952;
	cvt.u64.u32 	%rd230, %r1953;
	add.s64 	%rd231, %rd230, %rd9;
	shr.u64 	%rd232, %rd231, 35;
	add.s64 	%rd233, %rd231, %rd232;
	shr.s64 	%rd234, %rd233, 29;
	setp.lt.s64 	%p288, %rd231, 0;
	and.b64  	%rd235, %rd233, -536870912;
	setp.ne.s64 	%p289, %rd235, %rd231;
	and.pred  	%p290, %p288, %p289;
	selp.u64 	%rd236, 1, 0, %p290;
	sub.s64 	%rd237, %rd236, %rd234;
	shl.b64 	%rd238, %rd237, 29;
	add.s64 	%rd239, %rd238, %rd231;
	shl.b64 	%rd240, %rd239, 2;
	add.s64 	%rd241, %rd4, %rd240;
	st.global.u32 	[%rd241], %r3414;
	add.s32 	%r3396, %r3396, 1;
	mov.u32 	%r3412, 0;
	mov.u32 	%r3414, %r3412;
$L__BB0_217:                            // %pass8564
                                        //   in Loop: Header=BB0_209 Depth=2
	ld.shared.u32 	%r1958, [%rd55];
	ld.shared.u32 	%r1965, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1975, %r1972}, {%r377, %r380}, {%r1958}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1984, %r1981}, {%r377, %r380}, {%r1965}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1968, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1970, %r1968, %r1972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1973, %r411, %r1975, %r1970;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1977, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1979, %r1977, %r1981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1982, %r411, %r1984, %r1979;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1986, %r414, %r1975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1989, %r411, %r1972, %r1986;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1993, %r414, %r1984;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1996, %r411, %r1981, %r1993;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2019, %r2022}, {%r453, %r456}, {%r1973, %r1989}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2026, %r2030}, {%r453, %r456}, {%r1982, %r1996}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2018, %r2019, %r2019;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2021, %r2022, %r2022, %r2018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2025, %r2026, %r2026, %r2021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2029, %r2030, %r2030, %r2025;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2033, %r1610, %r2029, %r3414;
	// end inline asm
	ld.shared.u32 	%r2041, [%rd57];
	ld.shared.u32 	%r2048, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2058, %r2055}, {%r377, %r380}, {%r2041}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2067, %r2064}, {%r377, %r380}, {%r2048}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2051, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2053, %r2051, %r2055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2056, %r411, %r2058, %r2053;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2060, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2062, %r2060, %r2064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2065, %r411, %r2067, %r2062;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2069, %r414, %r2058;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2072, %r411, %r2055, %r2069;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2076, %r414, %r2067;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2079, %r411, %r2064, %r2076;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2102, %r2105}, {%r453, %r456}, {%r2056, %r2072}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2109, %r2113}, {%r453, %r456}, {%r2065, %r2079}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2101, %r2102, %r2102;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2104, %r2105, %r2105, %r2101;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2108, %r2109, %r2109, %r2104;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2112, %r2113, %r2113, %r2108;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3397, %r1610, %r2112, %r2033;
	// end inline asm
	add.s32 	%r3395, %r3412, 2;
	setp.ne.s32 	%p291, %r3395, 50;
	@%p291 bra 	$L__BB0_152;
// %bb.218:                             // %pass9255
                                        //   in Loop: Header=BB0_209 Depth=2
	shl.b32 	%r2121, %r3396, 20;
	or.b32  	%r2122, %r159, %r2121;
	cvt.u64.u32 	%rd242, %r2122;
	add.s64 	%rd243, %rd242, %rd9;
	shr.u64 	%rd244, %rd243, 35;
	add.s64 	%rd245, %rd243, %rd244;
	shr.s64 	%rd246, %rd245, 29;
	setp.lt.s64 	%p292, %rd243, 0;
	and.b64  	%rd247, %rd245, -536870912;
	setp.ne.s64 	%p293, %rd247, %rd243;
	and.pred  	%p294, %p292, %p293;
	selp.u64 	%rd248, 1, 0, %p294;
	sub.s64 	%rd249, %rd248, %rd246;
	shl.b64 	%rd250, %rd249, 29;
	add.s64 	%rd251, %rd250, %rd243;
	shl.b64 	%rd252, %rd251, 2;
	add.s64 	%rd253, %rd4, %rd252;
	st.global.u32 	[%rd253], %r3397;
	add.s32 	%r3396, %r3396, 1;
	mov.u32 	%r3395, 0;
	mov.u32 	%r3397, %r3395;
	bra.uni 	$L__BB0_152;
$L__BB0_153:                            // %L21606.preheader
                                        //   in Loop: Header=BB0_191 Depth=1
	mov.u32 	%r3394, 16;
	bra.uni 	$L__BB0_154;
$L__BB0_161:                            // %L30825
                                        //   in Loop: Header=BB0_154 Depth=2
	bar.sync 	0;
	add.s32 	%r3394, %r3394, -8;
	setp.ne.s32 	%p316, %r3394, -16;
	@%p316 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_162;
$L__BB0_154:                            // %L21606
                                        //   Parent Loop BB0_191 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p296, %r3394, 16;
	selp.b32 	%r2818, %r193, 0, %p296;
	setp.eq.s32 	%p297, %r3394, 8;
	selp.b32 	%r2819, %r197, %r2818, %p297;
	setp.eq.s32 	%p298, %r3394, 0;
	selp.b32 	%r2820, %r201, %r2819, %p298;
	setp.eq.s32 	%p299, %r3394, -8;
	selp.b32 	%r2821, %r205, %r2820, %p299;
	selp.b32 	%r2822, %r194, 0, %p296;
	selp.b32 	%r2823, %r198, %r2822, %p297;
	selp.b32 	%r2824, %r202, %r2823, %p298;
	selp.b32 	%r2825, %r206, %r2824, %p299;
	selp.b32 	%r2826, %r195, 0, %p296;
	selp.b32 	%r2827, %r199, %r2826, %p297;
	selp.b32 	%r2828, %r203, %r2827, %p298;
	selp.b32 	%r2829, %r207, %r2828, %p299;
	selp.b32 	%r2830, %r196, 0, %p296;
	selp.b32 	%r2831, %r200, %r2830, %p297;
	selp.b32 	%r2832, %r204, %r2831, %p298;
	selp.b32 	%r2833, %r208, %r2832, %p299;
	// begin inline asm
	mov.b32 %r2151, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2162, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2834, %r2821, 8;
	xor.b32  	%r2161, %r2834, 8947848;
	// begin inline asm
	lop3.b32 %r2148, %r1044, %r2161, %r2151, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2152, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2153, %r2151, %r2152;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2156, %r2148, %r2153;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2159, %r1055, %r2161, %r2162, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2163, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2164, %r2162, %r2163;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2167, %r2159, %r2164;
	// end inline asm
	// begin inline asm
	mov.b32 %r2197, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2208, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2835, %r2825, 8;
	xor.b32  	%r2207, %r2835, 8947848;
	// begin inline asm
	lop3.b32 %r2194, %r1044, %r2207, %r2197, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2198, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2199, %r2197, %r2198;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2202, %r2194, %r2199;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2205, %r1055, %r2207, %r2208, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2209, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2210, %r2208, %r2209;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2213, %r2205, %r2210;
	// end inline asm
	// begin inline asm
	mov.b32 %r2243, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2254, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2836, %r2829, 8;
	xor.b32  	%r2253, %r2836, 8947848;
	// begin inline asm
	lop3.b32 %r2240, %r1044, %r2253, %r2243, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2244, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2245, %r2243, %r2244;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2248, %r2240, %r2245;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2251, %r1055, %r2253, %r2254, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2255, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2256, %r2254, %r2255;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2259, %r2251, %r2256;
	// end inline asm
	// begin inline asm
	mov.b32 %r2289, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2300, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2837, %r2833, 8;
	xor.b32  	%r2299, %r2837, 8947848;
	// begin inline asm
	lop3.b32 %r2286, %r1044, %r2299, %r2289, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2290, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2291, %r2289, %r2290;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2294, %r2286, %r2291;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2297, %r1055, %r2299, %r2300, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2301, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2302, %r2300, %r2301;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2305, %r2297, %r2302;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2156;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2308, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2167;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2311, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2202;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2314, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2213;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2317, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2248;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2320, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2259;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2323, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2294;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2326, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2305;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2329, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2395, %r2392}, {%r280, %r283}, {%r2308}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2404, %r2401}, {%r280, %r283}, {%r2311}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2413, %r2410}, {%r280, %r283}, {%r2314}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2422, %r2419}, {%r280, %r283}, {%r2317}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2431, %r2428}, {%r280, %r283}, {%r2320}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2440, %r2437}, {%r280, %r283}, {%r2323}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2449, %r2446}, {%r280, %r283}, {%r2326}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2458, %r2455}, {%r280, %r283}, {%r2329}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2388, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2390, %r2388, %r2392;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2393, %r318, %r2395, %r2390;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2397, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2399, %r2397, %r2401;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2402, %r318, %r2404, %r2399;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2406, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2408, %r2406, %r2410;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2411, %r318, %r2413, %r2408;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2415, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2417, %r2415, %r2419;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2420, %r318, %r2422, %r2417;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2424, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2426, %r2424, %r2428;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2429, %r318, %r2431, %r2426;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2433, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2435, %r2433, %r2437;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2438, %r318, %r2440, %r2435;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2442, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2444, %r2442, %r2446;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2447, %r318, %r2449, %r2444;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2451, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2453, %r2451, %r2455;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2456, %r318, %r2458, %r2453;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2460, %r321, %r2395;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2463, %r318, %r2392, %r2460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2467, %r321, %r2404;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2470, %r318, %r2401, %r2467;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2474, %r321, %r2413;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2477, %r318, %r2410, %r2474;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2481, %r321, %r2422;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2484, %r318, %r2419, %r2481;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2488, %r321, %r2431;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2491, %r318, %r2428, %r2488;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2495, %r321, %r2440;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2498, %r318, %r2437, %r2495;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2502, %r321, %r2449;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2505, %r318, %r2446, %r2502;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2509, %r321, %r2458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2512, %r318, %r2455, %r2509;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2516, %r2517}, {%r365, %r368}, {%r2393, %r2463}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2525, %r2526}, {%r365, %r368}, {%r2402, %r2470}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2534, %r2535}, {%r365, %r368}, {%r2411, %r2477}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2543, %r2544}, {%r365, %r368}, {%r2420, %r2484}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2552, %r2553}, {%r365, %r368}, {%r2429, %r2491}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2561, %r2562}, {%r365, %r368}, {%r2438, %r2498}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2570, %r2571}, {%r365, %r368}, {%r2447, %r2505}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2579, %r2580}, {%r365, %r368}, {%r2456, %r2512}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2656, [%rd7];
	ld.shared.u32 	%r2663, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2673, %r2670}, {%r377, %r380}, {%r2656}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2682, %r2679}, {%r377, %r380}, {%r2663}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2666, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2668, %r2666, %r2670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2671, %r411, %r2673, %r2668;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2675, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2677, %r2675, %r2679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2680, %r411, %r2682, %r2677;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2684, %r414, %r2673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2687, %r411, %r2670, %r2684;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2691, %r414, %r2682;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2694, %r411, %r2679, %r2691;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2717, %r2720}, {%r453, %r456}, {%r2671, %r2687}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2724, %r2728}, {%r453, %r456}, {%r2680, %r2694}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2716, %r2717, %r2717;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2719, %r2720, %r2720, %r2716;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2723, %r2724, %r2724, %r2719;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2727, %r2728, %r2728, %r2723;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2731, %r1610, %r2727, %r3397;
	// end inline asm
	ld.shared.u32 	%r2739, [%rd45];
	ld.shared.u32 	%r2746, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2756, %r2753}, {%r377, %r380}, {%r2739}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2765, %r2762}, {%r377, %r380}, {%r2746}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2749, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2751, %r2749, %r2753;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2754, %r411, %r2756, %r2751;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2758, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2760, %r2758, %r2762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2763, %r411, %r2765, %r2760;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2767, %r414, %r2756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2770, %r411, %r2753, %r2767;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2774, %r414, %r2765;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2777, %r411, %r2762, %r2774;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2800, %r2803}, {%r453, %r456}, {%r2754, %r2770}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2807, %r2811}, {%r453, %r456}, {%r2763, %r2777}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2799, %r2800, %r2800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2802, %r2803, %r2803, %r2799;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2806, %r2807, %r2807, %r2802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2810, %r2811, %r2811, %r2806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3417, %r1610, %r2810, %r2731;
	// end inline asm
	add.s32 	%r3415, %r3395, 2;
	setp.eq.s32 	%p300, %r3415, 50;
	@%p300 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_156;
$L__BB0_155:                            // %pass10356
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2839, %r3396, 20;
	or.b32  	%r2840, %r159, %r2839;
	cvt.u64.u32 	%rd254, %r2840;
	add.s64 	%rd255, %rd254, %rd9;
	shr.u64 	%rd256, %rd255, 35;
	add.s64 	%rd257, %rd255, %rd256;
	shr.s64 	%rd258, %rd257, 29;
	setp.lt.s64 	%p301, %rd255, 0;
	and.b64  	%rd259, %rd257, -536870912;
	setp.ne.s64 	%p302, %rd259, %rd255;
	and.pred  	%p303, %p301, %p302;
	selp.u64 	%rd260, 1, 0, %p303;
	sub.s64 	%rd261, %rd260, %rd258;
	shl.b64 	%rd262, %rd261, 29;
	add.s64 	%rd263, %rd262, %rd255;
	shl.b64 	%rd264, %rd263, 2;
	add.s64 	%rd265, %rd4, %rd264;
	st.global.u32 	[%rd265], %r3417;
	add.s32 	%r3396, %r3396, 1;
	mov.u32 	%r3415, 0;
	mov.u32 	%r3417, %r3415;
$L__BB0_156:                            // %pass10581
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r2845, [%rd47];
	ld.shared.u32 	%r2852, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2862, %r2859}, {%r377, %r380}, {%r2845}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2871, %r2868}, {%r377, %r380}, {%r2852}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2855, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2857, %r2855, %r2859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2860, %r411, %r2862, %r2857;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2864, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2866, %r2864, %r2868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2869, %r411, %r2871, %r2866;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2873, %r414, %r2862;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2876, %r411, %r2859, %r2873;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2880, %r414, %r2871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2883, %r411, %r2868, %r2880;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2906, %r2909}, {%r453, %r456}, {%r2860, %r2876}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2913, %r2917}, {%r453, %r456}, {%r2869, %r2883}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2905, %r2906, %r2906;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2908, %r2909, %r2909, %r2905;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2912, %r2913, %r2913, %r2908;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2916, %r2917, %r2917, %r2912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2920, %r1610, %r2916, %r3417;
	// end inline asm
	ld.shared.u32 	%r2928, [%rd49];
	ld.shared.u32 	%r2935, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2945, %r2942}, {%r377, %r380}, {%r2928}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2954, %r2951}, {%r377, %r380}, {%r2935}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2938, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2940, %r2938, %r2942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2943, %r411, %r2945, %r2940;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2947, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2949, %r2947, %r2951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2952, %r411, %r2954, %r2949;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2956, %r414, %r2945;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2959, %r411, %r2942, %r2956;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2963, %r414, %r2954;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2966, %r411, %r2951, %r2963;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2989, %r2992}, {%r453, %r456}, {%r2943, %r2959}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2996, %r3000}, {%r453, %r456}, {%r2952, %r2966}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2988, %r2989, %r2989;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2991, %r2992, %r2992, %r2988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2995, %r2996, %r2996, %r2991;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2999, %r3000, %r3000, %r2995;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3420, %r1610, %r2999, %r2920;
	// end inline asm
	add.s32 	%r3418, %r3415, 2;
	setp.ne.s32 	%p304, %r3418, 50;
	@%p304 bra 	$L__BB0_158;
// %bb.157:                             // %pass11272
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3008, %r3396, 20;
	or.b32  	%r3009, %r159, %r3008;
	cvt.u64.u32 	%rd266, %r3009;
	add.s64 	%rd267, %rd266, %rd9;
	shr.u64 	%rd268, %rd267, 35;
	add.s64 	%rd269, %rd267, %rd268;
	shr.s64 	%rd270, %rd269, 29;
	setp.lt.s64 	%p305, %rd267, 0;
	and.b64  	%rd271, %rd269, -536870912;
	setp.ne.s64 	%p306, %rd271, %rd267;
	and.pred  	%p307, %p305, %p306;
	selp.u64 	%rd272, 1, 0, %p307;
	sub.s64 	%rd273, %rd272, %rd270;
	shl.b64 	%rd274, %rd273, 29;
	add.s64 	%rd275, %rd274, %rd267;
	shl.b64 	%rd276, %rd275, 2;
	add.s64 	%rd277, %rd4, %rd276;
	st.global.u32 	[%rd277], %r3420;
	add.s32 	%r3396, %r3396, 1;
	mov.u32 	%r3418, 0;
	mov.u32 	%r3420, %r3418;
$L__BB0_158:                            // %pass11497
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3014, [%rd51];
	ld.shared.u32 	%r3021, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3031, %r3028}, {%r377, %r380}, {%r3014}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3040, %r3037}, {%r377, %r380}, {%r3021}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3024, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3026, %r3024, %r3028;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3029, %r411, %r3031, %r3026;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3033, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3035, %r3033, %r3037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3038, %r411, %r3040, %r3035;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3042, %r414, %r3031;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3045, %r411, %r3028, %r3042;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3049, %r414, %r3040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3052, %r411, %r3037, %r3049;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3075, %r3078}, {%r453, %r456}, {%r3029, %r3045}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3082, %r3086}, {%r453, %r456}, {%r3038, %r3052}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3074, %r3075, %r3075;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3077, %r3078, %r3078, %r3074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3081, %r3082, %r3082, %r3077;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3085, %r3086, %r3086, %r3081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3089, %r1610, %r3085, %r3420;
	// end inline asm
	ld.shared.u32 	%r3097, [%rd53];
	ld.shared.u32 	%r3104, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3114, %r3111}, {%r377, %r380}, {%r3097}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3123, %r3120}, {%r377, %r380}, {%r3104}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3107, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3109, %r3107, %r3111;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3112, %r411, %r3114, %r3109;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3116, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3118, %r3116, %r3120;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3121, %r411, %r3123, %r3118;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3125, %r414, %r3114;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3128, %r411, %r3111, %r3125;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3132, %r414, %r3123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3135, %r411, %r3120, %r3132;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3158, %r3161}, {%r453, %r456}, {%r3112, %r3128}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3165, %r3169}, {%r453, %r456}, {%r3121, %r3135}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3157, %r3158, %r3158;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3160, %r3161, %r3161, %r3157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3164, %r3165, %r3165, %r3160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3168, %r3169, %r3169, %r3164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3423, %r1610, %r3168, %r3089;
	// end inline asm
	add.s32 	%r3421, %r3418, 2;
	setp.ne.s32 	%p308, %r3421, 50;
	@%p308 bra 	$L__BB0_160;
// %bb.159:                             // %pass12188
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3177, %r3396, 20;
	or.b32  	%r3178, %r159, %r3177;
	cvt.u64.u32 	%rd278, %r3178;
	add.s64 	%rd279, %rd278, %rd9;
	shr.u64 	%rd280, %rd279, 35;
	add.s64 	%rd281, %rd279, %rd280;
	shr.s64 	%rd282, %rd281, 29;
	setp.lt.s64 	%p309, %rd279, 0;
	and.b64  	%rd283, %rd281, -536870912;
	setp.ne.s64 	%p310, %rd283, %rd279;
	and.pred  	%p311, %p309, %p310;
	selp.u64 	%rd284, 1, 0, %p311;
	sub.s64 	%rd285, %rd284, %rd282;
	shl.b64 	%rd286, %rd285, 29;
	add.s64 	%rd287, %rd286, %rd279;
	shl.b64 	%rd288, %rd287, 2;
	add.s64 	%rd289, %rd4, %rd288;
	st.global.u32 	[%rd289], %r3423;
	add.s32 	%r3396, %r3396, 1;
	mov.u32 	%r3421, 0;
	mov.u32 	%r3423, %r3421;
$L__BB0_160:                            // %pass12413
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3183, [%rd55];
	ld.shared.u32 	%r3190, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3200, %r3197}, {%r377, %r380}, {%r3183}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3209, %r3206}, {%r377, %r380}, {%r3190}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3193, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3195, %r3193, %r3197;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3198, %r411, %r3200, %r3195;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3202, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3204, %r3202, %r3206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3207, %r411, %r3209, %r3204;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3211, %r414, %r3200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3214, %r411, %r3197, %r3211;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3218, %r414, %r3209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3221, %r411, %r3206, %r3218;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3244, %r3247}, {%r453, %r456}, {%r3198, %r3214}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3251, %r3255}, {%r453, %r456}, {%r3207, %r3221}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3243, %r3244, %r3244;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3246, %r3247, %r3247, %r3243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3250, %r3251, %r3251, %r3246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3254, %r3255, %r3255, %r3250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3258, %r1610, %r3254, %r3423;
	// end inline asm
	ld.shared.u32 	%r3266, [%rd57];
	ld.shared.u32 	%r3273, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3283, %r3280}, {%r377, %r380}, {%r3266}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3292, %r3289}, {%r377, %r380}, {%r3273}, {%r1166, %r1166};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3276, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3278, %r3276, %r3280;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3281, %r411, %r3283, %r3278;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3285, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3287, %r3285, %r3289;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3290, %r411, %r3292, %r3287;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3294, %r414, %r3283;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3297, %r411, %r3280, %r3294;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3301, %r414, %r3292;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3304, %r411, %r3289, %r3301;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3327, %r3330}, {%r453, %r456}, {%r3281, %r3297}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3334, %r3338}, {%r453, %r456}, {%r3290, %r3304}, {%r1166, %r1166}, %r160, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3326, %r3327, %r3327;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3329, %r3330, %r3330, %r3326;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3333, %r3334, %r3334, %r3329;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3337, %r3338, %r3338, %r3333;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3397, %r1610, %r3337, %r3258;
	// end inline asm
	add.s32 	%r3395, %r3421, 2;
	setp.ne.s32 	%p312, %r3395, 50;
	@%p312 bra 	$L__BB0_161;
// %bb.219:                             // %pass13104
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3346, %r3396, 20;
	or.b32  	%r3347, %r159, %r3346;
	cvt.u64.u32 	%rd290, %r3347;
	add.s64 	%rd291, %rd290, %rd9;
	shr.u64 	%rd292, %rd291, 35;
	add.s64 	%rd293, %rd291, %rd292;
	shr.s64 	%rd294, %rd293, 29;
	setp.lt.s64 	%p313, %rd291, 0;
	and.b64  	%rd295, %rd293, -536870912;
	setp.ne.s64 	%p314, %rd295, %rd291;
	and.pred  	%p315, %p313, %p314;
	selp.u64 	%rd296, 1, 0, %p315;
	sub.s64 	%rd297, %rd296, %rd294;
	shl.b64 	%rd298, %rd297, 29;
	add.s64 	%rd299, %rd298, %rd291;
	shl.b64 	%rd300, %rd299, 2;
	add.s64 	%rd301, %rd4, %rd300;
	st.global.u32 	[%rd301], %r3397;
	add.s32 	%r3396, %r3396, 1;
	mov.u32 	%r3395, %r1166;
	mov.u32 	%r3397, %r1166;
	bra.uni 	$L__BB0_161;
$L__BB0_163:                            // %L30856
	mov.u32 	%r3348, 0;
	st.global.u32 	[%rd6], %r3348;
	ret;
$L__BB0_210:                            // %post_box_union
	mov.u64 	%rd204, exception2499;
	cvta.global.u64 	%rd205, %rd204;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd205;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6896
	mov.u32 	%r3364, 5;
	st.global.u32 	[%rd6], %r3364;
	mov.u64 	%rd332, exception2451;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7056
	mov.u32 	%r3363, 5;
	st.global.u32 	[%rd6], %r3363;
	mov.u64 	%rd330, exception2451;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7216
	mov.u32 	%r3362, 5;
	st.global.u32 	[%rd6], %r3362;
	mov.u64 	%rd328, exception2451;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7376
	mov.u32 	%r3361, 5;
	st.global.u32 	[%rd6], %r3361;
	mov.u64 	%rd326, exception2451;
	cvta.global.u64 	%rd327, %rd326;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd327;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7536
	mov.u32 	%r3360, 5;
	st.global.u32 	[%rd6], %r3360;
	mov.u64 	%rd324, exception2451;
	cvta.global.u64 	%rd325, %rd324;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7696
	mov.u32 	%r3359, 5;
	st.global.u32 	[%rd6], %r3359;
	mov.u64 	%rd322, exception2451;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7856
	mov.u32 	%r3358, 5;
	st.global.u32 	[%rd6], %r3358;
	mov.u64 	%rd320, exception2451;
	cvta.global.u64 	%rd321, %rd320;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd321;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L8016
	mov.u32 	%r3357, 5;
	st.global.u32 	[%rd6], %r3357;
	mov.u64 	%rd318, exception2451;
	cvta.global.u64 	%rd319, %rd318;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8176
	mov.u32 	%r3356, 5;
	st.global.u32 	[%rd6], %r3356;
	mov.u64 	%rd316, exception2451;
	cvta.global.u64 	%rd317, %rd316;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd317;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8336
	mov.u32 	%r3355, 5;
	st.global.u32 	[%rd6], %r3355;
	mov.u64 	%rd314, exception2451;
	cvta.global.u64 	%rd315, %rd314;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd315;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8496
	mov.u32 	%r3354, 5;
	st.global.u32 	[%rd6], %r3354;
	mov.u64 	%rd312, exception2451;
	cvta.global.u64 	%rd313, %rd312;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd313;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8656
	mov.u32 	%r3353, 5;
	st.global.u32 	[%rd6], %r3353;
	mov.u64 	%rd310, exception2451;
	cvta.global.u64 	%rd311, %rd310;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd311;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8816
	mov.u32 	%r3352, 5;
	st.global.u32 	[%rd6], %r3352;
	mov.u64 	%rd308, exception2451;
	cvta.global.u64 	%rd309, %rd308;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd309;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8976
	mov.u32 	%r3351, 5;
	st.global.u32 	[%rd6], %r3351;
	mov.u64 	%rd306, exception2451;
	cvta.global.u64 	%rd307, %rd306;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd307;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9136
	mov.u32 	%r3350, 5;
	st.global.u32 	[%rd6], %r3350;
	mov.u64 	%rd304, exception2451;
	cvta.global.u64 	%rd305, %rd304;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd305;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9296
	mov.u32 	%r3349, 5;
	st.global.u32 	[%rd6], %r3349;
	mov.u64 	%rd302, exception2451;
	cvta.global.u64 	%rd303, %rd302;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd303;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3366, 2;
	st.global.u32 	[%rd6], %r3366;
	mov.u64 	%rd336, exception2451;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r3365, 3;
	st.global.u32 	[%rd6], %r3365;
	mov.u64 	%rd334, exception2451;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd65, exception1;
	cvta.global.u64 	%rd66, %rd65;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd66;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1159
	add.u64 	%rd64, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r3, %r4};
	st.local.v2.u32 	[%rd5+8], {%r1, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd70, __unnamed_1;
	cvta.global.u64 	%rd71, %rd70;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd71;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd64;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r466, [retval0+0];
	} // callseq 47
	mov.u32 	%r468, 4;
	st.global.u32 	[%rd6], %r468;
	mov.u64 	%rd73, exception2451;
	cvta.global.u64 	%rd74, %rd73;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
