<stg><name>accelerator<1437>_Pipeline_VITIS_LOOP_235_1</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln235 = store i4 0, i4 %i_41

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %VITIS_LOOP_237_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i:0 %i = load i4 %i_41

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i:1 %icmp_ln235 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i:2 %add_ln235 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i:3 %br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.i.split, void %_Z16updateWeightBiasILi4ELi10EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:0 %zext_ln235 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:4 %update_temp_mat_78_addr = getelementptr i25 %update_temp_mat_78, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:5 %update_temp_mat_78_load = load i4 %update_temp_mat_78_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:8 %weights_l3_0_addr = getelementptr i25 %weights_l3_0, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l3_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:14 %update_temp_mat_79_addr = getelementptr i25 %update_temp_mat_79, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:15 %weights_l3_1_addr = getelementptr i25 %weights_l3_1, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l3_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:16 %update_temp_mat_80_addr = getelementptr i25 %update_temp_mat_80, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:17 %weights_l3_2_addr = getelementptr i25 %weights_l3_2, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l3_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:18 %update_temp_mat_81_addr = getelementptr i25 %update_temp_mat_81, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:19 %update_temp_mat_79_load = load i4 %update_temp_mat_79_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:23 %update_temp_mat_80_load = load i4 %update_temp_mat_80_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:27 %update_temp_mat_81_load = load i4 %update_temp_mat_81_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:30 %weights_l3_3_addr = getelementptr i25 %weights_l3_3, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l3_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:48 %final_error_0_addr = getelementptr i25 %final_error_0, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="final_error_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:49 %final_error_0_load = load i4 %final_error_0_addr

]]></Node>
<StgValue><ssdm name="final_error_0_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:52 %biases_l3_addr = getelementptr i25 %biases_l3, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="biases_l3_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:59 %store_ln235 = store i4 %add_ln235, i4 %i_41

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:5 %update_temp_mat_78_load = load i4 %update_temp_mat_78_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:6 %sext_ln241 = sext i25 %update_temp_mat_78_load

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:19 %update_temp_mat_79_load = load i4 %update_temp_mat_79_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:20 %sext_ln241_17 = sext i25 %update_temp_mat_79_load

]]></Node>
<StgValue><ssdm name="sext_ln241_17"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:21 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:23 %update_temp_mat_80_load = load i4 %update_temp_mat_80_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:24 %sext_ln241_19 = sext i25 %update_temp_mat_80_load

]]></Node>
<StgValue><ssdm name="sext_ln241_19"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:25 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:27 %update_temp_mat_81_load = load i4 %update_temp_mat_81_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:28 %sext_ln241_21 = sext i25 %update_temp_mat_81_load

]]></Node>
<StgValue><ssdm name="sext_ln241_21"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:29 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:49 %final_error_0_load = load i4 %final_error_0_addr

]]></Node>
<StgValue><ssdm name="final_error_0_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:50 %sext_ln248 = sext i25 %final_error_0_load

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:51 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:9 %weights_l3_0_load = load i4 %weights_l3_0_addr

]]></Node>
<StgValue><ssdm name="weights_l3_0_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:21 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:25 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:29 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:32 %weights_l3_1_load = load i4 %weights_l3_1_addr

]]></Node>
<StgValue><ssdm name="weights_l3_1_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:36 %weights_l3_2_load = load i4 %weights_l3_2_addr

]]></Node>
<StgValue><ssdm name="weights_l3_2_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:40 %weights_l3_3_load = load i4 %weights_l3_3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_3_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:51 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:53 %biases_l3_load = load i4 %biases_l3_addr

]]></Node>
<StgValue><ssdm name="biases_l3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="57" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:9 %weights_l3_0_load = load i4 %weights_l3_0_addr

]]></Node>
<StgValue><ssdm name="weights_l3_0_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:10 %shl_ln7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_0_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:11 %sext_ln241_16 = sext i34 %mul_ln241

]]></Node>
<StgValue><ssdm name="sext_ln241_16"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:12 %sub_ln241 = sub i42 %shl_ln7, i42 %sext_ln241_16

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:21 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:22 %sext_ln241_18 = sext i34 %mul_ln241_8

]]></Node>
<StgValue><ssdm name="sext_ln241_18"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:25 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:26 %sext_ln241_20 = sext i34 %mul_ln241_9

]]></Node>
<StgValue><ssdm name="sext_ln241_20"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:29 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:31 %sext_ln241_22 = sext i34 %mul_ln241_10

]]></Node>
<StgValue><ssdm name="sext_ln241_22"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:32 %weights_l3_1_load = load i4 %weights_l3_1_addr

]]></Node>
<StgValue><ssdm name="weights_l3_1_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:33 %shl_ln241_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_1_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_8"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:34 %sub_ln241_8 = sub i42 %shl_ln241_8, i42 %sext_ln241_18

]]></Node>
<StgValue><ssdm name="sub_ln241_8"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:36 %weights_l3_2_load = load i4 %weights_l3_2_addr

]]></Node>
<StgValue><ssdm name="weights_l3_2_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:37 %shl_ln241_9 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_2_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:38 %sub_ln241_9 = sub i42 %shl_ln241_9, i42 %sext_ln241_20

]]></Node>
<StgValue><ssdm name="sub_ln241_9"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:40 %weights_l3_3_load = load i4 %weights_l3_3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_3_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:41 %shl_ln241_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_3_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_s"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:42 %sub_ln241_10 = sub i42 %shl_ln241_s, i42 %sext_ln241_22

]]></Node>
<StgValue><ssdm name="sub_ln241_10"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:51 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:53 %biases_l3_load = load i4 %biases_l3_addr

]]></Node>
<StgValue><ssdm name="biases_l3_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:54 %shl_ln8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %biases_l3_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:55 %sext_ln248_2 = sext i34 %mul_ln248

]]></Node>
<StgValue><ssdm name="sext_ln248_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:56 %sub_ln248 = sub i42 %shl_ln8, i42 %sext_ln248_2

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
_Z16updateWeightBiasILi4ELi10EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:1 %specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:2 %speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln235"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:3 %specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94

]]></Node>
<StgValue><ssdm name="specloopname_ln235"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:12 %sub_ln241 = sub i42 %shl_ln7, i42 %sext_ln241_16

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:13 %trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:34 %sub_ln241_8 = sub i42 %shl_ln241_8, i42 %sext_ln241_18

]]></Node>
<StgValue><ssdm name="sub_ln241_8"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:35 %trunc_ln241_8 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_8, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_8"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:38 %sub_ln241_9 = sub i42 %shl_ln241_9, i42 %sext_ln241_20

]]></Node>
<StgValue><ssdm name="sub_ln241_9"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:39 %trunc_ln241_9 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_9, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_9"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:42 %sub_ln241_10 = sub i42 %shl_ln241_s, i42 %sext_ln241_22

]]></Node>
<StgValue><ssdm name="sub_ln241_10"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:43 %trunc_ln241_s = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_10, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_s"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:44 %store_ln241 = store i25 %trunc_ln, i4 %weights_l3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:45 %store_ln241 = store i25 %trunc_ln241_8, i4 %weights_l3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:46 %store_ln241 = store i25 %trunc_ln241_9, i4 %weights_l3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:47 %store_ln241 = store i25 %trunc_ln241_s, i4 %weights_l3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:56 %sub_ln248 = sub i42 %shl_ln8, i42 %sext_ln248_2

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:57 %trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:58 %store_ln248 = store i25 %trunc_ln1, i4 %biases_l3_addr

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:60 %br_ln235 = br void %VITIS_LOOP_237_2.i

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="117" name="weights_l3_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_l3_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="weights_l3_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_l3_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="weights_l3_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_l3_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="weights_l3_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights_l3_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="update_temp_mat_78" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_78"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="update_temp_mat_79" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_79"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="update_temp_mat_80" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_80"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="update_temp_mat_81" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_81"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="final_error_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="final_error_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="biases_l3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="biases_l3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="i_41" fromId="127" toId="8">
</dataflow>
<dataflow id="130" from="StgValue_129" to="store_ln235" fromId="129" toId="9">
</dataflow>
<dataflow id="131" from="i_41" to="store_ln235" fromId="8" toId="9">
</dataflow>
<dataflow id="132" from="i_41" to="i" fromId="8" toId="11">
</dataflow>
<dataflow id="133" from="i" to="icmp_ln235" fromId="11" toId="12">
</dataflow>
<dataflow id="135" from="StgValue_134" to="icmp_ln235" fromId="134" toId="12">
</dataflow>
<dataflow id="136" from="i" to="add_ln235" fromId="11" toId="13">
</dataflow>
<dataflow id="138" from="StgValue_137" to="add_ln235" fromId="137" toId="13">
</dataflow>
<dataflow id="139" from="icmp_ln235" to="br_ln235" fromId="12" toId="14">
</dataflow>
<dataflow id="140" from="i" to="zext_ln235" fromId="11" toId="15">
</dataflow>
<dataflow id="141" from="update_temp_mat_78" to="update_temp_mat_78_addr" fromId="121" toId="16">
</dataflow>
<dataflow id="143" from="StgValue_142" to="update_temp_mat_78_addr" fromId="142" toId="16">
</dataflow>
<dataflow id="144" from="zext_ln235" to="update_temp_mat_78_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="145" from="update_temp_mat_78_addr" to="update_temp_mat_78_load" fromId="16" toId="17">
</dataflow>
<dataflow id="146" from="weights_l3_0" to="weights_l3_0_addr" fromId="120" toId="18">
</dataflow>
<dataflow id="147" from="StgValue_142" to="weights_l3_0_addr" fromId="142" toId="18">
</dataflow>
<dataflow id="148" from="zext_ln235" to="weights_l3_0_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="149" from="update_temp_mat_79" to="update_temp_mat_79_addr" fromId="122" toId="19">
</dataflow>
<dataflow id="150" from="StgValue_142" to="update_temp_mat_79_addr" fromId="142" toId="19">
</dataflow>
<dataflow id="151" from="zext_ln235" to="update_temp_mat_79_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="152" from="weights_l3_1" to="weights_l3_1_addr" fromId="119" toId="20">
</dataflow>
<dataflow id="153" from="StgValue_142" to="weights_l3_1_addr" fromId="142" toId="20">
</dataflow>
<dataflow id="154" from="zext_ln235" to="weights_l3_1_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="155" from="update_temp_mat_80" to="update_temp_mat_80_addr" fromId="123" toId="21">
</dataflow>
<dataflow id="156" from="StgValue_142" to="update_temp_mat_80_addr" fromId="142" toId="21">
</dataflow>
<dataflow id="157" from="zext_ln235" to="update_temp_mat_80_addr" fromId="15" toId="21">
</dataflow>
<dataflow id="158" from="weights_l3_2" to="weights_l3_2_addr" fromId="118" toId="22">
</dataflow>
<dataflow id="159" from="StgValue_142" to="weights_l3_2_addr" fromId="142" toId="22">
</dataflow>
<dataflow id="160" from="zext_ln235" to="weights_l3_2_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="161" from="update_temp_mat_81" to="update_temp_mat_81_addr" fromId="124" toId="23">
</dataflow>
<dataflow id="162" from="StgValue_142" to="update_temp_mat_81_addr" fromId="142" toId="23">
</dataflow>
<dataflow id="163" from="zext_ln235" to="update_temp_mat_81_addr" fromId="15" toId="23">
</dataflow>
<dataflow id="164" from="update_temp_mat_79_addr" to="update_temp_mat_79_load" fromId="19" toId="24">
</dataflow>
<dataflow id="165" from="update_temp_mat_80_addr" to="update_temp_mat_80_load" fromId="21" toId="25">
</dataflow>
<dataflow id="166" from="update_temp_mat_81_addr" to="update_temp_mat_81_load" fromId="23" toId="26">
</dataflow>
<dataflow id="167" from="weights_l3_3" to="weights_l3_3_addr" fromId="117" toId="27">
</dataflow>
<dataflow id="168" from="StgValue_142" to="weights_l3_3_addr" fromId="142" toId="27">
</dataflow>
<dataflow id="169" from="zext_ln235" to="weights_l3_3_addr" fromId="15" toId="27">
</dataflow>
<dataflow id="170" from="final_error_0" to="final_error_0_addr" fromId="125" toId="28">
</dataflow>
<dataflow id="171" from="StgValue_142" to="final_error_0_addr" fromId="142" toId="28">
</dataflow>
<dataflow id="172" from="zext_ln235" to="final_error_0_addr" fromId="15" toId="28">
</dataflow>
<dataflow id="173" from="final_error_0_addr" to="final_error_0_load" fromId="28" toId="29">
</dataflow>
<dataflow id="174" from="biases_l3" to="biases_l3_addr" fromId="126" toId="30">
</dataflow>
<dataflow id="175" from="StgValue_142" to="biases_l3_addr" fromId="142" toId="30">
</dataflow>
<dataflow id="176" from="zext_ln235" to="biases_l3_addr" fromId="15" toId="30">
</dataflow>
<dataflow id="177" from="add_ln235" to="store_ln235" fromId="13" toId="31">
</dataflow>
<dataflow id="178" from="i_41" to="store_ln235" fromId="8" toId="31">
</dataflow>
<dataflow id="179" from="update_temp_mat_78_addr" to="update_temp_mat_78_load" fromId="16" toId="32">
</dataflow>
<dataflow id="180" from="update_temp_mat_78_load" to="sext_ln241" fromId="32" toId="33">
</dataflow>
<dataflow id="181" from="sext_ln241" to="mul_ln241" fromId="33" toId="34">
</dataflow>
<dataflow id="183" from="StgValue_182" to="mul_ln241" fromId="182" toId="34">
</dataflow>
<dataflow id="184" from="update_temp_mat_79_addr" to="update_temp_mat_79_load" fromId="19" toId="35">
</dataflow>
<dataflow id="185" from="update_temp_mat_79_load" to="sext_ln241_17" fromId="35" toId="36">
</dataflow>
<dataflow id="186" from="sext_ln241_17" to="mul_ln241_8" fromId="36" toId="37">
</dataflow>
<dataflow id="187" from="StgValue_182" to="mul_ln241_8" fromId="182" toId="37">
</dataflow>
<dataflow id="188" from="update_temp_mat_80_addr" to="update_temp_mat_80_load" fromId="21" toId="38">
</dataflow>
<dataflow id="189" from="update_temp_mat_80_load" to="sext_ln241_19" fromId="38" toId="39">
</dataflow>
<dataflow id="190" from="sext_ln241_19" to="mul_ln241_9" fromId="39" toId="40">
</dataflow>
<dataflow id="191" from="StgValue_182" to="mul_ln241_9" fromId="182" toId="40">
</dataflow>
<dataflow id="192" from="update_temp_mat_81_addr" to="update_temp_mat_81_load" fromId="23" toId="41">
</dataflow>
<dataflow id="193" from="update_temp_mat_81_load" to="sext_ln241_21" fromId="41" toId="42">
</dataflow>
<dataflow id="194" from="sext_ln241_21" to="mul_ln241_10" fromId="42" toId="43">
</dataflow>
<dataflow id="195" from="StgValue_182" to="mul_ln241_10" fromId="182" toId="43">
</dataflow>
<dataflow id="196" from="final_error_0_addr" to="final_error_0_load" fromId="28" toId="44">
</dataflow>
<dataflow id="197" from="final_error_0_load" to="sext_ln248" fromId="44" toId="45">
</dataflow>
<dataflow id="198" from="sext_ln248" to="mul_ln248" fromId="45" toId="46">
</dataflow>
<dataflow id="199" from="StgValue_182" to="mul_ln248" fromId="182" toId="46">
</dataflow>
<dataflow id="200" from="sext_ln241" to="mul_ln241" fromId="33" toId="47">
</dataflow>
<dataflow id="201" from="StgValue_182" to="mul_ln241" fromId="182" toId="47">
</dataflow>
<dataflow id="202" from="weights_l3_0_addr" to="weights_l3_0_load" fromId="18" toId="48">
</dataflow>
<dataflow id="203" from="sext_ln241_17" to="mul_ln241_8" fromId="36" toId="49">
</dataflow>
<dataflow id="204" from="StgValue_182" to="mul_ln241_8" fromId="182" toId="49">
</dataflow>
<dataflow id="205" from="sext_ln241_19" to="mul_ln241_9" fromId="39" toId="50">
</dataflow>
<dataflow id="206" from="StgValue_182" to="mul_ln241_9" fromId="182" toId="50">
</dataflow>
<dataflow id="207" from="sext_ln241_21" to="mul_ln241_10" fromId="42" toId="51">
</dataflow>
<dataflow id="208" from="StgValue_182" to="mul_ln241_10" fromId="182" toId="51">
</dataflow>
<dataflow id="209" from="weights_l3_1_addr" to="weights_l3_1_load" fromId="20" toId="52">
</dataflow>
<dataflow id="210" from="weights_l3_2_addr" to="weights_l3_2_load" fromId="22" toId="53">
</dataflow>
<dataflow id="211" from="weights_l3_3_addr" to="weights_l3_3_load" fromId="27" toId="54">
</dataflow>
<dataflow id="212" from="sext_ln248" to="mul_ln248" fromId="45" toId="55">
</dataflow>
<dataflow id="213" from="StgValue_182" to="mul_ln248" fromId="182" toId="55">
</dataflow>
<dataflow id="214" from="biases_l3_addr" to="biases_l3_load" fromId="30" toId="56">
</dataflow>
<dataflow id="215" from="sext_ln241" to="mul_ln241" fromId="33" toId="57">
</dataflow>
<dataflow id="216" from="StgValue_182" to="mul_ln241" fromId="182" toId="57">
</dataflow>
<dataflow id="217" from="weights_l3_0_addr" to="weights_l3_0_load" fromId="18" toId="58">
</dataflow>
<dataflow id="219" from="_ssdm_op_BitConcatenate.i42.i25.i17" to="shl_ln7" fromId="218" toId="59">
</dataflow>
<dataflow id="220" from="weights_l3_0_load" to="shl_ln7" fromId="58" toId="59">
</dataflow>
<dataflow id="222" from="StgValue_221" to="shl_ln7" fromId="221" toId="59">
</dataflow>
<dataflow id="223" from="mul_ln241" to="sext_ln241_16" fromId="57" toId="60">
</dataflow>
<dataflow id="224" from="shl_ln7" to="sub_ln241" fromId="59" toId="61">
</dataflow>
<dataflow id="225" from="sext_ln241_16" to="sub_ln241" fromId="60" toId="61">
</dataflow>
<dataflow id="226" from="sext_ln241_17" to="mul_ln241_8" fromId="36" toId="62">
</dataflow>
<dataflow id="227" from="StgValue_182" to="mul_ln241_8" fromId="182" toId="62">
</dataflow>
<dataflow id="228" from="mul_ln241_8" to="sext_ln241_18" fromId="62" toId="63">
</dataflow>
<dataflow id="229" from="sext_ln241_19" to="mul_ln241_9" fromId="39" toId="64">
</dataflow>
<dataflow id="230" from="StgValue_182" to="mul_ln241_9" fromId="182" toId="64">
</dataflow>
<dataflow id="231" from="mul_ln241_9" to="sext_ln241_20" fromId="64" toId="65">
</dataflow>
<dataflow id="232" from="sext_ln241_21" to="mul_ln241_10" fromId="42" toId="66">
</dataflow>
<dataflow id="233" from="StgValue_182" to="mul_ln241_10" fromId="182" toId="66">
</dataflow>
<dataflow id="234" from="mul_ln241_10" to="sext_ln241_22" fromId="66" toId="67">
</dataflow>
<dataflow id="235" from="weights_l3_1_addr" to="weights_l3_1_load" fromId="20" toId="68">
</dataflow>
<dataflow id="236" from="_ssdm_op_BitConcatenate.i42.i25.i17" to="shl_ln241_8" fromId="218" toId="69">
</dataflow>
<dataflow id="237" from="weights_l3_1_load" to="shl_ln241_8" fromId="68" toId="69">
</dataflow>
<dataflow id="238" from="StgValue_221" to="shl_ln241_8" fromId="221" toId="69">
</dataflow>
<dataflow id="239" from="shl_ln241_8" to="sub_ln241_8" fromId="69" toId="70">
</dataflow>
<dataflow id="240" from="sext_ln241_18" to="sub_ln241_8" fromId="63" toId="70">
</dataflow>
<dataflow id="241" from="weights_l3_2_addr" to="weights_l3_2_load" fromId="22" toId="71">
</dataflow>
<dataflow id="242" from="_ssdm_op_BitConcatenate.i42.i25.i17" to="shl_ln241_9" fromId="218" toId="72">
</dataflow>
<dataflow id="243" from="weights_l3_2_load" to="shl_ln241_9" fromId="71" toId="72">
</dataflow>
<dataflow id="244" from="StgValue_221" to="shl_ln241_9" fromId="221" toId="72">
</dataflow>
<dataflow id="245" from="shl_ln241_9" to="sub_ln241_9" fromId="72" toId="73">
</dataflow>
<dataflow id="246" from="sext_ln241_20" to="sub_ln241_9" fromId="65" toId="73">
</dataflow>
<dataflow id="247" from="weights_l3_3_addr" to="weights_l3_3_load" fromId="27" toId="74">
</dataflow>
<dataflow id="248" from="_ssdm_op_BitConcatenate.i42.i25.i17" to="shl_ln241_s" fromId="218" toId="75">
</dataflow>
<dataflow id="249" from="weights_l3_3_load" to="shl_ln241_s" fromId="74" toId="75">
</dataflow>
<dataflow id="250" from="StgValue_221" to="shl_ln241_s" fromId="221" toId="75">
</dataflow>
<dataflow id="251" from="shl_ln241_s" to="sub_ln241_10" fromId="75" toId="76">
</dataflow>
<dataflow id="252" from="sext_ln241_22" to="sub_ln241_10" fromId="67" toId="76">
</dataflow>
<dataflow id="253" from="sext_ln248" to="mul_ln248" fromId="45" toId="77">
</dataflow>
<dataflow id="254" from="StgValue_182" to="mul_ln248" fromId="182" toId="77">
</dataflow>
<dataflow id="255" from="biases_l3_addr" to="biases_l3_load" fromId="30" toId="78">
</dataflow>
<dataflow id="256" from="_ssdm_op_BitConcatenate.i42.i25.i17" to="shl_ln8" fromId="218" toId="79">
</dataflow>
<dataflow id="257" from="biases_l3_load" to="shl_ln8" fromId="78" toId="79">
</dataflow>
<dataflow id="258" from="StgValue_221" to="shl_ln8" fromId="221" toId="79">
</dataflow>
<dataflow id="259" from="mul_ln248" to="sext_ln248_2" fromId="77" toId="80">
</dataflow>
<dataflow id="260" from="shl_ln8" to="sub_ln248" fromId="79" toId="81">
</dataflow>
<dataflow id="261" from="sext_ln248_2" to="sub_ln248" fromId="80" toId="81">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecPipeline" to="specpipeline_ln235" fromId="262" toId="82">
</dataflow>
<dataflow id="265" from="StgValue_264" to="specpipeline_ln235" fromId="264" toId="82">
</dataflow>
<dataflow id="267" from="StgValue_266" to="specpipeline_ln235" fromId="266" toId="82">
</dataflow>
<dataflow id="268" from="StgValue_266" to="specpipeline_ln235" fromId="266" toId="82">
</dataflow>
<dataflow id="269" from="StgValue_266" to="specpipeline_ln235" fromId="266" toId="82">
</dataflow>
<dataflow id="271" from="empty_75" to="specpipeline_ln235" fromId="270" toId="82">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln235" fromId="272" toId="83">
</dataflow>
<dataflow id="275" from="StgValue_274" to="speclooptripcount_ln235" fromId="274" toId="83">
</dataflow>
<dataflow id="276" from="StgValue_274" to="speclooptripcount_ln235" fromId="274" toId="83">
</dataflow>
<dataflow id="277" from="StgValue_274" to="speclooptripcount_ln235" fromId="274" toId="83">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecLoopName" to="specloopname_ln235" fromId="278" toId="84">
</dataflow>
<dataflow id="281" from="empty_94" to="specloopname_ln235" fromId="280" toId="84">
</dataflow>
<dataflow id="282" from="shl_ln7" to="sub_ln241" fromId="59" toId="85">
</dataflow>
<dataflow id="283" from="sext_ln241_16" to="sub_ln241" fromId="60" toId="85">
</dataflow>
<dataflow id="285" from="_ssdm_op_PartSelect.i25.i42.i32.i32" to="trunc_ln" fromId="284" toId="86">
</dataflow>
<dataflow id="286" from="sub_ln241" to="trunc_ln" fromId="85" toId="86">
</dataflow>
<dataflow id="288" from="StgValue_287" to="trunc_ln" fromId="287" toId="86">
</dataflow>
<dataflow id="290" from="StgValue_289" to="trunc_ln" fromId="289" toId="86">
</dataflow>
<dataflow id="291" from="shl_ln241_8" to="sub_ln241_8" fromId="69" toId="87">
</dataflow>
<dataflow id="292" from="sext_ln241_18" to="sub_ln241_8" fromId="63" toId="87">
</dataflow>
<dataflow id="293" from="_ssdm_op_PartSelect.i25.i42.i32.i32" to="trunc_ln241_8" fromId="284" toId="88">
</dataflow>
<dataflow id="294" from="sub_ln241_8" to="trunc_ln241_8" fromId="87" toId="88">
</dataflow>
<dataflow id="295" from="StgValue_287" to="trunc_ln241_8" fromId="287" toId="88">
</dataflow>
<dataflow id="296" from="StgValue_289" to="trunc_ln241_8" fromId="289" toId="88">
</dataflow>
<dataflow id="297" from="shl_ln241_9" to="sub_ln241_9" fromId="72" toId="89">
</dataflow>
<dataflow id="298" from="sext_ln241_20" to="sub_ln241_9" fromId="65" toId="89">
</dataflow>
<dataflow id="299" from="_ssdm_op_PartSelect.i25.i42.i32.i32" to="trunc_ln241_9" fromId="284" toId="90">
</dataflow>
<dataflow id="300" from="sub_ln241_9" to="trunc_ln241_9" fromId="89" toId="90">
</dataflow>
<dataflow id="301" from="StgValue_287" to="trunc_ln241_9" fromId="287" toId="90">
</dataflow>
<dataflow id="302" from="StgValue_289" to="trunc_ln241_9" fromId="289" toId="90">
</dataflow>
<dataflow id="303" from="shl_ln241_s" to="sub_ln241_10" fromId="75" toId="91">
</dataflow>
<dataflow id="304" from="sext_ln241_22" to="sub_ln241_10" fromId="67" toId="91">
</dataflow>
<dataflow id="305" from="_ssdm_op_PartSelect.i25.i42.i32.i32" to="trunc_ln241_s" fromId="284" toId="92">
</dataflow>
<dataflow id="306" from="sub_ln241_10" to="trunc_ln241_s" fromId="91" toId="92">
</dataflow>
<dataflow id="307" from="StgValue_287" to="trunc_ln241_s" fromId="287" toId="92">
</dataflow>
<dataflow id="308" from="StgValue_289" to="trunc_ln241_s" fromId="289" toId="92">
</dataflow>
<dataflow id="309" from="trunc_ln" to="store_ln241" fromId="86" toId="93">
</dataflow>
<dataflow id="310" from="weights_l3_0_addr" to="store_ln241" fromId="18" toId="93">
</dataflow>
<dataflow id="311" from="trunc_ln241_8" to="store_ln241" fromId="88" toId="94">
</dataflow>
<dataflow id="312" from="weights_l3_1_addr" to="store_ln241" fromId="20" toId="94">
</dataflow>
<dataflow id="313" from="trunc_ln241_9" to="store_ln241" fromId="90" toId="95">
</dataflow>
<dataflow id="314" from="weights_l3_2_addr" to="store_ln241" fromId="22" toId="95">
</dataflow>
<dataflow id="315" from="trunc_ln241_s" to="store_ln241" fromId="92" toId="96">
</dataflow>
<dataflow id="316" from="weights_l3_3_addr" to="store_ln241" fromId="27" toId="96">
</dataflow>
<dataflow id="317" from="shl_ln8" to="sub_ln248" fromId="79" toId="97">
</dataflow>
<dataflow id="318" from="sext_ln248_2" to="sub_ln248" fromId="80" toId="97">
</dataflow>
<dataflow id="319" from="_ssdm_op_PartSelect.i25.i42.i32.i32" to="trunc_ln1" fromId="284" toId="98">
</dataflow>
<dataflow id="320" from="sub_ln248" to="trunc_ln1" fromId="97" toId="98">
</dataflow>
<dataflow id="321" from="StgValue_287" to="trunc_ln1" fromId="287" toId="98">
</dataflow>
<dataflow id="322" from="StgValue_289" to="trunc_ln1" fromId="289" toId="98">
</dataflow>
<dataflow id="323" from="trunc_ln1" to="store_ln248" fromId="98" toId="99">
</dataflow>
<dataflow id="324" from="biases_l3_addr" to="store_ln248" fromId="30" toId="99">
</dataflow>
<dataflow id="325" from="icmp_ln235" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="326" from="icmp_ln235" to="StgValue_5" fromId="12" toId="5">
</dataflow>
</dataflows>


</stg>
