# system info controller on 2025.02.22.15:49:30
system_info:
name,value
DEVICE,10CL025YU256C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1740206667
#
#
# Files generated for controller on 2025.02.22.15:49:30
files:
filepath,kind,attributes,module,is_top
simulation/controller.v,VERILOG,,controller,true
simulation/submodules/avalon_st_uart_tx.sv,VERILOG,,avalon_st_uart_tx,false
simulation/submodules/controller_data_ram_0.hex,HEX,,controller_data_ram_0,false
simulation/submodules/controller_data_ram_0.v,VERILOG,,controller_data_ram_0,false
simulation/submodules/controller_data_ram_1.hex,HEX,,controller_data_ram_1,false
simulation/submodules/controller_data_ram_1.v,VERILOG,,controller_data_ram_1,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/float32to16.sv,SYSTEM_VERILOG,TOP_LEVEL_FILE,float32to16,false
simulation/submodules/controller_fpu_0.v,VERILOG,,controller_fpu_0,false
simulation/submodules/i2c_master.sv,SYSTEM_VERILOG,,i2c_master,false
simulation/submodules/imu_spim.sv,SYSTEM_VERILOG,,imu_spim,false
simulation/submodules/controller_instruction_rom_0.hex,HEX,,controller_instruction_rom_0,false
simulation/submodules/controller_instruction_rom_0.v,VERILOG,,controller_instruction_rom_0,false
simulation/submodules/controller_jtag_uart_0.v,VERILOG,,controller_jtag_uart_0,false
simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
simulation/submodules/motor_controller.sv,SYSTEM_VERILOG,,motor_controller,false
simulation/submodules/controller_msgdma_0.v,VERILOG,,controller_msgdma_0,false
simulation/submodules/controller_nios_0.v,VERILOG,,controller_nios_0,false
simulation/submodules/controller_performance_counter_0.v,VERILOG,,controller_performance_counter_0,false
simulation/submodules/controller_pio_0.v,VERILOG,,controller_pio_0,false
simulation/submodules/controller_pio_1.v,VERILOG,,controller_pio_1,false
simulation/submodules/controller_pio_2.v,VERILOG,,controller_pio_2,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/SPISlaveToAvalonMasterBridge.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_packets_to_master_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/channel_adapter_btop_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/channel_adapter_ptob_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/spislave_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/spiphyslave.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/controller_spim_0.v,VERILOG,,controller_spim_0,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/controller_sysid_qsys_0.v,VERILOG,,controller_sysid_qsys_0,false
simulation/submodules/controller_timer_0.v,VERILOG,,controller_timer_0,false
simulation/submodules/vector_controller_master.sv,VERILOG,,vector_controller_master,false
simulation/submodules/controller_vic_0.v,VERILOG,,controller_vic_0,false
simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
simulation/submodules/controller_nios_0_custom_instruction_master_comb_xconnect.sv,SYSTEM_VERILOG,,controller_nios_0_custom_instruction_master_comb_xconnect,false
simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
simulation/submodules/controller_nios_0_custom_instruction_master_multi_xconnect.sv,SYSTEM_VERILOG,,controller_nios_0_custom_instruction_master_multi_xconnect,false
simulation/submodules/controller_mm_interconnect_0.v,VERILOG,,controller_mm_interconnect_0,false
simulation/submodules/controller_mm_interconnect_1.v,VERILOG,,controller_mm_interconnect_1,false
simulation/submodules/controller_mm_interconnect_2.v,VERILOG,,controller_mm_interconnect_2,false
simulation/submodules/controller_mm_interconnect_3.v,VERILOG,,controller_mm_interconnect_3,false
simulation/submodules/controller_mm_interconnect_4.v,VERILOG,,controller_mm_interconnect_4,false
simulation/submodules/controller_mm_interconnect_5.v,VERILOG,,controller_mm_interconnect_5,false
simulation/submodules/controller_mm_interconnect_6.v,VERILOG,,controller_mm_interconnect_6,false
simulation/submodules/controller_irq_mapper.sv,SYSTEM_VERILOG,,controller_irq_mapper,false
simulation/submodules/fpoint2_combi.vhd,VHDL,,fpoint2_combi,false
simulation/submodules/FPMinMaxFused/FPMinMaxFused.vhd,VHDL,,fpoint2_combi,false
simulation/submodules/FPCompareFused/FPCompareFused.vhd,VHDL,,fpoint2_combi,false
simulation/submodules/FPNeg_Abs/FPNeg.vhd,VHDL,,fpoint2_combi,false
simulation/submodules/FPNeg_Abs/FPAbs.vhd,VHDL,,fpoint2_combi,false
simulation/submodules/fpoint2_multi.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/fpoint2_multi_datapath.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/fpoint2_multi_dspba_library_package.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/fpoint2_multi_dspba_library.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/FPAddSub/FPAddSub.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/FPDiv/FPDiv.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/FPMult/FPMult.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/IntToFloat/IntToFloat.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/FloatToInt/FloatToInt.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/FPSqrt/FPSqrt.vhd,VHDL,,fpoint2_multi,false
simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex,HEX,,fpoint2_multi,false
simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex,HEX,,fpoint2_multi,false
simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex,HEX,,fpoint2_multi,false
simulation/submodules/dispatcher.v,VERILOG,,dispatcher,false
simulation/submodules/descriptor_buffers.v,VERILOG,,dispatcher,false
simulation/submodules/csr_block.v,VERILOG,,dispatcher,false
simulation/submodules/response_block.v,VERILOG,,dispatcher,false
simulation/submodules/fifo_with_byteenables.v,VERILOG,,dispatcher,false
simulation/submodules/read_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/write_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/read_master.v,VERILOG,,read_master,false
simulation/submodules/MM_to_ST_Adapter.v,VERILOG,,read_master,false
simulation/submodules/read_burst_control.v,VERILOG,,read_master,false
simulation/submodules/controller_nios_0_cpu.sdc,SDC,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu.v,VERILOG,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_debug_slave_sysclk.v,VERILOG,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_debug_slave_tck.v,VERILOG,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_debug_slave_wrapper.v,VERILOG,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_mult_cell.v,VERILOG,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_nios2_waves.do,OTHER,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_ociram_default_contents.dat,DAT,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_ociram_default_contents.hex,HEX,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_ociram_default_contents.mif,MIF,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_rf_ram_a.dat,DAT,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_rf_ram_a.hex,HEX,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_rf_ram_a.mif,MIF,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_rf_ram_b.dat,DAT,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_rf_ram_b.hex,HEX,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_rf_ram_b.mif,MIF,,controller_nios_0_cpu,false
simulation/submodules/controller_nios_0_cpu_test_bench.v,VERILOG,,controller_nios_0_cpu,false
simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,controller_nios_0_cpu,false
simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,controller_nios_0_cpu,false
simulation/submodules/altera_vic_csr.sv,SYSTEM_VERILOG,,altera_vic_csr,false
simulation/submodules/altera_vic_priority.sv,SYSTEM_VERILOG,,altera_vic_priority,false
simulation/submodules/altera_vic_compare2.sv,SYSTEM_VERILOG,,altera_vic_priority,false
simulation/submodules/altera_vic_compare4.sv,SYSTEM_VERILOG,,altera_vic_priority,false
simulation/submodules/altera_vic_vector.sv,SYSTEM_VERILOG,,altera_vic_vector,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/controller_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_router,false
simulation/submodules/controller_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/controller_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_cmd_demux,false
simulation/submodules/controller_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_cmd_mux,false
simulation/submodules/controller_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_rsp_demux,false
simulation/submodules/controller_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_rsp_mux,false
simulation/submodules/controller_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,controller_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/controller_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_router,false
simulation/submodules/controller_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_router_001,false
simulation/submodules/controller_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_router_002,false
simulation/submodules/controller_mm_interconnect_1_router_003.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_router_003,false
simulation/submodules/controller_mm_interconnect_1_router_004.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_router_004,false
simulation/submodules/controller_mm_interconnect_1_router_007.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_router_007,false
simulation/submodules/controller_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_cmd_demux,false
simulation/submodules/controller_mm_interconnect_1_cmd_demux_001.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_cmd_demux_001,false
simulation/submodules/controller_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_cmd_mux,false
simulation/submodules/controller_mm_interconnect_1_cmd_mux_001.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/controller_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_rsp_demux,false
simulation/submodules/controller_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_rsp_mux,false
simulation/submodules/controller_mm_interconnect_1_rsp_mux_001.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_1_rsp_mux_001,false
simulation/submodules/controller_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_router,false
simulation/submodules/controller_mm_interconnect_2_router_001.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_router_001,false
simulation/submodules/controller_mm_interconnect_2_router_006.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_router_006,false
simulation/submodules/controller_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_cmd_demux,false
simulation/submodules/controller_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_cmd_mux,false
simulation/submodules/controller_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_rsp_demux,false
simulation/submodules/controller_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/controller_mm_interconnect_2_avalon_st_adapter_005.v,VERILOG,,controller_mm_interconnect_2_avalon_st_adapter_005,false
simulation/submodules/controller_mm_interconnect_3_router.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_router,false
simulation/submodules/controller_mm_interconnect_3_router_001.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_router_001,false
simulation/submodules/controller_mm_interconnect_3_router_004.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_router_004,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/controller_mm_interconnect_3_cmd_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_cmd_demux,false
simulation/submodules/controller_mm_interconnect_3_cmd_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_cmd_mux,false
simulation/submodules/controller_mm_interconnect_3_rsp_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_rsp_demux,false
simulation/submodules/controller_mm_interconnect_3_rsp_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_rsp_mux,false
simulation/submodules/controller_mm_interconnect_3_avalon_st_adapter_003.v,VERILOG,,controller_mm_interconnect_3_avalon_st_adapter_003,false
simulation/submodules/controller_mm_interconnect_4_router.sv,SYSTEM_VERILOG,,controller_mm_interconnect_4_router,false
simulation/submodules/controller_mm_interconnect_4_router_001.sv,SYSTEM_VERILOG,,controller_mm_interconnect_4_router_001,false
simulation/submodules/controller_mm_interconnect_4_cmd_demux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_4_cmd_demux,false
simulation/submodules/controller_mm_interconnect_4_cmd_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_4_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_4_cmd_mux,false
simulation/submodules/controller_mm_interconnect_4_rsp_mux.sv,SYSTEM_VERILOG,,controller_mm_interconnect_4_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,controller_mm_interconnect_4_rsp_mux,false
simulation/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0.sv,SYSTEM_VERILOG,,controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0,false
simulation/submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0.sv,SYSTEM_VERILOG,,controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
controller.avalon_st_uart_tx_0,avalon_st_uart_tx
controller.data_ram_0,controller_data_ram_0
controller.data_ram_1,controller_data_ram_1
controller.dc_fifo_0,altera_avalon_dc_fifo
controller.float32to16_0,float32to16
controller.fpu_0,controller_fpu_0
controller.fpu_0.fpci_combi,fpoint2_combi
controller.fpu_0.fpci_multi,fpoint2_multi
controller.i2c_master_0,i2c_master
controller.imu_spim,imu_spim
controller.instruction_rom_0,controller_instruction_rom_0
controller.jtag_uart_0,controller_jtag_uart_0
controller.mm_bridge_0,altera_avalon_mm_bridge
controller.mm_bridge_1,altera_avalon_mm_bridge
controller.mm_bridge_2,altera_avalon_mm_bridge
controller.motor_controller_5,motor_controller
controller.msgdma_0,controller_msgdma_0
controller.msgdma_0.dispatcher_internal,dispatcher
controller.msgdma_0.read_mstr_internal,read_master
controller.nios_0,controller_nios_0
controller.nios_0.cpu,controller_nios_0_cpu
controller.performance_counter_0,controller_performance_counter_0
controller.pio_0,controller_pio_0
controller.pio_1,controller_pio_1
controller.pio_2,controller_pio_2
controller.reset_controller_0,altera_reset_controller
controller.rst_controller,altera_reset_controller
controller.rst_controller_001,altera_reset_controller
controller.rst_controller_002,altera_reset_controller
controller.rst_controller_003,altera_reset_controller
controller.rst_controller_004,altera_reset_controller
controller.spi_slave_to_avalon_mm_master_bridge_0,SPISlaveToAvalonMasterBridge
controller.spim_0,controller_spim_0
controller.st_packets_to_bytes_0,altera_avalon_st_packets_to_bytes
controller.sysid_qsys_0,controller_sysid_qsys_0
controller.timer_0,controller_timer_0
controller.vector_controller_master_0,vector_controller_master
controller.vic_0,controller_vic_0
controller.vic_0.vic_csr,altera_vic_csr
controller.vic_0.vic_priority,altera_vic_priority
controller.vic_0.vic_vector,altera_vic_vector
controller.nios_0_custom_instruction_master_translator,altera_customins_master_translator
controller.nios_0_custom_instruction_master_comb_xconnect,controller_nios_0_custom_instruction_master_comb_xconnect
controller.nios_0_custom_instruction_master_comb_slave_translator0,altera_customins_slave_translator
controller.nios_0_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
controller.nios_0_custom_instruction_master_multi_slave_translator1,altera_customins_slave_translator
controller.nios_0_custom_instruction_master_multi_xconnect,controller_nios_0_custom_instruction_master_multi_xconnect
controller.mm_interconnect_0,controller_mm_interconnect_0
controller.mm_interconnect_0.spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator,altera_merlin_master_translator
controller.mm_interconnect_0.mm_bridge_2_s0_translator,altera_merlin_slave_translator
controller.mm_interconnect_0.data_ram_1_s2_translator,altera_merlin_slave_translator
controller.mm_interconnect_0.spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent,altera_merlin_master_agent
controller.mm_interconnect_0.mm_bridge_2_s0_agent,altera_merlin_slave_agent
controller.mm_interconnect_0.data_ram_1_s2_agent,altera_merlin_slave_agent
controller.mm_interconnect_0.mm_bridge_2_s0_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_0.data_ram_1_s2_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_0.router,controller_mm_interconnect_0_router
controller.mm_interconnect_0.router_001,controller_mm_interconnect_0_router_001
controller.mm_interconnect_0.router_002,controller_mm_interconnect_0_router_001
controller.mm_interconnect_0.spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter,altera_merlin_traffic_limiter
controller.mm_interconnect_0.cmd_demux,controller_mm_interconnect_0_cmd_demux
controller.mm_interconnect_0.cmd_mux,controller_mm_interconnect_0_cmd_mux
controller.mm_interconnect_0.cmd_mux_001,controller_mm_interconnect_0_cmd_mux
controller.mm_interconnect_0.rsp_demux,controller_mm_interconnect_0_rsp_demux
controller.mm_interconnect_0.rsp_demux_001,controller_mm_interconnect_0_rsp_demux
controller.mm_interconnect_0.rsp_mux,controller_mm_interconnect_0_rsp_mux
controller.mm_interconnect_0.avalon_st_adapter,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_0.avalon_st_adapter.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_0.avalon_st_adapter_001,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_1,controller_mm_interconnect_1
controller.mm_interconnect_1.nios_0_data_master_translator,altera_merlin_master_translator
controller.mm_interconnect_1.nios_0_instruction_master_translator,altera_merlin_master_translator
controller.mm_interconnect_1.mm_bridge_2_m0_translator,altera_merlin_master_translator
controller.mm_interconnect_1.nios_0_debug_mem_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_1.mm_bridge_0_s0_translator,altera_merlin_slave_translator
controller.mm_interconnect_1.mm_bridge_1_s0_translator,altera_merlin_slave_translator
controller.mm_interconnect_1.data_ram_1_s1_translator,altera_merlin_slave_translator
controller.mm_interconnect_1.instruction_rom_0_s2_translator,altera_merlin_slave_translator
controller.mm_interconnect_1.nios_0_data_master_agent,altera_merlin_master_agent
controller.mm_interconnect_1.nios_0_instruction_master_agent,altera_merlin_master_agent
controller.mm_interconnect_1.mm_bridge_2_m0_agent,altera_merlin_master_agent
controller.mm_interconnect_1.nios_0_debug_mem_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_1.mm_bridge_0_s0_agent,altera_merlin_slave_agent
controller.mm_interconnect_1.mm_bridge_1_s0_agent,altera_merlin_slave_agent
controller.mm_interconnect_1.data_ram_1_s1_agent,altera_merlin_slave_agent
controller.mm_interconnect_1.instruction_rom_0_s2_agent,altera_merlin_slave_agent
controller.mm_interconnect_1.nios_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_1.mm_bridge_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_1.mm_bridge_1_s0_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_1.data_ram_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_1.instruction_rom_0_s2_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_1.router,controller_mm_interconnect_1_router
controller.mm_interconnect_1.router_001,controller_mm_interconnect_1_router_001
controller.mm_interconnect_1.router_002,controller_mm_interconnect_1_router_002
controller.mm_interconnect_1.router_003,controller_mm_interconnect_1_router_003
controller.mm_interconnect_1.router_004,controller_mm_interconnect_1_router_004
controller.mm_interconnect_1.router_005,controller_mm_interconnect_1_router_004
controller.mm_interconnect_1.router_006,controller_mm_interconnect_1_router_004
controller.mm_interconnect_1.router_007,controller_mm_interconnect_1_router_007
controller.mm_interconnect_1.cmd_demux,controller_mm_interconnect_1_cmd_demux
controller.mm_interconnect_1.cmd_demux_001,controller_mm_interconnect_1_cmd_demux_001
controller.mm_interconnect_1.cmd_demux_002,controller_mm_interconnect_1_cmd_demux_001
controller.mm_interconnect_1.rsp_demux_001,controller_mm_interconnect_1_cmd_demux_001
controller.mm_interconnect_1.rsp_demux_002,controller_mm_interconnect_1_cmd_demux_001
controller.mm_interconnect_1.rsp_demux_003,controller_mm_interconnect_1_cmd_demux_001
controller.mm_interconnect_1.cmd_mux,controller_mm_interconnect_1_cmd_mux
controller.mm_interconnect_1.cmd_mux_004,controller_mm_interconnect_1_cmd_mux
controller.mm_interconnect_1.cmd_mux_001,controller_mm_interconnect_1_cmd_mux_001
controller.mm_interconnect_1.cmd_mux_002,controller_mm_interconnect_1_cmd_mux_001
controller.mm_interconnect_1.cmd_mux_003,controller_mm_interconnect_1_cmd_mux_001
controller.mm_interconnect_1.rsp_demux,controller_mm_interconnect_1_rsp_demux
controller.mm_interconnect_1.rsp_demux_004,controller_mm_interconnect_1_rsp_demux
controller.mm_interconnect_1.rsp_mux,controller_mm_interconnect_1_rsp_mux
controller.mm_interconnect_1.rsp_mux_001,controller_mm_interconnect_1_rsp_mux_001
controller.mm_interconnect_1.rsp_mux_002,controller_mm_interconnect_1_rsp_mux_001
controller.mm_interconnect_1.avalon_st_adapter,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_1.avalon_st_adapter.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_1.avalon_st_adapter_001,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_1.avalon_st_adapter_002,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_1.avalon_st_adapter_003,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_1.avalon_st_adapter_004,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_2,controller_mm_interconnect_2
controller.mm_interconnect_2.mm_bridge_0_m0_translator,altera_merlin_master_translator
controller.mm_interconnect_2.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_2.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_2.performance_counter_0_control_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_2.msgdma_0_csr_translator,altera_merlin_slave_translator
controller.mm_interconnect_2.vic_0_csr_access_translator,altera_merlin_slave_translator
controller.mm_interconnect_2.msgdma_0_descriptor_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_2.timer_0_s1_translator,altera_merlin_slave_translator
controller.mm_interconnect_2.mm_bridge_0_m0_agent,altera_merlin_master_agent
controller.mm_interconnect_2.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_2.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_2.performance_counter_0_control_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_2.msgdma_0_csr_agent,altera_merlin_slave_agent
controller.mm_interconnect_2.vic_0_csr_access_agent,altera_merlin_slave_agent
controller.mm_interconnect_2.msgdma_0_descriptor_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_2.timer_0_s1_agent,altera_merlin_slave_agent
controller.mm_interconnect_2.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_2.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_2.performance_counter_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_2.msgdma_0_csr_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_2.vic_0_csr_access_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_2.msgdma_0_descriptor_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_2.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_2.router,controller_mm_interconnect_2_router
controller.mm_interconnect_2.router_001,controller_mm_interconnect_2_router_001
controller.mm_interconnect_2.router_002,controller_mm_interconnect_2_router_001
controller.mm_interconnect_2.router_003,controller_mm_interconnect_2_router_001
controller.mm_interconnect_2.router_004,controller_mm_interconnect_2_router_001
controller.mm_interconnect_2.router_005,controller_mm_interconnect_2_router_001
controller.mm_interconnect_2.router_007,controller_mm_interconnect_2_router_001
controller.mm_interconnect_2.router_006,controller_mm_interconnect_2_router_006
controller.mm_interconnect_2.mm_bridge_0_m0_limiter,altera_merlin_traffic_limiter
controller.mm_interconnect_2.cmd_demux,controller_mm_interconnect_2_cmd_demux
controller.mm_interconnect_2.cmd_mux,controller_mm_interconnect_2_cmd_mux
controller.mm_interconnect_2.cmd_mux_001,controller_mm_interconnect_2_cmd_mux
controller.mm_interconnect_2.cmd_mux_002,controller_mm_interconnect_2_cmd_mux
controller.mm_interconnect_2.cmd_mux_003,controller_mm_interconnect_2_cmd_mux
controller.mm_interconnect_2.cmd_mux_004,controller_mm_interconnect_2_cmd_mux
controller.mm_interconnect_2.cmd_mux_005,controller_mm_interconnect_2_cmd_mux
controller.mm_interconnect_2.cmd_mux_006,controller_mm_interconnect_2_cmd_mux
controller.mm_interconnect_2.rsp_demux,controller_mm_interconnect_2_rsp_demux
controller.mm_interconnect_2.rsp_demux_001,controller_mm_interconnect_2_rsp_demux
controller.mm_interconnect_2.rsp_demux_002,controller_mm_interconnect_2_rsp_demux
controller.mm_interconnect_2.rsp_demux_003,controller_mm_interconnect_2_rsp_demux
controller.mm_interconnect_2.rsp_demux_004,controller_mm_interconnect_2_rsp_demux
controller.mm_interconnect_2.rsp_demux_005,controller_mm_interconnect_2_rsp_demux
controller.mm_interconnect_2.rsp_demux_006,controller_mm_interconnect_2_rsp_demux
controller.mm_interconnect_2.rsp_mux,controller_mm_interconnect_2_rsp_mux
controller.mm_interconnect_2.msgdma_0_descriptor_slave_cmd_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_2.msgdma_0_descriptor_slave_rsp_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_2.avalon_st_adapter,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_2.avalon_st_adapter.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_2.avalon_st_adapter_001,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_2.avalon_st_adapter_001.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_2.avalon_st_adapter_002,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_2.avalon_st_adapter_002.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_2.avalon_st_adapter_003,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_2.avalon_st_adapter_003.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_2.avalon_st_adapter_004,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_2.avalon_st_adapter_004.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_2.avalon_st_adapter_006,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_2.avalon_st_adapter_006.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_2.avalon_st_adapter_005,controller_mm_interconnect_2_avalon_st_adapter_005
controller.mm_interconnect_2.avalon_st_adapter_005.error_adapter_0,controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0
controller.mm_interconnect_3,controller_mm_interconnect_3
controller.mm_interconnect_3.mm_bridge_1_m0_translator,altera_merlin_master_translator
controller.mm_interconnect_3.pio_0_s1_translator,altera_merlin_slave_translator
controller.mm_interconnect_3.pio_1_s1_translator,altera_merlin_slave_translator
controller.mm_interconnect_3.pio_2_s1_translator,altera_merlin_slave_translator
controller.mm_interconnect_3.motor_controller_5_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_3.imu_spim_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_3.i2c_master_0_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_3.vector_controller_master_0_slave_translator,altera_merlin_slave_translator
controller.mm_interconnect_3.spim_0_spi_control_port_translator,altera_merlin_slave_translator
controller.mm_interconnect_3.mm_bridge_1_m0_agent,altera_merlin_master_agent
controller.mm_interconnect_3.pio_0_s1_agent,altera_merlin_slave_agent
controller.mm_interconnect_3.pio_1_s1_agent,altera_merlin_slave_agent
controller.mm_interconnect_3.pio_2_s1_agent,altera_merlin_slave_agent
controller.mm_interconnect_3.motor_controller_5_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_3.imu_spim_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_3.i2c_master_0_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_3.vector_controller_master_0_slave_agent,altera_merlin_slave_agent
controller.mm_interconnect_3.spim_0_spi_control_port_agent,altera_merlin_slave_agent
controller.mm_interconnect_3.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_3.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_3.pio_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_3.motor_controller_5_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_3.imu_spim_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_3.i2c_master_0_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_3.vector_controller_master_0_slave_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_3.spim_0_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_3.router,controller_mm_interconnect_3_router
controller.mm_interconnect_3.router_001,controller_mm_interconnect_3_router_001
controller.mm_interconnect_3.router_002,controller_mm_interconnect_3_router_001
controller.mm_interconnect_3.router_003,controller_mm_interconnect_3_router_001
controller.mm_interconnect_3.router_008,controller_mm_interconnect_3_router_001
controller.mm_interconnect_3.router_004,controller_mm_interconnect_3_router_004
controller.mm_interconnect_3.router_005,controller_mm_interconnect_3_router_004
controller.mm_interconnect_3.router_006,controller_mm_interconnect_3_router_004
controller.mm_interconnect_3.router_007,controller_mm_interconnect_3_router_004
controller.mm_interconnect_3.mm_bridge_1_m0_limiter,altera_merlin_traffic_limiter
controller.mm_interconnect_3.motor_controller_5_slave_burst_adapter,altera_merlin_burst_adapter
controller.mm_interconnect_3.imu_spim_slave_burst_adapter,altera_merlin_burst_adapter
controller.mm_interconnect_3.i2c_master_0_slave_burst_adapter,altera_merlin_burst_adapter
controller.mm_interconnect_3.vector_controller_master_0_slave_burst_adapter,altera_merlin_burst_adapter
controller.mm_interconnect_3.cmd_demux,controller_mm_interconnect_3_cmd_demux
controller.mm_interconnect_3.cmd_mux,controller_mm_interconnect_3_cmd_mux
controller.mm_interconnect_3.cmd_mux_001,controller_mm_interconnect_3_cmd_mux
controller.mm_interconnect_3.cmd_mux_002,controller_mm_interconnect_3_cmd_mux
controller.mm_interconnect_3.cmd_mux_003,controller_mm_interconnect_3_cmd_mux
controller.mm_interconnect_3.cmd_mux_004,controller_mm_interconnect_3_cmd_mux
controller.mm_interconnect_3.cmd_mux_005,controller_mm_interconnect_3_cmd_mux
controller.mm_interconnect_3.cmd_mux_006,controller_mm_interconnect_3_cmd_mux
controller.mm_interconnect_3.cmd_mux_007,controller_mm_interconnect_3_cmd_mux
controller.mm_interconnect_3.rsp_demux,controller_mm_interconnect_3_rsp_demux
controller.mm_interconnect_3.rsp_demux_001,controller_mm_interconnect_3_rsp_demux
controller.mm_interconnect_3.rsp_demux_002,controller_mm_interconnect_3_rsp_demux
controller.mm_interconnect_3.rsp_demux_003,controller_mm_interconnect_3_rsp_demux
controller.mm_interconnect_3.rsp_demux_004,controller_mm_interconnect_3_rsp_demux
controller.mm_interconnect_3.rsp_demux_005,controller_mm_interconnect_3_rsp_demux
controller.mm_interconnect_3.rsp_demux_006,controller_mm_interconnect_3_rsp_demux
controller.mm_interconnect_3.rsp_demux_007,controller_mm_interconnect_3_rsp_demux
controller.mm_interconnect_3.rsp_mux,controller_mm_interconnect_3_rsp_mux
controller.mm_interconnect_3.motor_controller_5_slave_rsp_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_3.imu_spim_slave_rsp_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_3.i2c_master_0_slave_rsp_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_3.vector_controller_master_0_slave_rsp_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_3.motor_controller_5_slave_cmd_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_3.imu_spim_slave_cmd_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_3.i2c_master_0_slave_cmd_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_3.vector_controller_master_0_slave_cmd_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_3.avalon_st_adapter,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_3.avalon_st_adapter.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_3.avalon_st_adapter_001,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_3.avalon_st_adapter_001.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_3.avalon_st_adapter_002,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_3.avalon_st_adapter_002.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_3.avalon_st_adapter_007,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_3.avalon_st_adapter_007.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_3.avalon_st_adapter_003,controller_mm_interconnect_3_avalon_st_adapter_003
controller.mm_interconnect_3.avalon_st_adapter_003.error_adapter_0,controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0
controller.mm_interconnect_3.avalon_st_adapter_004,controller_mm_interconnect_3_avalon_st_adapter_003
controller.mm_interconnect_3.avalon_st_adapter_004.error_adapter_0,controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0
controller.mm_interconnect_3.avalon_st_adapter_005,controller_mm_interconnect_3_avalon_st_adapter_003
controller.mm_interconnect_3.avalon_st_adapter_005.error_adapter_0,controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0
controller.mm_interconnect_3.avalon_st_adapter_006,controller_mm_interconnect_3_avalon_st_adapter_003
controller.mm_interconnect_3.avalon_st_adapter_006.error_adapter_0,controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0
controller.mm_interconnect_4,controller_mm_interconnect_4
controller.mm_interconnect_4.msgdma_0_mm_read_translator,altera_merlin_master_translator
controller.mm_interconnect_4.data_ram_0_s2_translator,altera_merlin_slave_translator
controller.mm_interconnect_4.msgdma_0_mm_read_agent,altera_merlin_master_agent
controller.mm_interconnect_4.data_ram_0_s2_agent,altera_merlin_slave_agent
controller.mm_interconnect_4.data_ram_0_s2_agent_rsp_fifo,altera_avalon_sc_fifo
controller.mm_interconnect_4.router,controller_mm_interconnect_4_router
controller.mm_interconnect_4.router_001,controller_mm_interconnect_4_router_001
controller.mm_interconnect_4.cmd_demux,controller_mm_interconnect_4_cmd_demux
controller.mm_interconnect_4.rsp_demux,controller_mm_interconnect_4_cmd_demux
controller.mm_interconnect_4.cmd_mux,controller_mm_interconnect_4_cmd_mux
controller.mm_interconnect_4.rsp_mux,controller_mm_interconnect_4_rsp_mux
controller.mm_interconnect_4.data_ram_0_s2_cmd_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_4.data_ram_0_s2_rsp_width_adapter,altera_merlin_width_adapter
controller.mm_interconnect_4.avalon_st_adapter,controller_mm_interconnect_0_avalon_st_adapter
controller.mm_interconnect_4.avalon_st_adapter.error_adapter_0,controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0
controller.mm_interconnect_5,controller_mm_interconnect_5
controller.mm_interconnect_5.nios_0_tightly_coupled_data_master_0_translator,altera_merlin_master_translator
controller.mm_interconnect_5.data_ram_0_s1_translator,altera_merlin_slave_translator
controller.mm_interconnect_6,controller_mm_interconnect_6
controller.mm_interconnect_6.nios_0_tightly_coupled_instruction_master_0_translator,altera_merlin_master_translator
controller.mm_interconnect_6.instruction_rom_0_s1_translator,altera_merlin_slave_translator
controller.irq_mapper,controller_irq_mapper
