Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Jun 18 06:44:27 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           1           
TIMING-16  Warning           Large setup violation                           327         
TIMING-18  Warning           Missing input or output delay                   22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.121     -584.534                    400                  839        0.106        0.000                      0                  839        4.500        0.000                       0                   307  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        10.000          100.000         
emu_clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin        -4.121     -584.534                    400                  561        0.198        0.000                      0                  561        4.500        0.000                       0                   191  
emu_clk_pin       998.173        0.000                      0                   49        0.106        0.000                      0                   49      499.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin         0.857        0.000                      0                  570        0.144        0.000                      0                  570  
dut_clk_pin   emu_clk_pin         1.667        0.000                      0                   25        0.155        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  emu_clk_pin        dut_clk_pin              4.986        0.000                      0                  161        0.169        0.000                      0                  161  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :          400  Failing Endpoints,  Worst Slack       -4.121ns,  Total Violation     -584.534ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1507_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.967ns  (logic 6.693ns (61.028%)  route 4.274ns (38.972%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.742     8.229    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.101 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.166    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.591 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.848    12.439    DI_M[0]
    SLICE_X72Y87         LUT4 (Prop_lut4_I1_O)        0.124    12.563 r  _0609_/O
                         net (fo=1, routed)           0.000    12.563    _0050_
    SLICE_X72Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    12.775 r  _0611_/O
                         net (fo=1, routed)           0.000    12.775    _0047_
    SLICE_X72Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    12.869 r  _0612_/O
                         net (fo=17, routed)          0.768    13.637    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316    13.953 f  _0942__comp/O
                         net (fo=2, routed)           0.511    14.464    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.588 r  _0927_/O
                         net (fo=1, routed)           0.000    14.588    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    14.800 r  _0928_/O
                         net (fo=1, routed)           0.577    15.376    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    16.184 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    16.184    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.406 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    17.000    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    17.299 r  _1303_/O
                         net (fo=2, routed)           0.342    17.641    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    18.319 r  _1325_/O[3]
                         net (fo=2, routed)           0.570    18.889    _0342_[3]
    SLICE_X69Y90         LUT6 (Prop_lut6_I4_O)        0.307    19.196 r  _1304_/O
                         net (fo=1, routed)           0.000    19.196    _0305_
    SLICE_X69Y90         FDCE                                         r  _1507_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X69Y90         FDCE                                         r  _1507_/C
                         clock pessimism              0.180    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X69Y90         FDCE (Setup_fdce_C_D)        0.029    15.075    _1507_
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -19.196    
  -------------------------------------------------------------------
                         slack                                 -4.121    

Slack (VIOLATED) :        -3.174ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1516_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 6.386ns (63.289%)  route 3.704ns (36.711%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.742     8.229    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.101 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.166    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.591 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.848    12.439    DI_M[0]
    SLICE_X72Y87         LUT4 (Prop_lut4_I1_O)        0.124    12.563 r  _0609_/O
                         net (fo=1, routed)           0.000    12.563    _0050_
    SLICE_X72Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    12.775 r  _0611_/O
                         net (fo=1, routed)           0.000    12.775    _0047_
    SLICE_X72Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    12.869 r  _0612_/O
                         net (fo=17, routed)          0.768    13.637    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316    13.953 f  _0942__comp/O
                         net (fo=2, routed)           0.511    14.464    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.588 r  _0927_/O
                         net (fo=1, routed)           0.000    14.588    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    14.800 r  _0928_/O
                         net (fo=1, routed)           0.577    15.376    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    16.184 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    16.184    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.406 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    17.000    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    17.299 r  _1303_/O
                         net (fo=2, routed)           0.342    17.641    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    18.319 r  _1325_/O[3]
                         net (fo=2, routed)           0.000    18.319    _0342_[3]
    SLICE_X70Y90         FDCE                                         r  _1516_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y90         FDCE                                         r  _1516_/C
                         clock pessimism              0.180    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X70Y90         FDCE (Setup_fdce_C_D)        0.099    15.145    _1516_
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                 -3.174    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1514_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 6.352ns (63.165%)  route 3.704ns (36.835%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.742     8.229    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.101 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.166    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.591 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.848    12.439    DI_M[0]
    SLICE_X72Y87         LUT4 (Prop_lut4_I1_O)        0.124    12.563 r  _0609_/O
                         net (fo=1, routed)           0.000    12.563    _0050_
    SLICE_X72Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    12.775 r  _0611_/O
                         net (fo=1, routed)           0.000    12.775    _0047_
    SLICE_X72Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    12.869 r  _0612_/O
                         net (fo=17, routed)          0.768    13.637    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316    13.953 f  _0942__comp/O
                         net (fo=2, routed)           0.511    14.464    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.588 r  _0927_/O
                         net (fo=1, routed)           0.000    14.588    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    14.800 r  _0928_/O
                         net (fo=1, routed)           0.577    15.376    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    16.184 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    16.184    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.406 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    17.000    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    17.299 r  _1303_/O
                         net (fo=2, routed)           0.342    17.641    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.644    18.285 r  _1325_/O[1]
                         net (fo=2, routed)           0.000    18.285    _0342_[1]
    SLICE_X70Y90         FDCE                                         r  _1514_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y90         FDCE                                         r  _1514_/C
                         clock pessimism              0.180    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X70Y90         FDCE (Setup_fdce_C_D)        0.099    15.145    _1514_
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -18.285    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.110ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1515_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.026ns  (logic 6.322ns (63.055%)  route 3.704ns (36.945%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.742     8.229    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.101 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.166    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.591 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.848    12.439    DI_M[0]
    SLICE_X72Y87         LUT4 (Prop_lut4_I1_O)        0.124    12.563 r  _0609_/O
                         net (fo=1, routed)           0.000    12.563    _0050_
    SLICE_X72Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    12.775 r  _0611_/O
                         net (fo=1, routed)           0.000    12.775    _0047_
    SLICE_X72Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    12.869 r  _0612_/O
                         net (fo=17, routed)          0.768    13.637    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316    13.953 f  _0942__comp/O
                         net (fo=2, routed)           0.511    14.464    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.588 r  _0927_/O
                         net (fo=1, routed)           0.000    14.588    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    14.800 r  _0928_/O
                         net (fo=1, routed)           0.577    15.376    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    16.184 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    16.184    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.406 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    17.000    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    17.299 r  _1303_/O
                         net (fo=2, routed)           0.342    17.641    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.614    18.255 r  _1325_/O[2]
                         net (fo=2, routed)           0.000    18.255    _0342_[2]
    SLICE_X70Y90         FDCE                                         r  _1515_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y90         FDCE                                         r  _1515_/C
                         clock pessimism              0.180    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X70Y90         FDCE (Setup_fdce_C_D)        0.099    15.145    _1515_
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -3.110    

Slack (VIOLATED) :        -2.996ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1513_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 6.218ns (62.667%)  route 3.704ns (37.333%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.742     8.229    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.101 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.166    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.591 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.848    12.439    DI_M[0]
    SLICE_X72Y87         LUT4 (Prop_lut4_I1_O)        0.124    12.563 r  _0609_/O
                         net (fo=1, routed)           0.000    12.563    _0050_
    SLICE_X72Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    12.775 r  _0611_/O
                         net (fo=1, routed)           0.000    12.775    _0047_
    SLICE_X72Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    12.869 r  _0612_/O
                         net (fo=17, routed)          0.768    13.637    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316    13.953 f  _0942__comp/O
                         net (fo=2, routed)           0.511    14.464    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.588 r  _0927_/O
                         net (fo=1, routed)           0.000    14.588    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    14.800 r  _0928_/O
                         net (fo=1, routed)           0.577    15.376    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    16.184 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    16.184    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.406 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    17.000    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    17.299 r  _1303_/O
                         net (fo=2, routed)           0.342    17.641    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    18.151 r  _1325_/O[0]
                         net (fo=1, routed)           0.000    18.151    _0342_[0]
    SLICE_X70Y90         FDCE                                         r  _1513_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y90         FDCE                                         r  _1513_/C
                         clock pessimism              0.180    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X70Y90         FDCE (Setup_fdce_C_D)        0.109    15.155    _1513_
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                 -2.996    

Slack (VIOLATED) :        -2.951ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1454_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 5.299ns (54.999%)  route 4.336ns (45.001%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    8.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.673     8.160    _Clk
    RAMB36_X1Y18         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.032 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.097    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.522 f  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.640    12.162    DI_M[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.286 f  _0596_/O
                         net (fo=1, routed)           0.000    12.286    _0042_
    SLICE_X65Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    12.498 f  _0598_/O
                         net (fo=1, routed)           0.000    12.498    _0039_
    SLICE_X65Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    12.592 f  _0599_/O
                         net (fo=15, routed)          1.152    13.744    _0099_[3]
    SLICE_X65Y94         LUT6 (Prop_lut6_I3_O)        0.316    14.060 f  _0747_/O
                         net (fo=1, routed)           0.000    14.060    _0100_
    SLICE_X65Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    14.272 f  _0748_/O
                         net (fo=3, routed)           1.025    15.297    AB[9]
    SLICE_X70Y92         LUT6 (Prop_lut6_I1_O)        0.299    15.596 r  _0788_/O
                         net (fo=1, routed)           0.000    15.596    _0122_
    SLICE_X70Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    15.810 r  _0789_/O
                         net (fo=1, routed)           0.000    15.810    _0121_
    SLICE_X70Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    15.898 r  _0790_/O
                         net (fo=2, routed)           0.316    16.214    _0402_[1]
    SLICE_X71Y92         LUT2 (Prop_lut2_I1_O)        0.319    16.533 r  _0786_/O
                         net (fo=2, routed)           0.494    17.027    _0407_[3]
    SLICE_X68Y92         LUT6 (Prop_lut6_I3_O)        0.124    17.151 r  _0784_/O
                         net (fo=8, routed)           0.644    17.794    _0254_
    SLICE_X68Y95         FDCE                                         r  _1454_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.509    14.904    u_cpu.clk
    SLICE_X68Y95         FDCE                                         r  _1454_/C
                         clock pessimism              0.180    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X68Y95         FDCE (Setup_fdce_C_CE)      -0.205    14.843    _1454_
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -17.794    
  -------------------------------------------------------------------
                         slack                                 -2.951    

Slack (VIOLATED) :        -2.842ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1619_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 5.299ns (55.637%)  route 4.225ns (44.363%))
  Logic Levels:           11  (LUT4=3 LUT6=2 MUXF7=3 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    8.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.673     8.160    _Clk
    RAMB36_X1Y18         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.032 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.097    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.522 f  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.640    12.162    DI_M[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.286 f  _0596_/O
                         net (fo=1, routed)           0.000    12.286    _0042_
    SLICE_X65Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    12.498 f  _0598_/O
                         net (fo=1, routed)           0.000    12.498    _0039_
    SLICE_X65Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    12.592 f  _0599_/O
                         net (fo=15, routed)          1.152    13.744    _0099_[3]
    SLICE_X65Y94         LUT6 (Prop_lut6_I3_O)        0.316    14.060 f  _0747_/O
                         net (fo=1, routed)           0.000    14.060    _0100_
    SLICE_X65Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    14.272 f  _0748_/O
                         net (fo=3, routed)           1.025    15.297    AB[9]
    SLICE_X70Y92         LUT6 (Prop_lut6_I1_O)        0.299    15.596 r  _0788_/O
                         net (fo=1, routed)           0.000    15.596    _0122_
    SLICE_X70Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    15.810 r  _0789_/O
                         net (fo=1, routed)           0.000    15.810    _0121_
    SLICE_X70Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    15.898 r  _0790_/O
                         net (fo=2, routed)           0.474    16.371    _0402_[1]
    SLICE_X66Y92         LUT4 (Prop_lut4_I3_O)        0.319    16.690 r  _0797_/O
                         net (fo=3, routed)           0.301    16.991    _0413_[0]
    SLICE_X67Y92         LUT4 (Prop_lut4_I0_O)        0.124    17.115 r  _0796_/O
                         net (fo=1, routed)           0.569    17.684    _0255_
    SLICE_X67Y92         FDCE                                         r  _1619_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.508    14.903    u_cpu.clk
    SLICE_X67Y92         FDCE                                         r  _1619_/C
                         clock pessimism              0.180    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X67Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.842    _1619_
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -17.684    
  -------------------------------------------------------------------
                         slack                                 -2.842    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1453_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 5.299ns (55.729%)  route 4.209ns (44.271%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    8.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.673     8.160    _Clk
    RAMB36_X1Y18         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.032 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.097    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.522 f  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.640    12.162    DI_M[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.286 f  _0596_/O
                         net (fo=1, routed)           0.000    12.286    _0042_
    SLICE_X65Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    12.498 f  _0598_/O
                         net (fo=1, routed)           0.000    12.498    _0039_
    SLICE_X65Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    12.592 f  _0599_/O
                         net (fo=15, routed)          1.152    13.744    _0099_[3]
    SLICE_X65Y94         LUT6 (Prop_lut6_I3_O)        0.316    14.060 f  _0747_/O
                         net (fo=1, routed)           0.000    14.060    _0100_
    SLICE_X65Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    14.272 f  _0748_/O
                         net (fo=3, routed)           1.025    15.297    AB[9]
    SLICE_X70Y92         LUT6 (Prop_lut6_I1_O)        0.299    15.596 r  _0788_/O
                         net (fo=1, routed)           0.000    15.596    _0122_
    SLICE_X70Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    15.810 r  _0789_/O
                         net (fo=1, routed)           0.000    15.810    _0121_
    SLICE_X70Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    15.898 r  _0790_/O
                         net (fo=2, routed)           0.316    16.214    _0402_[1]
    SLICE_X71Y92         LUT2 (Prop_lut2_I1_O)        0.319    16.533 r  _0786_/O
                         net (fo=2, routed)           0.494    17.027    _0407_[3]
    SLICE_X68Y92         LUT6 (Prop_lut6_I3_O)        0.124    17.151 r  _0784_/O
                         net (fo=8, routed)           0.517    17.668    _0254_
    SLICE_X69Y95         FDCE                                         r  _1453_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.509    14.904    u_cpu.clk
    SLICE_X69Y95         FDCE                                         r  _1453_/C
                         clock pessimism              0.180    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X69Y95         FDCE (Setup_fdce_C_CE)      -0.205    14.843    _1453_
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -17.668    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.761ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1486_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 5.337ns (56.243%)  route 4.152ns (43.757%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=3 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    8.240ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.753     8.240    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.112 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.177    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.602 f  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.661    12.264    DI_M[4]
    SLICE_X74Y90         LUT4 (Prop_lut4_I0_O)        0.124    12.388 f  _0560_/O
                         net (fo=1, routed)           0.000    12.388    _0027_
    SLICE_X74Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    12.597 f  _0562_/O
                         net (fo=1, routed)           0.000    12.597    _0024_
    SLICE_X74Y90         MUXF8 (Prop_muxf8_I1_O)      0.088    12.685 f  _0563_/O
                         net (fo=14, routed)          1.236    13.921    _0021_[3]
    SLICE_X69Y99         LUT3 (Prop_lut3_I2_O)        0.319    14.240 r  _0823_/O
                         net (fo=1, routed)           0.000    14.240    _0128_
    SLICE_X69Y99         MUXF7 (Prop_muxf7_I1_O)      0.245    14.485 r  _0824_/O
                         net (fo=1, routed)           0.000    14.485    _0125_
    SLICE_X69Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    14.589 r  _0828_/O
                         net (fo=9, routed)           0.811    15.399    _0198_[4]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.316    15.715 f  _1082_/O
                         net (fo=1, routed)           0.000    15.715    _0208_
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    15.929 f  _1083_/O
                         net (fo=2, routed)           0.749    16.679    _0363_[1]
    SLICE_X68Y96         LUT6 (Prop_lut6_I3_O)        0.297    16.976 f  _1065_/O
                         net (fo=1, routed)           0.158    17.134    _0459_[0]
    SLICE_X68Y96         LUT3 (Prop_lut3_I0_O)        0.124    17.258 r  _1064_/O
                         net (fo=1, routed)           0.471    17.729    _0350_[1]
    SLICE_X68Y98         FDCE                                         r  _1486_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X68Y98         FDCE                                         r  _1486_/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X68Y98         FDCE (Setup_fdce_C_D)       -0.081    14.968    _1486_
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -17.729    
  -------------------------------------------------------------------
                         slack                                 -2.761    

Slack (VIOLATED) :        -2.714ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1508_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 5.708ns (60.037%)  route 3.799ns (39.963%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    8.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1170_/O
                         net (fo=1, routed)           0.567     6.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.487 r  _1330_/O
                         net (fo=16, routed)          1.742     8.229    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.101 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.166    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.591 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.848    12.439    DI_M[0]
    SLICE_X72Y87         LUT4 (Prop_lut4_I1_O)        0.124    12.563 r  _0609_/O
                         net (fo=1, routed)           0.000    12.563    _0050_
    SLICE_X72Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    12.775 r  _0611_/O
                         net (fo=1, routed)           0.000    12.775    _0047_
    SLICE_X72Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    12.869 r  _0612_/O
                         net (fo=17, routed)          0.768    13.637    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316    13.953 f  _0942__comp/O
                         net (fo=2, routed)           0.511    14.464    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.588 r  _0927_/O
                         net (fo=1, routed)           0.000    14.588    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    14.800 r  _0928_/O
                         net (fo=1, routed)           0.577    15.376    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    16.184 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    16.184    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.406 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    17.000    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    17.299 r  _1303_/O
                         net (fo=2, routed)           0.437    17.736    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y89         FDCE                                         r  _1508_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y89         FDCE                                         r  _1508_/C
                         clock pessimism              0.180    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X70Y89         FDCE (Setup_fdce_C_D)       -0.024    15.022    _1508_
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -17.736    
  -------------------------------------------------------------------
                         slack                                 -2.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 _1443_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1444_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.564     1.460    u_cpu.clk
    SLICE_X68Y88         FDCE                                         r  _1443_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDCE (Prop_fdce_C_Q)         0.128     1.588 f  _1443_/Q
                         net (fo=1, routed)           0.062     1.650    Dsp_Rd1
    SLICE_X68Y88         LUT2 (Prop_lut2_I0_O)        0.099     1.749 r  _0837_/O
                         net (fo=1, routed)           0.000     1.749    _0000_
    SLICE_X68Y88         FDCE                                         r  _1444_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.836     1.978    u_cpu.clk
    SLICE_X68Y88         FDCE                                         r  _1444_/C
                         clock pessimism             -0.517     1.460    
    SLICE_X68Y88         FDCE (Hold_fdce_C_D)         0.091     1.551    _1444_
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 _1442_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1443_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.281%)  route 0.177ns (55.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.564     1.460    u_cpu.clk
    SLICE_X65Y88         FDCE                                         r  _1442_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  _1442_/Q
                         net (fo=2, routed)           0.177     1.779    Dsp_Rd0
    SLICE_X68Y88         FDCE                                         r  _1443_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.836     1.978    u_cpu.clk
    SLICE_X68Y88         FDCE                                         r  _1443_/C
                         clock pessimism             -0.479     1.498    
    SLICE_X68Y88         FDCE (Hold_fdce_C_D)         0.075     1.573    _1443_
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 _1439_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1440_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.563     1.459    u_cpu.clk
    SLICE_X59Y90         FDCE                                         r  _1439_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  _1439_/Q
                         net (fo=2, routed)           0.188     1.788    Kbd_Wr0
    SLICE_X59Y90         FDCE                                         r  _1440_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.834     1.976    u_cpu.clk
    SLICE_X59Y90         FDCE                                         r  _1440_/C
                         clock pessimism             -0.516     1.459    
    SLICE_X59Y90         FDCE (Hold_fdce_C_D)         0.076     1.535    _1440_
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1482_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1482_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1482_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _1482_/Q
                         net (fo=1, routed)           0.109     1.751    _0313_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  _1314_/O[2]
                         net (fo=1, routed)           0.000     1.862    _0314_[2]
    SLICE_X89Y101        FDRE                                         r  _1482_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.875     2.018    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1482_/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.605    _1482_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _1483_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1483_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1483_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _1483_/Q
                         net (fo=2, routed)           0.120     1.762    _0313_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  _1314_/O[3]
                         net (fo=1, routed)           0.000     1.870    _0314_[3]
    SLICE_X89Y101        FDRE                                         r  _1483_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.875     2.018    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1483_/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.605    _1483_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 _1506_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1506_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.273ns (62.676%)  route 0.163ns (37.324%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.564     1.460    u_cpu.clk
    SLICE_X60Y93         FDCE                                         r  _1506_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  _1506_/Q
                         net (fo=4, routed)           0.163     1.787    _0475_[1]
    SLICE_X60Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.832 r  _0906_/O
                         net (fo=1, routed)           0.000     1.832    _0327_[15]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  _1322_/O[3]
                         net (fo=1, routed)           0.000     1.896    _0328_[15]
    SLICE_X60Y93         FDCE                                         r  _1506_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.835     1.977    u_cpu.clk
    SLICE_X60Y93         FDCE                                         r  _1506_/C
                         clock pessimism             -0.516     1.460    
    SLICE_X60Y93         FDCE (Hold_fdce_C_D)         0.134     1.594    _1506_
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 _1502_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1502_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.273ns (62.519%)  route 0.164ns (37.481%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.563     1.459    u_cpu.clk
    SLICE_X60Y92         FDCE                                         r  _1502_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  _1502_/Q
                         net (fo=4, routed)           0.164     1.787    _0398_[1]
    SLICE_X60Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.832 r  _0894_/O
                         net (fo=1, routed)           0.000     1.832    _0327_[11]
    SLICE_X60Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  _1321_/O[3]
                         net (fo=1, routed)           0.000     1.896    _0328_[11]
    SLICE_X60Y92         FDCE                                         r  _1502_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.834     1.976    u_cpu.clk
    SLICE_X60Y92         FDCE                                         r  _1502_/C
                         clock pessimism             -0.516     1.459    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.134     1.593    _1502_
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _1480_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1480_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1480_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 f  _1480_/Q
                         net (fo=1, routed)           0.156     1.798    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  _1313_/O
                         net (fo=1, routed)           0.000     1.843    _0313_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  _1314_/O[0]
                         net (fo=1, routed)           0.000     1.913    _0314_[0]
    SLICE_X89Y101        FDRE                                         r  _1480_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.875     2.018    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1480_/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.605    _1480_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _1481_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1481_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1481_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _1481_/Q
                         net (fo=1, routed)           0.164     1.806    _0313_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.916 r  _1314_/O[1]
                         net (fo=1, routed)           0.000     1.916    _0314_[1]
    SLICE_X89Y101        FDRE                                         r  _1481_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.875     2.018    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1481_/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.605    _1481_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 _1499_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1499_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.563     1.459    u_cpu.clk
    SLICE_X60Y92         FDCE                                         r  _1499_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  _1499_/Q
                         net (fo=4, routed)           0.175     1.799    _0397_[1]
    SLICE_X60Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.844 r  _0884_/O
                         net (fo=1, routed)           0.000     1.844    _0327_[8]
    SLICE_X60Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  _1321_/O[0]
                         net (fo=1, routed)           0.000     1.914    _0328_[8]
    SLICE_X60Y92         FDCE                                         r  _1499_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.834     1.976    u_cpu.clk
    SLICE_X60Y92         FDCE                                         r  _1499_/C
                         clock pessimism             -0.516     1.459    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.134     1.593    _1499_
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y18  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y19  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y17  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y17  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y91  _1332_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y91  _1332_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y93  _1333_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y93  _1333_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y92  _1334_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y92  _1334_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y91  _1335_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y91  _1335_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y93  _1336_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y93  _1336_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y91  _1332_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y91  _1332_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y93  _1333_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y93  _1333_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y92  _1334_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y92  _1334_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y91  _1335_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y91  _1335_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y93  _1336_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y93  _1336_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      998.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.173ns  (required time - arrival time)
  Source:                 _1472_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1456_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.580ns (31.404%)  route 1.267ns (68.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 1004.941 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.634     5.243    _0358_
    SLICE_X71Y99         FDRE                                         r  _1472_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y99         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  _1472_/Q
                         net (fo=1, routed)           1.267     6.965    _0497_[0]
    SLICE_X70Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 r  _0919_/O
                         net (fo=1, routed)           0.000     7.089    _0351_[0]
    SLICE_X70Y99         FDRE                                         r  _1456_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.513  1004.941    _0358_
    SLICE_X70Y99         FDRE                                         r  _1456_/C
                         clock pessimism              0.279  1005.221    
                         clock uncertainty           -0.035  1005.185    
    SLICE_X70Y99         FDRE (Setup_fdre_C_D)        0.077  1005.262    _1456_
  -------------------------------------------------------------------
                         required time                       1005.262    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                998.173    

Slack (MET) :             998.302ns  (required time - arrival time)
  Source:                 _1355_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1396_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.456ns (29.152%)  route 1.108ns (70.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 1004.933 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X55Y93         FDRE                                         r  _1355_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  _1355_/Q
                         net (fo=1, routed)           1.108     6.798    stimIn[1][1]
    SLICE_X56Y95         FDRE                                         r  _1396_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.505  1004.933    _0358_
    SLICE_X56Y95         FDRE                                         r  _1396_/C
                         clock pessimism              0.259  1005.193    
                         clock uncertainty           -0.035  1005.157    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)       -0.058  1005.099    _1396_
  -------------------------------------------------------------------
                         required time                       1005.099    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                998.302    

Slack (MET) :             998.333ns  (required time - arrival time)
  Source:                 _1381_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1422_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.518ns (33.589%)  route 1.024ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 1004.936 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.629     5.238    _0358_
    SLICE_X58Y91         FDRE                                         r  _1381_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  _1381_/Q
                         net (fo=1, routed)           1.024     6.780    stimIn[5][0]
    SLICE_X59Y91         FDRE                                         r  _1422_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.508  1004.936    _0358_
    SLICE_X59Y91         FDRE                                         r  _1422_/C
                         clock pessimism              0.279  1005.216    
                         clock uncertainty           -0.035  1005.180    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)       -0.067  1005.113    _1422_
  -------------------------------------------------------------------
                         required time                       1005.113    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                998.333    

Slack (MET) :             998.396ns  (required time - arrival time)
  Source:                 _1478_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1462_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.718ns (45.511%)  route 0.860ns (54.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X65Y101        FDRE                                         r  _1478_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.419     5.645 r  _1478_/Q
                         net (fo=1, routed)           0.860     6.505    vectOut[1][6]
    SLICE_X64Y101        LUT5 (Prop_lut5_I1_O)        0.299     6.804 r  _0925_/O
                         net (fo=1, routed)           0.000     6.804    _0351_[6]
    SLICE_X64Y101        FDRE                                         r  _1462_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X64Y101        FDRE                                         r  _1462_/C
                         clock pessimism              0.279  1005.204    
                         clock uncertainty           -0.035  1005.169    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)        0.031  1005.200    _1462_
  -------------------------------------------------------------------
                         required time                       1005.200    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                998.396    

Slack (MET) :             998.498ns  (required time - arrival time)
  Source:                 _1476_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1460_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.715ns (46.980%)  route 0.807ns (53.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X71Y101        FDRE                                         r  _1476_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.419     5.645 r  _1476_/Q
                         net (fo=1, routed)           0.807     6.452    vectOut[1][4]
    SLICE_X70Y101        LUT5 (Prop_lut5_I1_O)        0.296     6.748 r  _0923_/O
                         net (fo=1, routed)           0.000     6.748    _0351_[4]
    SLICE_X70Y101        FDRE                                         r  _1460_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X70Y101        FDRE                                         r  _1460_/C
                         clock pessimism              0.279  1005.204    
                         clock uncertainty           -0.035  1005.169    
    SLICE_X70Y101        FDRE (Setup_fdre_C_D)        0.077  1005.246    _1460_
  -------------------------------------------------------------------
                         required time                       1005.246    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                998.498    

Slack (MET) :             998.567ns  (required time - arrival time)
  Source:                 _1484_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1463_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.642ns (44.210%)  route 0.810ns (55.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X70Y100        FDRE                                         r  _1484_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  _1484_/Q
                         net (fo=1, routed)           0.810     6.554    vectOut[2][7]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.678 r  _0926_/O
                         net (fo=1, routed)           0.000     6.678    _0351_[7]
    SLICE_X70Y101        FDRE                                         r  _1463_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X70Y101        FDRE                                         r  _1463_/C
                         clock pessimism              0.276  1005.201    
                         clock uncertainty           -0.035  1005.166    
    SLICE_X70Y101        FDRE (Setup_fdre_C_D)        0.079  1005.245    _1463_
  -------------------------------------------------------------------
                         required time                       1005.245    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                998.567    

Slack (MET) :             998.594ns  (required time - arrival time)
  Source:                 _1375_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1416_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.518ns (40.823%)  route 0.751ns (59.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 1004.939 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X62Y92         FDRE                                         r  _1375_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _1375_/Q
                         net (fo=1, routed)           0.751     6.508    stimIn[4][2]
    SLICE_X64Y92         FDRE                                         r  _1416_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.511  1004.939    _0358_
    SLICE_X64Y92         FDRE                                         r  _1416_/C
                         clock pessimism              0.259  1005.199    
                         clock uncertainty           -0.035  1005.163    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.061  1005.102    _1416_
  -------------------------------------------------------------------
                         required time                       1005.102    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                998.594    

Slack (MET) :             998.624ns  (required time - arrival time)
  Source:                 _1387_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1428_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.335%)  route 0.799ns (63.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 1004.937 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.630     5.239    _0358_
    SLICE_X59Y93         FDRE                                         r  _1387_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _1387_/Q
                         net (fo=1, routed)           0.799     6.494    stimIn[5][6]
    SLICE_X59Y95         FDRE                                         r  _1428_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.509  1004.937    _0358_
    SLICE_X59Y95         FDRE                                         r  _1428_/C
                         clock pessimism              0.276  1005.214    
                         clock uncertainty           -0.035  1005.178    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)       -0.061  1005.117    _1428_
  -------------------------------------------------------------------
                         required time                       1005.117    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                998.624    

Slack (MET) :             998.632ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1427_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.518ns (41.472%)  route 0.731ns (58.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 1004.933 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.626     5.235    _0358_
    SLICE_X56Y93         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  _1386_/Q
                         net (fo=1, routed)           0.731     6.484    stimIn[5][5]
    SLICE_X56Y95         FDRE                                         r  _1427_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.505  1004.933    _0358_
    SLICE_X56Y95         FDRE                                         r  _1427_/C
                         clock pessimism              0.276  1005.209    
                         clock uncertainty           -0.035  1005.174    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)       -0.059  1005.115    _1427_
  -------------------------------------------------------------------
                         required time                       1005.115    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                998.632    

Slack (MET) :             998.648ns  (required time - arrival time)
  Source:                 _1349_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1390_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.198%)  route 0.710ns (57.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 1004.932 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X56Y91         FDRE                                         r  _1349_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  _1349_/Q
                         net (fo=1, routed)           0.710     6.461    stimIn[0][1]
    SLICE_X57Y91         FDRE                                         r  _1390_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.504  1004.932    _0358_
    SLICE_X57Y91         FDRE                                         r  _1390_/C
                         clock pessimism              0.279  1005.211    
                         clock uncertainty           -0.035  1005.176    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)       -0.067  1005.109    _1390_
  -------------------------------------------------------------------
                         required time                       1005.109    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                998.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 _1347_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1463_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X71Y101        FDRE                                         r  _1347_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1347_/Q
                         net (fo=1, routed)           0.054     1.683    vectOut[3][7]
    SLICE_X70Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  _0926_/O
                         net (fo=1, routed)           0.000     1.728    _0351_[7]
    SLICE_X70Y101        FDRE                                         r  _1463_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X70Y101        FDRE                                         r  _1463_/C
                         clock pessimism             -0.504     1.501    
    SLICE_X70Y101        FDRE (Hold_fdre_C_D)         0.121     1.622    _1463_
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 _1468_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1460_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X71Y101        FDRE                                         r  _1468_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1468_/Q
                         net (fo=1, routed)           0.056     1.685    vectOut[0][4]
    SLICE_X70Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.730 r  _0923_/O
                         net (fo=1, routed)           0.000     1.730    _0351_[4]
    SLICE_X70Y101        FDRE                                         r  _1460_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X70Y101        FDRE                                         r  _1460_/C
                         clock pessimism             -0.504     1.501    
    SLICE_X70Y101        FDRE (Hold_fdre_C_D)         0.120     1.621    _1460_
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 _1357_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1398_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X55Y91         FDRE                                         r  _1357_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1357_/Q
                         net (fo=1, routed)           0.087     1.716    stimIn[1][3]
    SLICE_X54Y91         FDRE                                         r  _1398_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.833     2.004    _0358_
    SLICE_X54Y91         FDRE                                         r  _1398_/C
                         clock pessimism             -0.503     1.501    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.085     1.586    _1398_
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _1465_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1457_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X67Y102        FDRE                                         r  _1465_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1465_/Q
                         net (fo=1, routed)           0.087     1.716    vectOut[0][1]
    SLICE_X66Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  _0920_/O
                         net (fo=1, routed)           0.000     1.761    _0351_[1]
    SLICE_X66Y102        FDRE                                         r  _1457_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X66Y102        FDRE                                         r  _1457_/C
                         clock pessimism             -0.504     1.501    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.120     1.621    _1457_
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _1340_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1456_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.569     1.494    _0358_
    SLICE_X71Y99         FDRE                                         r  _1340_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y99         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _1340_/Q
                         net (fo=1, routed)           0.087     1.722    _0497_[2]
    SLICE_X70Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.767 r  _0919_/O
                         net (fo=1, routed)           0.000     1.767    _0351_[0]
    SLICE_X70Y99         FDRE                                         r  _1456_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.841     2.012    _0358_
    SLICE_X70Y99         FDRE                                         r  _1456_/C
                         clock pessimism             -0.505     1.507    
    SLICE_X70Y99         FDRE (Hold_fdre_C_D)         0.120     1.627    _1456_
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _1467_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1459_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X65Y101        FDRE                                         r  _1467_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1467_/Q
                         net (fo=1, routed)           0.058     1.688    vectOut[0][3]
    SLICE_X64Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.733 r  _0922_/O
                         net (fo=1, routed)           0.000     1.733    _0351_[3]
    SLICE_X64Y101        FDRE                                         r  _1459_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X64Y101        FDRE                                         r  _1459_/C
                         clock pessimism             -0.504     1.501    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.091     1.592    _1459_
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 _1345_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1461_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X71Y101        FDRE                                         r  _1345_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1345_/Q
                         net (fo=1, routed)           0.091     1.720    vectOut[3][5]
    SLICE_X70Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.765 r  _0924_/O
                         net (fo=1, routed)           0.000     1.765    _0351_[5]
    SLICE_X70Y101        FDRE                                         r  _1461_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X70Y101        FDRE                                         r  _1461_/C
                         clock pessimism             -0.504     1.501    
    SLICE_X70Y101        FDRE (Hold_fdre_C_D)         0.121     1.622    _1461_
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 _1371_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1412_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.567     1.492    _0358_
    SLICE_X64Y90         FDRE                                         r  _1371_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _1371_/Q
                         net (fo=1, routed)           0.103     1.736    stimIn[3][6]
    SLICE_X67Y90         FDRE                                         r  _1412_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.839     2.010    _0358_
    SLICE_X67Y90         FDRE                                         r  _1412_/C
                         clock pessimism             -0.502     1.508    
    SLICE_X67Y90         FDRE (Hold_fdre_C_D)         0.070     1.578    _1412_
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 _1363_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1404_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X51Y92         FDRE                                         r  _1363_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  _1363_/Q
                         net (fo=1, routed)           0.112     1.742    stimIn[2][1]
    SLICE_X51Y93         FDRE                                         r  _1404_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X51Y93         FDRE                                         r  _1404_/C
                         clock pessimism             -0.500     1.506    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.070     1.576    _1404_
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 _1370_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1411_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.566     1.491    _0358_
    SLICE_X64Y89         FDRE                                         r  _1370_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  _1370_/Q
                         net (fo=1, routed)           0.105     1.737    stimIn[3][5]
    SLICE_X66Y89         FDRE                                         r  _1411_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.838     2.009    _0358_
    SLICE_X66Y89         FDRE                                         r  _1411_/C
                         clock pessimism             -0.502     1.507    
    SLICE_X66Y89         FDRE (Hold_fdre_C_D)         0.063     1.570    _1411_
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  _1329_/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X71Y99    _1340_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X65Y102   _1341_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X71Y102   _1342_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X65Y101   _1343_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X70Y100   _1344_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X71Y101   _1345_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X65Y101   _1346_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X71Y101   _1347_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X54Y92    _1348_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X71Y99    _1340_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X71Y99    _1340_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y102   _1341_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y102   _1341_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X71Y102   _1342_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X71Y102   _1342_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y101   _1343_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y101   _1343_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X70Y100   _1344_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X70Y100   _1344_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X71Y99    _1340_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X71Y99    _1340_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y102   _1341_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y102   _1341_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X71Y102   _1342_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X71Y102   _1342_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y101   _1343_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y101   _1343_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X70Y100   _1344_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X70Y100   _1344_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1507_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 3.695ns (41.994%)  route 5.104ns (58.006%))
  Logic Levels:           9  (CARRY4=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _1392_/Q
                         net (fo=96, routed)          1.743     7.438    _0006_[3]
    SLICE_X72Y87         MUXF8 (Prop_muxf8_S_O)       0.273     7.711 r  _0612_/O
                         net (fo=17, routed)          0.768     8.480    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316     8.796 f  _0942__comp/O
                         net (fo=2, routed)           0.511     9.306    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.430 r  _0927_/O
                         net (fo=1, routed)           0.000     9.430    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     9.642 r  _0928_/O
                         net (fo=1, routed)           0.577    10.219    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    11.027 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    11.027    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.249 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    11.843    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    12.142 r  _1303_/O
                         net (fo=2, routed)           0.342    12.484    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    13.162 r  _1325_/O[3]
                         net (fo=2, routed)           0.570    13.731    _0342_[3]
    SLICE_X69Y90         LUT6 (Prop_lut6_I4_O)        0.307    14.038 r  _1304_/O
                         net (fo=1, routed)           0.000    14.038    _0305_
    SLICE_X69Y90         FDCE                                         r  _1507_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X69Y90         FDCE                                         r  _1507_/C
                         clock pessimism              0.000    14.902    
                         clock uncertainty           -0.035    14.866    
    SLICE_X69Y90         FDCE (Setup_fdce_C_D)        0.029    14.895    _1507_
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 _1390_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1486_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.234ns (27.201%)  route 5.979ns (72.799%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X57Y91         FDRE                                         r  _1390_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  _1390_/Q
                         net (fo=2, routed)           1.226     6.915    IRQ
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.067 f  _0614_/O
                         net (fo=40, routed)          2.564     9.631    _0072_[4]
    SLICE_X69Y99         LUT3 (Prop_lut3_I1_O)        0.326     9.957 r  _0823_/O
                         net (fo=1, routed)           0.000     9.957    _0128_
    SLICE_X69Y99         MUXF7 (Prop_muxf7_I1_O)      0.245    10.202 r  _0824_/O
                         net (fo=1, routed)           0.000    10.202    _0125_
    SLICE_X69Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    10.306 r  _0828_/O
                         net (fo=9, routed)           0.811    11.117    _0198_[4]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.316    11.433 f  _1082_/O
                         net (fo=1, routed)           0.000    11.433    _0208_
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    11.647 f  _1083_/O
                         net (fo=2, routed)           0.749    12.396    _0363_[1]
    SLICE_X68Y96         LUT6 (Prop_lut6_I3_O)        0.297    12.693 f  _1065_/O
                         net (fo=1, routed)           0.158    12.851    _0459_[0]
    SLICE_X68Y96         LUT3 (Prop_lut3_I0_O)        0.124    12.975 r  _1064_/O
                         net (fo=1, routed)           0.471    13.447    _0350_[1]
    SLICE_X68Y98         FDCE                                         r  _1486_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X68Y98         FDCE                                         r  _1486_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X68Y98         FDCE (Setup_fdce_C_D)       -0.081    14.788    _1486_
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1488_/D
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 1.777ns (21.814%)  route 6.369ns (78.186%))
  Logic Levels:           6  (LUT5=2 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  _1392_/Q
                         net (fo=96, routed)          1.610     7.305    _0006_[3]
    SLICE_X53Y96         MUXF7 (Prop_muxf7_S_O)       0.276     7.581 f  _0704_/O
                         net (fo=48, routed)          3.250    10.831    _0176_[5]
    SLICE_X69Y96         LUT6 (Prop_lut6_I3_O)        0.299    11.130 r  _1089_/O
                         net (fo=1, routed)           0.000    11.130    _0212_
    SLICE_X69Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    11.342 r  _1090_/O
                         net (fo=1, routed)           0.000    11.342    _0211_
    SLICE_X69Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    11.436 r  _1091_/O
                         net (fo=2, routed)           0.474    11.909    _0459_[2]
    SLICE_X70Y98         LUT5 (Prop_lut5_I4_O)        0.316    12.225 r  _1118_/O
                         net (fo=1, routed)           0.707    12.932    _0496_[0]
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.124    13.056 r  _1117_/O
                         net (fo=1, routed)           0.330    13.386    _0350_[3]
    SLICE_X70Y98         FDPE                                         r  _1488_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X70Y98         FDPE                                         r  _1488_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X70Y98         FDPE (Setup_fdpe_C_D)       -0.031    14.838    _1488_
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1489_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.822ns (22.798%)  route 6.170ns (77.202%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _1392_/Q
                         net (fo=96, routed)          1.610     7.305    _0006_[3]
    SLICE_X53Y96         MUXF7 (Prop_muxf7_S_O)       0.276     7.581 r  _0704_/O
                         net (fo=48, routed)          2.727    10.308    _0176_[5]
    SLICE_X68Y97         LUT6 (Prop_lut6_I5_O)        0.299    10.607 r  _1019_/O
                         net (fo=1, routed)           0.000    10.607    _0177_
    SLICE_X68Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    10.852 r  _1020_/O
                         net (fo=4, routed)           0.338    11.190    _0372_[0]
    SLICE_X68Y96         LUT3 (Prop_lut3_I0_O)        0.298    11.488 f  _1133_/O
                         net (fo=2, routed)           0.536    12.024    _0377_[3]
    SLICE_X66Y97         LUT4 (Prop_lut4_I3_O)        0.124    12.148 f  _1132_/O
                         net (fo=1, routed)           0.629    12.777    _0379_[0]
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.901 r  _1131_/O
                         net (fo=1, routed)           0.331    13.232    _0350_[4]
    SLICE_X65Y98         FDCE                                         r  _1489_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X65Y98         FDCE                                         r  _1489_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X65Y98         FDCE (Setup_fdce_C_D)       -0.081    14.788    _1489_
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1516_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 3.388ns (42.766%)  route 4.534ns (57.234%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _1392_/Q
                         net (fo=96, routed)          1.743     7.438    _0006_[3]
    SLICE_X72Y87         MUXF8 (Prop_muxf8_S_O)       0.273     7.711 r  _0612_/O
                         net (fo=17, routed)          0.768     8.480    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316     8.796 f  _0942__comp/O
                         net (fo=2, routed)           0.511     9.306    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.430 r  _0927_/O
                         net (fo=1, routed)           0.000     9.430    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     9.642 r  _0928_/O
                         net (fo=1, routed)           0.577    10.219    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    11.027 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    11.027    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.249 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    11.843    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    12.142 r  _1303_/O
                         net (fo=2, routed)           0.342    12.484    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    13.162 r  _1325_/O[3]
                         net (fo=2, routed)           0.000    13.162    _0342_[3]
    SLICE_X70Y90         FDCE                                         r  _1516_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y90         FDCE                                         r  _1516_/C
                         clock pessimism              0.000    14.902    
                         clock uncertainty           -0.035    14.866    
    SLICE_X70Y90         FDCE (Setup_fdce_C_D)        0.099    14.965    _1516_
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1514_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 3.354ns (42.520%)  route 4.534ns (57.480%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _1392_/Q
                         net (fo=96, routed)          1.743     7.438    _0006_[3]
    SLICE_X72Y87         MUXF8 (Prop_muxf8_S_O)       0.273     7.711 r  _0612_/O
                         net (fo=17, routed)          0.768     8.480    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316     8.796 f  _0942__comp/O
                         net (fo=2, routed)           0.511     9.306    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.430 r  _0927_/O
                         net (fo=1, routed)           0.000     9.430    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     9.642 r  _0928_/O
                         net (fo=1, routed)           0.577    10.219    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    11.027 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    11.027    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.249 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    11.843    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    12.142 r  _1303_/O
                         net (fo=2, routed)           0.342    12.484    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.644    13.128 r  _1325_/O[1]
                         net (fo=2, routed)           0.000    13.128    _0342_[1]
    SLICE_X70Y90         FDCE                                         r  _1514_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y90         FDCE                                         r  _1514_/C
                         clock pessimism              0.000    14.902    
                         clock uncertainty           -0.035    14.866    
    SLICE_X70Y90         FDCE (Setup_fdce_C_D)        0.099    14.965    _1514_
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.128    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1485_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.698ns (22.008%)  route 6.017ns (77.992%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _1392_/Q
                         net (fo=96, routed)          1.610     7.305    _0006_[3]
    SLICE_X53Y96         MUXF7 (Prop_muxf7_S_O)       0.276     7.581 r  _0704_/O
                         net (fo=48, routed)          2.727    10.308    _0176_[5]
    SLICE_X68Y97         LUT6 (Prop_lut6_I5_O)        0.299    10.607 r  _1019_/O
                         net (fo=1, routed)           0.000    10.607    _0177_
    SLICE_X68Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    10.852 r  _1020_/O
                         net (fo=4, routed)           0.491    11.343    _0372_[0]
    SLICE_X65Y98         LUT5 (Prop_lut5_I0_O)        0.298    11.641 f  _1016_/O
                         net (fo=2, routed)           0.769    12.410    _0441_[0]
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.534 r  _1015_/O
                         net (fo=2, routed)           0.421    12.955    _0350_[0]
    SLICE_X68Y98         FDCE                                         r  _1485_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X68Y98         FDCE                                         r  _1485_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X68Y98         FDCE (Setup_fdce_C_D)       -0.071    14.798    _1485_
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1515_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 3.324ns (42.300%)  route 4.534ns (57.700%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _1392_/Q
                         net (fo=96, routed)          1.743     7.438    _0006_[3]
    SLICE_X72Y87         MUXF8 (Prop_muxf8_S_O)       0.273     7.711 r  _0612_/O
                         net (fo=17, routed)          0.768     8.480    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316     8.796 f  _0942__comp/O
                         net (fo=2, routed)           0.511     9.306    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.430 r  _0927_/O
                         net (fo=1, routed)           0.000     9.430    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     9.642 r  _0928_/O
                         net (fo=1, routed)           0.577    10.219    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    11.027 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    11.027    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.249 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    11.843    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    12.142 r  _1303_/O
                         net (fo=2, routed)           0.342    12.484    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.614    13.098 r  _1325_/O[2]
                         net (fo=2, routed)           0.000    13.098    _0342_[2]
    SLICE_X70Y90         FDCE                                         r  _1515_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y90         FDCE                                         r  _1515_/C
                         clock pessimism              0.000    14.902    
                         clock uncertainty           -0.035    14.866    
    SLICE_X70Y90         FDCE (Setup_fdce_C_D)        0.099    14.965    _1515_
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.098    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1487_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 1.620ns (20.778%)  route 6.177ns (79.222%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _1392_/Q
                         net (fo=96, routed)          1.610     7.305    _0006_[3]
    SLICE_X53Y96         MUXF7 (Prop_muxf7_S_O)       0.276     7.581 r  _0704_/O
                         net (fo=48, routed)          2.665    10.246    _0176_[5]
    SLICE_X75Y94         LUT4 (Prop_lut4_I3_O)        0.299    10.545 r  _1086_/O
                         net (fo=1, routed)           0.745    11.290    _0420_[2]
    SLICE_X68Y97         LUT3 (Prop_lut3_I2_O)        0.124    11.414 r  _1085_/O
                         net (fo=2, routed)           0.748    12.162    _0430_[0]
    SLICE_X67Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.286 f  _1105_/O
                         net (fo=1, routed)           0.410    12.695    _0215_[3]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.819 r  _1096_/O
                         net (fo=1, routed)           0.000    12.819    _0216_
    SLICE_X64Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    13.036 r  _1097_/O
                         net (fo=1, routed)           0.000    13.036    _0350_[2]
    SLICE_X64Y99         FDCE                                         r  _1487_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X64Y99         FDCE                                         r  _1487_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X64Y99         FDCE (Setup_fdce_C_D)        0.064    14.933    _1487_
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1513_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 3.220ns (41.526%)  route 4.534ns (58.474%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.631     5.240    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _1392_/Q
                         net (fo=96, routed)          1.743     7.438    _0006_[3]
    SLICE_X72Y87         MUXF8 (Prop_muxf8_S_O)       0.273     7.711 r  _0612_/O
                         net (fo=17, routed)          0.768     8.480    _0389_[3]
    SLICE_X70Y88         LUT6 (Prop_lut6_I5_O)        0.316     8.796 f  _0942__comp/O
                         net (fo=2, routed)           0.511     9.306    _0155_[0]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.430 r  _0927_/O
                         net (fo=1, routed)           0.000     9.430    _0156_
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     9.642 r  _0928_/O
                         net (fo=1, routed)           0.577    10.219    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X71Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.808    11.027 r  _1327_/CO[3]
                         net (fo=1, routed)           0.000    11.027    _0343_[3]
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.249 r  _1328_/O[0]
                         net (fo=1, routed)           0.594    11.843    _0346_[4]
    SLICE_X70Y89         LUT6 (Prop_lut6_I2_O)        0.299    12.142 r  _1303_/O
                         net (fo=2, routed)           0.342    12.484    u_cpu.u_ALU8.temp_HC
    SLICE_X70Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.994 r  _1325_/O[0]
                         net (fo=1, routed)           0.000    12.994    _0342_[0]
    SLICE_X70Y90         FDCE                                         r  _1513_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.507    14.902    u_cpu.clk
    SLICE_X70Y90         FDCE                                         r  _1513_/C
                         clock pessimism              0.000    14.902    
                         clock uncertainty           -0.035    14.866    
    SLICE_X70Y90         FDCE (Setup_fdce_C_D)        0.109    14.975    _1513_
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -12.994    
  -------------------------------------------------------------------
                         slack                                  1.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1518_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.226ns (40.074%)  route 0.338ns (59.926%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.567     1.492    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _1392_/Q
                         net (fo=96, routed)          0.132     1.765    _0006_[3]
    SLICE_X63Y90         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  _0836_/O
                         net (fo=16, routed)          0.206     2.056    _0287_
    SLICE_X65Y91         FDCE                                         r  _1518_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.837     1.979    u_cpu.clk
    SLICE_X65Y91         FDCE                                         r  _1518_/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X65Y91         FDCE (Hold_fdce_C_CE)       -0.102     1.912    _1518_
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1519_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.226ns (40.074%)  route 0.338ns (59.926%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.567     1.492    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _1392_/Q
                         net (fo=96, routed)          0.132     1.765    _0006_[3]
    SLICE_X63Y90         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  _0836_/O
                         net (fo=16, routed)          0.206     2.056    _0287_
    SLICE_X65Y91         FDCE                                         r  _1519_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.837     1.979    u_cpu.clk
    SLICE_X65Y91         FDCE                                         r  _1519_/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X65Y91         FDCE (Hold_fdce_C_CE)       -0.102     1.912    _1519_
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1520_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.226ns (40.074%)  route 0.338ns (59.926%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.567     1.492    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _1392_/Q
                         net (fo=96, routed)          0.132     1.765    _0006_[3]
    SLICE_X63Y90         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  _0836_/O
                         net (fo=16, routed)          0.206     2.056    _0287_
    SLICE_X65Y91         FDCE                                         r  _1520_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.837     1.979    u_cpu.clk
    SLICE_X65Y91         FDCE                                         r  _1520_/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X65Y91         FDCE (Hold_fdce_C_CE)       -0.102     1.912    _1520_
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1522_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.226ns (40.074%)  route 0.338ns (59.926%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.567     1.492    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _1392_/Q
                         net (fo=96, routed)          0.132     1.765    _0006_[3]
    SLICE_X63Y90         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  _0836_/O
                         net (fo=16, routed)          0.206     2.056    _0287_
    SLICE_X65Y91         FDCE                                         r  _1522_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.837     1.979    u_cpu.clk
    SLICE_X65Y91         FDCE                                         r  _1522_/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X65Y91         FDCE (Hold_fdce_C_CE)       -0.102     1.912    _1522_
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _1399_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1435_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.796%)  route 0.588ns (78.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.566     1.491    _0358_
    SLICE_X58Y94         FDRE                                         r  _1399_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  _1399_/Q
                         net (fo=1, routed)           0.588     2.243    Kbd_In[4]
    SLICE_X65Y93         FDCE                                         r  _1435_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.838     1.980    u_cpu.clk
    SLICE_X65Y93         FDCE                                         r  _1435_/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.066     2.081    _1435_
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1524_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.742%)  route 0.357ns (61.258%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.567     1.492    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _1392_/Q
                         net (fo=96, routed)          0.132     1.765    _0006_[3]
    SLICE_X63Y90         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  _0836_/O
                         net (fo=16, routed)          0.225     2.075    _0287_
    SLICE_X63Y93         FDCE                                         r  _1524_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.837     1.979    u_cpu.clk
    SLICE_X63Y93         FDCE                                         r  _1524_/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X63Y93         FDCE (Hold_fdce_C_CE)       -0.102     1.912    _1524_
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1335_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.226ns (38.171%)  route 0.366ns (61.829%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.567     1.492    _0358_
    SLICE_X65Y90         FDRE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _1392_/Q
                         net (fo=96, routed)          0.132     1.765    _0006_[3]
    SLICE_X63Y90         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  _0836_/O
                         net (fo=16, routed)          0.234     2.084    _0287_
    SLICE_X68Y91         FDCE                                         r  _1335_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.837     1.979    u_cpu.clk
    SLICE_X68Y91         FDCE                                         r  _1335_/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X68Y91         FDCE (Hold_fdce_C_CE)       -0.102     1.912    _1335_
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 _1414_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.186ns (8.149%)  route 2.097ns (91.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.567     1.492    _0358_
    SLICE_X64Y92         FDRE                                         r  _1414_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  _1414_/Q
                         net (fo=1, routed)           1.007     2.640    Mem_Emu_Adr[0]
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.045     2.685 r  _1171_/O
                         net (fo=16, routed)          1.089     3.775    _Address[0]
    RAMB36_X1Y19         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         1.038     2.180    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.056     2.236 r  _1170_/O
                         net (fo=1, routed)           0.238     2.474    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.503 r  _1330_/O
                         net (fo=16, routed)          0.880     3.383    _Clk
    RAMB36_X1Y19         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     3.383    
                         clock uncertainty            0.035     3.418    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     3.601    Memory.0.1.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _1407_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.1.genblk1.genblk1.lower/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.184ns (8.294%)  route 2.034ns (91.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.566     1.491    _0358_
    SLICE_X65Y89         FDRE                                         r  _1407_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  _1407_/Q
                         net (fo=1, routed)           1.051     2.683    Mem_Emu_Adr[9]
    SLICE_X65Y92         LUT3 (Prop_lut3_I0_O)        0.043     2.726 r  _1180_/O
                         net (fo=16, routed)          0.983     3.709    _Address[9]
    RAMB36_X1Y18         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         1.038     2.180    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.056     2.236 r  _1170_/O
                         net (fo=1, routed)           0.238     2.474    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.503 r  _1330_/O
                         net (fo=16, routed)          0.879     3.382    _Clk
    RAMB36_X1Y18         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     3.382    
                         clock uncertainty            0.035     3.417    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.116     3.533    Memory.0.1.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 _1401_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1437_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.164ns (21.284%)  route 0.607ns (78.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.566     1.491    _0358_
    SLICE_X56Y97         FDRE                                         r  _1401_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  _1401_/Q
                         net (fo=1, routed)           0.607     2.262    Kbd_In[6]
    SLICE_X61Y98         FDCE                                         r  _1437_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.836     1.978    u_cpu.clk
    SLICE_X61Y98         FDCE                                         r  _1437_/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.070     2.083    _1437_
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1345_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.875ns  (logic 3.297ns (67.634%)  route 1.578ns (32.366%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.253ns = ( 998.253 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1170_/O
                         net (fo=1, routed)           0.567   996.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.487 r  _1330_/O
                         net (fo=16, routed)          1.766   998.253    _Clk
    RAMB36_X3Y19         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.125 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.190    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.615 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.512  1003.128    DI_M[5]
    SLICE_X71Y101        FDRE                                         r  _1345_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X71Y101        FDRE                                         r  _1345_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X71Y101        FDRE (Setup_fdre_C_D)       -0.095  1004.794    _1345_
  -------------------------------------------------------------------
                         required time                       1004.794    
                         arrival time                       -1003.128    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1342_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.734ns  (logic 3.297ns (69.638%)  route 1.437ns (30.362%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.249ns = ( 998.249 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1170_/O
                         net (fo=1, routed)           0.567   996.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.487 r  _1330_/O
                         net (fo=16, routed)          1.762   998.249    _Clk
    RAMB36_X3Y17         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.121 r  Memory.0.2.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.186    Memory.0.2.genblk1.genblk1.CAS_A
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.611 r  Memory.0.2.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.372  1002.983    DI_M[2]
    SLICE_X71Y102        FDRE                                         r  _1342_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X71Y102        FDRE                                         r  _1342_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X71Y102        FDRE (Setup_fdre_C_D)       -0.067  1004.822    _1342_
  -------------------------------------------------------------------
                         required time                       1004.822    
                         arrival time                       -1002.983    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1343_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.752ns  (logic 3.297ns (69.382%)  route 1.455ns (30.618%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.152ns = ( 998.152 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1170_/O
                         net (fo=1, routed)           0.567   996.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.487 r  _1330_/O
                         net (fo=16, routed)          1.665   998.152    _Clk
    RAMB36_X1Y16         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.024 r  Memory.0.3.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.089    Memory.0.3.genblk1.genblk1.CAS_A
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.514 r  Memory.0.3.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.390  1002.904    DI_M[3]
    SLICE_X65Y101        FDRE                                         r  _1343_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X65Y101        FDRE                                         r  _1343_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X65Y101        FDRE (Setup_fdre_C_D)       -0.095  1004.794    _1343_
  -------------------------------------------------------------------
                         required time                       1004.794    
                         arrival time                       -1002.904    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1344_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.686ns  (logic 3.297ns (70.354%)  route 1.389ns (29.646%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.240ns = ( 998.240 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1170_/O
                         net (fo=1, routed)           0.567   996.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.487 r  _1330_/O
                         net (fo=16, routed)          1.753   998.240    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.112 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.177    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.602 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.324  1002.926    DI_M[4]
    SLICE_X70Y100        FDRE                                         r  _1344_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X70Y100        FDRE                                         r  _1344_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X70Y100        FDRE (Setup_fdre_C_D)       -0.031  1004.858    _1344_
  -------------------------------------------------------------------
                         required time                       1004.858    
                         arrival time                       -1002.926    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1340_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.603ns  (logic 3.297ns (71.635%)  route 1.306ns (28.365%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 1004.941 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.229ns = ( 998.229 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1170_/O
                         net (fo=1, routed)           0.567   996.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.487 r  _1330_/O
                         net (fo=16, routed)          1.742   998.229    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.101 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.166    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.591 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.240  1002.831    DI_M[0]
    SLICE_X71Y99         FDRE                                         r  _1340_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.513  1004.941    _0358_
    SLICE_X71Y99         FDRE                                         r  _1340_/C
                         clock pessimism              0.000  1004.941    
                         clock uncertainty           -0.035  1004.906    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.067  1004.839    _1340_
  -------------------------------------------------------------------
                         required time                       1004.839    
                         arrival time                       -1002.831    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1346_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.412ns  (logic 3.297ns (74.720%)  route 1.115ns (25.280%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.147ns = ( 998.147 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1170_/O
                         net (fo=1, routed)           0.567   996.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.487 r  _1330_/O
                         net (fo=16, routed)          1.660   998.147    _Clk
    RAMB36_X1Y20         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.019 r  Memory.0.6.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.085    Memory.0.6.genblk1.genblk1.CAS_A
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.510 r  Memory.0.6.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.050  1002.560    DI_M[6]
    SLICE_X65Y101        FDRE                                         r  _1346_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X65Y101        FDRE                                         r  _1346_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X65Y101        FDRE (Setup_fdre_C_D)       -0.081  1004.808    _1346_
  -------------------------------------------------------------------
                         required time                       1004.808    
                         arrival time                       -1002.560    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1341_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.255ns  (logic 3.297ns (77.477%)  route 0.958ns (22.523%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.160ns = ( 998.160 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1170_/O
                         net (fo=1, routed)           0.567   996.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.487 r  _1330_/O
                         net (fo=16, routed)          1.673   998.160    _Clk
    RAMB36_X1Y18         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.032 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.097    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.522 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.893  1002.415    DI_M[1]
    SLICE_X65Y102        FDRE                                         r  _1341_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X65Y102        FDRE                                         r  _1341_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)       -0.067  1004.822    _1341_
  -------------------------------------------------------------------
                         required time                       1004.822    
                         arrival time                       -1002.415    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1347_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.115ns  (logic 3.297ns (80.119%)  route 0.818ns (19.881%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.244ns = ( 998.244 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1170_/O
                         net (fo=1, routed)           0.567   996.391    _0348_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.487 r  _1330_/O
                         net (fo=16, routed)          1.757   998.244    _Clk
    RAMB36_X2Y19         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.116 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.181    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.606 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.753  1002.359    DI_M[7]
    SLICE_X71Y101        FDRE                                         r  _1347_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X71Y101        FDRE                                         r  _1347_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X71Y101        FDRE (Setup_fdre_C_D)       -0.093  1004.796    _1347_
  -------------------------------------------------------------------
                         required time                       1004.796    
                         arrival time                       -1002.359    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 _1450_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1466_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        2.670ns  (logic 0.456ns (17.077%)  route 2.214ns (82.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.206ns = ( 995.206 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         1.631   995.206    u_cpu.clk
    SLICE_X69Y93         FDCE                                         r  _1450_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDCE (Prop_fdce_C_Q)         0.456   995.662 r  _1450_/Q
                         net (fo=2, routed)           2.214   997.876    Dsp_Reg[2]
    SLICE_X69Y102        FDRE                                         r  _1466_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X69Y102        FDRE                                         r  _1466_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)       -0.067  1004.822    _1466_
  -------------------------------------------------------------------
                         required time                       1004.822    
                         arrival time                        -997.876    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 _1432_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1473_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        2.601ns  (logic 0.518ns (19.916%)  route 2.083ns (80.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.203ns = ( 995.203 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1641_/O
                         net (fo=1, routed)           2.016   993.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1331_/O
                         net (fo=174, routed)         1.628   995.203    u_cpu.clk
    SLICE_X60Y95         FDCE                                         r  _1432_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.518   995.721 r  _1432_/Q
                         net (fo=2, routed)           2.083   997.804    Kbd_Reg[1]
    SLICE_X65Y102        FDRE                                         r  _1473_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1642_/O
                         net (fo=1, routed)           1.920  1003.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1329_/O
                         net (fo=115, routed)         1.497  1004.925    _0358_
    SLICE_X65Y102        FDRE                                         r  _1473_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.889    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)       -0.081  1004.808    _1473_
  -------------------------------------------------------------------
                         required time                       1004.808    
                         arrival time                        -997.803    
  -------------------------------------------------------------------
                         slack                                  7.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 _1449_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1465_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.520%)  route 0.664ns (82.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.565     1.461    u_cpu.clk
    SLICE_X69Y92         FDCE                                         r  _1449_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  _1449_/Q
                         net (fo=2, routed)           0.664     2.266    Dsp_Reg[1]
    SLICE_X67Y102        FDRE                                         r  _1465_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X67Y102        FDRE                                         r  _1465_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.070     2.111    _1465_
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 _1437_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1478_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.940%)  route 0.691ns (83.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.565     1.461    u_cpu.clk
    SLICE_X61Y98         FDCE                                         r  _1437_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  _1437_/Q
                         net (fo=2, routed)           0.691     2.294    Kbd_Reg[6]
    SLICE_X65Y101        FDRE                                         r  _1478_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X65Y101        FDRE                                         r  _1478_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.075     2.116    _1478_
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 _1436_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1477_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.435%)  route 0.717ns (83.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.567     1.463    u_cpu.clk
    SLICE_X64Y98         FDCE                                         r  _1436_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  _1436_/Q
                         net (fo=2, routed)           0.717     2.321    Kbd_Reg[5]
    SLICE_X71Y101        FDRE                                         r  _1477_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X71Y101        FDRE                                         r  _1477_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.076     2.117    _1477_
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 _1451_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1467_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.164ns (19.020%)  route 0.698ns (80.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.565     1.461    u_cpu.clk
    SLICE_X66Y92         FDCE                                         r  _1451_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  _1451_/Q
                         net (fo=2, routed)           0.698     2.324    Dsp_Reg[3]
    SLICE_X65Y101        FDRE                                         r  _1467_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X65Y101        FDRE                                         r  _1467_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.070     2.111    _1467_
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 _1619_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1484_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.586%)  route 0.709ns (83.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.565     1.461    u_cpu.clk
    SLICE_X67Y92         FDCE                                         r  _1619_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  _1619_/Q
                         net (fo=2, routed)           0.709     2.311    Kbd_Ctl[7]
    SLICE_X70Y100        FDRE                                         r  _1484_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X70Y100        FDRE                                         r  _1484_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.052     2.093    _1484_
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 _1434_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1475_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.156%)  route 0.732ns (83.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.563     1.459    u_cpu.clk
    SLICE_X61Y91         FDCE                                         r  _1434_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  _1434_/Q
                         net (fo=2, routed)           0.732     2.332    Kbd_Reg[3]
    SLICE_X65Y101        FDRE                                         r  _1475_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X65Y101        FDRE                                         r  _1475_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.072     2.113    _1475_
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 _1453_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1469_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.561%)  route 0.710ns (83.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.566     1.462    u_cpu.clk
    SLICE_X69Y95         FDCE                                         r  _1453_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  _1453_/Q
                         net (fo=2, routed)           0.710     2.314    Dsp_Reg[5]
    SLICE_X71Y101        FDRE                                         r  _1469_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X71Y101        FDRE                                         r  _1469_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.047     2.088    _1469_
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 _1433_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1474_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.141ns (15.889%)  route 0.746ns (84.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.566     1.462    u_cpu.clk
    SLICE_X65Y95         FDCE                                         r  _1433_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  _1433_/Q
                         net (fo=2, routed)           0.746     2.350    Kbd_Reg[2]
    SLICE_X67Y102        FDRE                                         r  _1474_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X67Y102        FDRE                                         r  _1474_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.066     2.107    _1474_
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 _1454_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1470_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.781%)  route 0.752ns (84.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.566     1.462    u_cpu.clk
    SLICE_X68Y95         FDCE                                         r  _1454_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  _1454_/Q
                         net (fo=2, routed)           0.752     2.356    Dsp_Reg[6]
    SLICE_X67Y101        FDRE                                         r  _1470_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X67Y101        FDRE                                         r  _1470_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.070     2.111    _1470_
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 _1452_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1468_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.033%)  route 0.738ns (83.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.565     1.461    u_cpu.clk
    SLICE_X69Y92         FDCE                                         r  _1452_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  _1452_/Q
                         net (fo=2, routed)           0.738     2.341    Dsp_Reg[4]
    SLICE_X71Y101        FDRE                                         r  _1468_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X71Y101        FDRE                                         r  _1468_/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.047     2.088    _1468_
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1581_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.518ns (11.731%)  route 3.898ns (88.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.898     9.649    _0382_[0]
    SLICE_X74Y99         FDCE                                         f  _1581_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.595    14.990    u_cpu.clk
    SLICE_X74Y99         FDCE                                         r  _1581_/C
                         clock pessimism              0.000    14.990    
                         clock uncertainty           -0.035    14.954    
    SLICE_X74Y99         FDCE (Recov_fdce_C_CLR)     -0.319    14.635    _1581_
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1488_/PRE
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.518ns (12.392%)  route 3.662ns (87.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.662     9.414    _0382_[0]
    SLICE_X70Y98         FDPE                                         f  _1488_/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X70Y98         FDPE                                         r  _1488_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X70Y98         FDPE (Recov_fdpe_C_PRE)     -0.361    14.508    _1488_
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1454_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.518ns (12.784%)  route 3.534ns (87.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.534     9.285    _0382_[0]
    SLICE_X68Y95         FDCE                                         f  _1454_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.509    14.904    u_cpu.clk
    SLICE_X68Y95         FDCE                                         r  _1454_/C
                         clock pessimism              0.000    14.904    
                         clock uncertainty           -0.035    14.868    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.463    _1454_
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1453_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.518ns (12.798%)  route 3.529ns (87.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.529     9.281    _0382_[0]
    SLICE_X69Y95         FDCE                                         f  _1453_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.509    14.904    u_cpu.clk
    SLICE_X69Y95         FDCE                                         r  _1453_/C
                         clock pessimism              0.000    14.904    
                         clock uncertainty           -0.035    14.868    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.463    _1453_
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1538_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.518ns (12.869%)  route 3.507ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.507     9.259    _0382_[0]
    SLICE_X53Y95         FDCE                                         f  _1538_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.501    14.896    u_cpu.clk
    SLICE_X53Y95         FDCE                                         r  _1538_/C
                         clock pessimism              0.000    14.896    
                         clock uncertainty           -0.035    14.860    
    SLICE_X53Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.455    _1538_
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1540_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.518ns (12.869%)  route 3.507ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.507     9.259    _0382_[0]
    SLICE_X53Y95         FDCE                                         f  _1540_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.501    14.896    u_cpu.clk
    SLICE_X53Y95         FDCE                                         r  _1540_/C
                         clock pessimism              0.000    14.896    
                         clock uncertainty           -0.035    14.860    
    SLICE_X53Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.455    _1540_
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1583_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.518ns (13.244%)  route 3.393ns (86.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.393     9.145    _0382_[0]
    SLICE_X69Y99         FDCE                                         f  _1583_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X69Y99         FDCE                                         r  _1583_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X69Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.464    _1583_
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1339_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.518ns (13.340%)  route 3.365ns (86.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.365     9.117    _0382_[0]
    SLICE_X69Y94         FDCE                                         f  _1339_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.509    14.904    u_cpu.clk
    SLICE_X69Y94         FDCE                                         r  _1339_/C
                         clock pessimism              0.000    14.904    
                         clock uncertainty           -0.035    14.868    
    SLICE_X69Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.463    _1339_
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1600_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.518ns (13.615%)  route 3.287ns (86.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.287     9.038    _0382_[0]
    SLICE_X67Y98         FDCE                                         f  _1600_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X67Y98         FDCE                                         r  _1600_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X67Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.464    _1600_
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1487_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.518ns (13.666%)  route 3.272ns (86.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.625     5.234    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  _1389_/Q
                         net (fo=162, routed)         3.272     9.024    _0382_[0]
    SLICE_X64Y99         FDCE                                         f  _1487_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1641_/O
                         net (fo=1, routed)           1.911    13.303    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1331_/O
                         net (fo=174, routed)         1.510    14.905    u_cpu.clk
    SLICE_X64Y99         FDCE                                         r  _1487_/C
                         clock pessimism              0.000    14.905    
                         clock uncertainty           -0.035    14.869    
    SLICE_X64Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.464    _1487_
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  5.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1534_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.451%)  route 0.433ns (72.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.433     2.087    _0382_[0]
    SLICE_X57Y94         FDCE                                         f  _1534_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.833     1.975    u_cpu.clk
    SLICE_X57Y94         FDCE                                         r  _1534_/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.035     2.010    
    SLICE_X57Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.918    _1534_
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1546_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.164ns (25.070%)  route 0.490ns (74.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.490     2.143    _0382_[0]
    SLICE_X54Y95         FDCE                                         f  _1546_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.832     1.974    u_cpu.clk
    SLICE_X54Y95         FDCE                                         r  _1546_/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.035     2.009    
    SLICE_X54Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.942    _1546_
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1548_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.164ns (25.070%)  route 0.490ns (74.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.490     2.143    _0382_[0]
    SLICE_X54Y95         FDCE                                         f  _1548_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.832     1.974    u_cpu.clk
    SLICE_X54Y95         FDCE                                         r  _1548_/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.035     2.009    
    SLICE_X54Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.942    _1548_
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1442_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.565%)  route 0.478ns (74.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.478     2.131    _0382_[0]
    SLICE_X65Y88         FDCE                                         f  _1442_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.836     1.978    u_cpu.clk
    SLICE_X65Y88         FDCE                                         r  _1442_/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X65Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.921    _1442_
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1565_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.164ns (25.070%)  route 0.490ns (74.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.490     2.143    _0382_[0]
    SLICE_X55Y95         FDCE                                         f  _1565_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.832     1.974    u_cpu.clk
    SLICE_X55Y95         FDCE                                         r  _1565_/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.035     2.009    
    SLICE_X55Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.917    _1565_
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1561_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.434%)  route 0.567ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.567     2.220    _0382_[0]
    SLICE_X57Y95         FDCE                                         f  _1561_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.833     1.975    u_cpu.clk
    SLICE_X57Y95         FDCE                                         r  _1561_/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.035     2.010    
    SLICE_X57Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.918    _1561_
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1615_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.164ns (21.587%)  route 0.596ns (78.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.596     2.249    _0382_[0]
    SLICE_X57Y97         FDCE                                         f  _1615_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.834     1.976    u_cpu.clk
    SLICE_X57Y97         FDCE                                         r  _1615_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X57Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.919    _1615_
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1579_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.164ns (21.258%)  route 0.607ns (78.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.607     2.261    _0382_[0]
    SLICE_X65Y87         FDCE                                         f  _1579_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.834     1.976    u_cpu.clk
    SLICE_X65Y87         FDCE                                         r  _1579_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X65Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.919    _1579_
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1593_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.164ns (21.139%)  route 0.612ns (78.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.612     2.265    _0382_[0]
    SLICE_X64Y87         FDCE                                         f  _1593_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.834     1.976    u_cpu.clk
    SLICE_X64Y87         FDCE                                         r  _1593_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X64Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.919    _1593_
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1563_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.164ns (20.380%)  route 0.641ns (79.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.564     1.489    _0358_
    SLICE_X54Y93         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  _1389_/Q
                         net (fo=162, routed)         0.641     2.294    _0382_[0]
    SLICE_X56Y96         FDCE                                         f  _1563_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1641_/O
                         net (fo=1, routed)           0.695     1.113    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1331_/O
                         net (fo=174, routed)         0.833     1.975    u_cpu.clk
    SLICE_X56Y96         FDCE                                         r  _1563_/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.035     2.010    
    SLICE_X56Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.943    _1563_
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.351    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1483_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1641_/O
                         net (fo=1, routed)           2.016     3.478    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1331_/O
                         net (fo=174, routed)         1.719     5.293    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1483_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.749 r  _1483_/Q
                         net (fo=2, routed)           1.671     7.420    _0313_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.950 r  _1640_/O
                         net (fo=0)                   0.000    10.950    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1483_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1641_/O
                         net (fo=1, routed)           0.640     0.871    _0349_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1331_/O
                         net (fo=174, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1483_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _1483_/Q
                         net (fo=2, routed)           0.338     1.980    _0313_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.210 r  _1640_/O
                         net (fo=0)                   0.000     3.210    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1456_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.052ns (48.308%)  route 4.336ns (51.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.634     5.243    _0358_
    SLICE_X70Y99         FDRE                                         r  _1456_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  _1456_/Q
                         net (fo=1, routed)           4.336    10.097    _0357_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    13.631 r  _1631_/O
                         net (fo=0)                   0.000    13.631    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1457_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 4.064ns (49.659%)  route 4.120ns (50.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X66Y102        FDRE                                         r  _1457_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  _1457_/Q
                         net (fo=1, routed)           4.120     9.864    _0357_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.410 r  _1632_/O
                         net (fo=0)                   0.000    13.410    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1459_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 3.995ns (48.961%)  route 4.164ns (51.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X64Y101        FDRE                                         r  _1459_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  _1459_/Q
                         net (fo=1, routed)           4.164     9.847    _0357_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    13.385 r  _1634_/O
                         net (fo=0)                   0.000    13.385    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1458_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 3.994ns (49.981%)  route 3.997ns (50.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X68Y102        FDRE                                         r  _1458_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  _1458_/Q
                         net (fo=1, routed)           3.997     9.679    _0357_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    13.218 r  _1633_/O
                         net (fo=0)                   0.000    13.218    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1460_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.682ns  (logic 4.054ns (52.766%)  route 3.629ns (47.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X70Y101        FDRE                                         r  _1460_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  _1460_/Q
                         net (fo=1, routed)           3.629     9.373    _0357_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.908 r  _1635_/O
                         net (fo=0)                   0.000    12.908    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1461_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.054ns (52.805%)  route 3.623ns (47.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X70Y101        FDRE                                         r  _1461_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  _1461_/Q
                         net (fo=1, routed)           3.623     9.367    _0357_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.903 r  _1636_/O
                         net (fo=0)                   0.000    12.903    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1463_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.050ns (53.767%)  route 3.483ns (46.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X70Y101        FDRE                                         r  _1463_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  _1463_/Q
                         net (fo=1, routed)           3.483     9.227    _0357_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    12.759 r  _1638_/O
                         net (fo=0)                   0.000    12.759    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1462_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 3.991ns (54.505%)  route 3.331ns (45.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1642_/O
                         net (fo=1, routed)           2.025     3.512    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1329_/O
                         net (fo=115, routed)         1.618     5.226    _0358_
    SLICE_X64Y101        FDRE                                         r  _1462_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  _1462_/Q
                         net (fo=1, routed)           3.331     9.014    _0357_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.549 r  _1637_/O
                         net (fo=0)                   0.000    12.549    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1462_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.377ns (55.403%)  route 1.108ns (44.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X64Y101        FDRE                                         r  _1462_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1462_/Q
                         net (fo=1, routed)           1.108     2.738    _0357_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.974 r  _1637_/O
                         net (fo=0)                   0.000     3.974    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1463_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.397ns (54.007%)  route 1.190ns (45.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X70Y101        FDRE                                         r  _1463_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  _1463_/Q
                         net (fo=1, routed)           1.190     2.842    _0357_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     4.075 r  _1638_/O
                         net (fo=0)                   0.000     4.075    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1461_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.400ns (53.711%)  route 1.207ns (46.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X70Y101        FDRE                                         r  _1461_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  _1461_/Q
                         net (fo=1, routed)           1.207     2.859    _0357_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.096 r  _1636_/O
                         net (fo=0)                   0.000     4.096    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1460_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.400ns (53.470%)  route 1.219ns (46.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X70Y101        FDRE                                         r  _1460_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  _1460_/Q
                         net (fo=1, routed)           1.219     2.871    _0357_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.107 r  _1635_/O
                         net (fo=0)                   0.000     4.107    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1458_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.380ns (49.283%)  route 1.420ns (50.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X68Y102        FDRE                                         r  _1458_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1458_/Q
                         net (fo=1, routed)           1.420     3.049    _0357_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     4.288 r  _1633_/O
                         net (fo=0)                   0.000     4.288    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1457_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.411ns (49.197%)  route 1.457ns (50.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X66Y102        FDRE                                         r  _1457_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  _1457_/Q
                         net (fo=1, routed)           1.457     3.109    _0357_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     4.356 r  _1632_/O
                         net (fo=0)                   0.000     4.356    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1456_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.960ns  (logic 1.399ns (47.280%)  route 1.560ns (52.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.569     1.494    _0358_
    SLICE_X70Y99         FDRE                                         r  _1456_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _1456_/Q
                         net (fo=1, routed)           1.560     3.218    _0357_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     4.454 r  _1631_/O
                         net (fo=0)                   0.000     4.454    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1459_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.381ns (46.222%)  route 1.606ns (53.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1642_/O
                         net (fo=1, routed)           0.644     0.899    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1329_/O
                         net (fo=115, routed)         0.563     1.488    _0358_
    SLICE_X64Y101        FDRE                                         r  _1459_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1459_/Q
                         net (fo=1, routed)           1.606     3.236    _0357_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     4.475 r  _1634_/O
                         net (fo=0)                   0.000     4.475    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1357_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.654ns  (logic 2.086ns (24.102%)  route 6.568ns (75.898%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.483     7.051    _0510_[0]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.327     7.378 r  _1307_/O
                         net (fo=8, routed)           1.277     8.654    _0307_
    SLICE_X55Y91         FDRE                                         r  _1357_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.503     4.931    _0358_
    SLICE_X55Y91         FDRE                                         r  _1357_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1355_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.365ns  (logic 2.086ns (24.935%)  route 6.279ns (75.065%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.483     7.051    _0510_[0]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.327     7.378 r  _1307_/O
                         net (fo=8, routed)           0.988     8.365    _0307_
    SLICE_X55Y93         FDRE                                         r  _1355_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.504     4.932    _0358_
    SLICE_X55Y93         FDRE                                         r  _1355_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1368_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.275ns  (logic 2.114ns (25.545%)  route 6.161ns (74.455%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.308     6.876    _0510_[0]
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.355     7.231 r  _1301_/O
                         net (fo=8, routed)           1.044     8.275    _0309_
    SLICE_X64Y89         FDRE                                         r  _1368_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.510     4.938    _0358_
    SLICE_X64Y89         FDRE                                         r  _1368_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1369_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.275ns  (logic 2.114ns (25.545%)  route 6.161ns (74.455%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.308     6.876    _0510_[0]
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.355     7.231 r  _1301_/O
                         net (fo=8, routed)           1.044     8.275    _0309_
    SLICE_X64Y89         FDRE                                         r  _1369_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.510     4.938    _0358_
    SLICE_X64Y89         FDRE                                         r  _1369_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1370_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.275ns  (logic 2.114ns (25.545%)  route 6.161ns (74.455%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.308     6.876    _0510_[0]
    SLICE_X58Y91         LUT2 (Prop_lut2_I0_O)        0.355     7.231 r  _1301_/O
                         net (fo=8, routed)           1.044     8.275    _0309_
    SLICE_X64Y89         FDRE                                         r  _1370_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.510     4.938    _0358_
    SLICE_X64Y89         FDRE                                         r  _1370_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1360_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.197ns  (logic 2.086ns (25.446%)  route 6.111ns (74.554%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.483     7.051    _0510_[0]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.327     7.378 r  _1307_/O
                         net (fo=8, routed)           0.819     8.197    _0307_
    SLICE_X56Y94         FDRE                                         r  _1360_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.505     4.933    _0358_
    SLICE_X56Y94         FDRE                                         r  _1360_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1382_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 2.114ns (25.793%)  route 6.081ns (74.207%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.483     7.051    _0510_[0]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.355     7.406 r  _1299_/O
                         net (fo=8, routed)           0.790     8.195    _0311_
    SLICE_X56Y93         FDRE                                         r  _1382_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.505     4.933    _0358_
    SLICE_X56Y93         FDRE                                         r  _1382_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1383_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 2.114ns (25.793%)  route 6.081ns (74.207%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.483     7.051    _0510_[0]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.355     7.406 r  _1299_/O
                         net (fo=8, routed)           0.790     8.195    _0311_
    SLICE_X56Y93         FDRE                                         r  _1383_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.505     4.933    _0358_
    SLICE_X56Y93         FDRE                                         r  _1383_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1386_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 2.114ns (25.793%)  route 6.081ns (74.207%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.483     7.051    _0510_[0]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.355     7.406 r  _1299_/O
                         net (fo=8, routed)           0.790     8.195    _0311_
    SLICE_X56Y93         FDRE                                         r  _1386_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.505     4.933    _0358_
    SLICE_X56Y93         FDRE                                         r  _1386_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1388_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.195ns  (logic 2.114ns (25.793%)  route 6.081ns (74.207%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _1643_/O
                         net (fo=2, routed)           2.774     4.255    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.379 r  _0794_/O
                         net (fo=10, routed)          1.035     5.414    _0499_[1]
    SLICE_X65Y99         LUT2 (Prop_lut2_I0_O)        0.154     5.568 r  _1300_/O
                         net (fo=3, routed)           1.483     7.051    _0510_[0]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.355     7.406 r  _1299_/O
                         net (fo=8, routed)           0.790     8.195    _0311_
    SLICE_X56Y93         FDRE                                         r  _1388_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1642_/O
                         net (fo=1, routed)           1.920     3.337    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1329_/O
                         net (fo=115, routed)         1.505     4.933    _0358_
    SLICE_X56Y93         FDRE                                         r  _1388_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Addr_emu[1]
                            (input port)
  Destination:            _1456_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.285ns (21.894%)  route 1.017ns (78.106%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  Addr_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Addr_emu[1]
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1621_/O
                         net (fo=11, routed)          1.017     1.258    _0490_[0]
    SLICE_X70Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.303 r  _0919_/O
                         net (fo=1, routed)           0.000     1.303    _0351_[0]
    SLICE_X70Y99         FDRE                                         r  _1456_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.841     2.012    _0358_
    SLICE_X70Y99         FDRE                                         r  _1456_/C

Slack:                    inf
  Source:                 Addr_emu[1]
                            (input port)
  Destination:            _1461_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.285ns (20.525%)  route 1.104ns (79.475%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  Addr_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Addr_emu[1]
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1621_/O
                         net (fo=11, routed)          1.104     1.345    _0490_[0]
    SLICE_X70Y101        LUT5 (Prop_lut5_I3_O)        0.045     1.390 r  _0924_/O
                         net (fo=1, routed)           0.000     1.390    _0351_[5]
    SLICE_X70Y101        FDRE                                         r  _1461_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X70Y101        FDRE                                         r  _1461_/C

Slack:                    inf
  Source:                 Addr_emu[0]
                            (input port)
  Destination:            _1460_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.301ns (21.067%)  route 1.129ns (78.933%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  Addr_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Addr_emu[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  _1620_/O
                         net (fo=10, routed)          1.129     1.385    _0497_[4]
    SLICE_X70Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.430 r  _0923_/O
                         net (fo=1, routed)           0.000     1.430    _0351_[4]
    SLICE_X70Y101        FDRE                                         r  _1460_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X70Y101        FDRE                                         r  _1460_/C

Slack:                    inf
  Source:                 Addr_emu[0]
                            (input port)
  Destination:            _1462_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.301ns (20.912%)  route 1.139ns (79.088%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  Addr_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Addr_emu[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  _1620_/O
                         net (fo=10, routed)          1.139     1.395    _0497_[4]
    SLICE_X64Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.440 r  _0925_/O
                         net (fo=1, routed)           0.000     1.440    _0351_[6]
    SLICE_X64Y101        FDRE                                         r  _1462_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X64Y101        FDRE                                         r  _1462_/C

Slack:                    inf
  Source:                 Addr_emu[0]
                            (input port)
  Destination:            _1457_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.301ns (20.838%)  route 1.144ns (79.162%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  Addr_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Addr_emu[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  _1620_/O
                         net (fo=10, routed)          1.144     1.400    _0497_[4]
    SLICE_X66Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.445 r  _0920_/O
                         net (fo=1, routed)           0.000     1.445    _0351_[1]
    SLICE_X66Y102        FDRE                                         r  _1457_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X66Y102        FDRE                                         r  _1457_/C

Slack:                    inf
  Source:                 Addr_emu[1]
                            (input port)
  Destination:            _1458_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.285ns (19.557%)  route 1.173ns (80.443%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  Addr_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Addr_emu[1]
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1621_/O
                         net (fo=11, routed)          1.173     1.413    _0490_[0]
    SLICE_X68Y102        LUT5 (Prop_lut5_I3_O)        0.045     1.458 r  _0921_/O
                         net (fo=1, routed)           0.000     1.458    _0351_[2]
    SLICE_X68Y102        FDRE                                         r  _1458_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X68Y102        FDRE                                         r  _1458_/C

Slack:                    inf
  Source:                 Addr_emu[1]
                            (input port)
  Destination:            _1463_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.285ns (19.355%)  route 1.188ns (80.645%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  Addr_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Addr_emu[1]
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1621_/O
                         net (fo=11, routed)          1.188     1.429    _0490_[0]
    SLICE_X70Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.474 r  _0926_/O
                         net (fo=1, routed)           0.000     1.474    _0351_[7]
    SLICE_X70Y101        FDRE                                         r  _1463_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X70Y101        FDRE                                         r  _1463_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1466_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.294ns (19.914%)  route 1.181ns (80.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _1643_/O
                         net (fo=2, routed)           1.054     1.303    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.348 r  _0688_/O
                         net (fo=25, routed)          0.127     1.475    _0257_
    SLICE_X69Y102        FDRE                                         r  _1466_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X69Y102        FDRE                                         r  _1466_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1465_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.294ns (19.637%)  route 1.202ns (80.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _1643_/O
                         net (fo=2, routed)           1.054     1.303    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.348 r  _0688_/O
                         net (fo=25, routed)          0.148     1.495    _0257_
    SLICE_X67Y102        FDRE                                         r  _1465_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X67Y102        FDRE                                         r  _1465_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1474_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.294ns (19.637%)  route 1.202ns (80.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _1643_/O
                         net (fo=2, routed)           1.054     1.303    _0408_[0]
    SLICE_X69Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.348 r  _0688_/O
                         net (fo=25, routed)          0.148     1.495    _0257_
    SLICE_X67Y102        FDRE                                         r  _1474_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1642_/O
                         net (fo=1, routed)           0.699     1.142    _0347_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1329_/O
                         net (fo=115, routed)         0.835     2.006    _0358_
    SLICE_X67Y102        FDRE                                         r  _1474_/C





