// Seed: 1353698563
module module_0;
  wand id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1) begin : id_5
    `define pp_6 0
    id_5 <= 1;
    id_3 <= 1;
  end
  wire id_7;
  assign id_4 = 1;
  wire id_8;
  module_0();
  wire id_9;
  tri1 id_10 = 1;
endmodule
module module_0 (
    input tri0  id_0,
    input logic id_1
);
  always @(module_2 or id_0) id_3 <= #1 id_1;
  wire id_4;
  module_0();
endmodule
