<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element audio_subsys
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element mic_if.avalon_slave
   {
      datum baseAddress
      {
         value = "67633152";
         type = "String";
      }
   }
   element seg7.avalon_slave
   {
      datum baseAddress
      {
         value = "67642144";
         type = "String";
      }
   }
   element pwm_ctrl.avalon_slave
   {
      datum baseAddress
      {
         value = "67641856";
         type = "String";
      }
   }
   element avalon_st_jtag
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element clk_100
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element data_format_adapter_0
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element key
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element led
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element master
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element mic_if
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element pwm_ctrl
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element audio_subsys.s0
   {
      datum baseAddress
      {
         value = "67641344";
         type = "String";
      }
   }
   element led.s1
   {
      datum baseAddress
      {
         value = "67642208";
         type = "String";
      }
   }
   element key.s1
   {
      datum baseAddress
      {
         value = "67642176";
         type = "String";
      }
   }
   element sw.s1
   {
      datum baseAddress
      {
         value = "67642112";
         type = "String";
      }
   }
   element seg7
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element sw
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="AUTO" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Stratix III" />
 <parameter name="deviceSpeedGrade" value="3" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1552951505257" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="audio_ext"
   internal="audio_subsys.external"
   type="conduit"
   dir="end" />
 <interface
   name="audio_if"
   internal="audio_subsys.audio"
   type="conduit"
   dir="end" />
 <interface name="clk_100" internal="clk_100.clk_in" type="clock" dir="end" />
 <interface name="clk_50" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface name="clk_audio" internal="audio_subsys.clk_audio" />
 <interface
   name="i2c_scl"
   internal="audio_subsys.i2c_scl"
   type="conduit"
   dir="end" />
 <interface
   name="i2c_sda"
   internal="audio_subsys.i2c_sda"
   type="conduit"
   dir="end" />
 <interface
   name="key"
   internal="key.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="led"
   internal="led.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="mic_if_avalon_st_pdm"
   internal="mic_if.avalon_st_pdm"
   type="conduit"
   dir="end" />
 <interface
   name="mic_if_pdm_if"
   internal="mic_if.pdm_if"
   type="conduit"
   dir="end" />
 <interface
   name="mic_if_system"
   internal="mic_if.system"
   type="conduit"
   dir="end" />
 <interface name="mic_if_test" internal="mic_if.test" type="conduit" dir="end" />
 <interface
   name="pwm_out"
   internal="pwm_ctrl.conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="reset_100"
   internal="clk_100.clk_in_reset"
   type="reset"
   dir="end" />
 <interface name="reset_50" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface name="seg7" internal="seg7.conduit_end" type="conduit" dir="end" />
 <interface name="sw" internal="sw.external_connection" type="conduit" dir="end" />
 <interface
   name="mic_if_avalon_st_fil"
   internal="mic_if.avalon_st_fil"
   type="conduit"
   dir="end" />
 <module kind="AUDIO_SUBSYS" version="1.0" enabled="1" name="audio_subsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix III" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
 </module>
 <module kind="avalon_st_jtag" version="1.0" enabled="1" name="avalon_st_jtag">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_avalon_st_jtag</parameter>
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix III" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
 </module>
 <module kind="clock_source" version="13.0" enabled="1" name="clk_100">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="clock_source" version="13.0" enabled="1" name="clk_50">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="data_format_adapter"
   version="13.0"
   enabled="1"
   name="data_format_adapter_0">
  <parameter name="generationLanguage" value="VERILOG" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inSymbolsPerBeat" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inUsePackets" value="false" />
  <parameter name="inUseReady" value="true" />
  <parameter name="moduleName" value="" />
  <parameter name="outSymbolsPerBeat" value="1" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outUseEmptyPort" value="AUTO" />
 </module>
 <module kind="altera_avalon_pio" version="13.0.1.99.2" enabled="1" name="key">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.0.1.99.2" enabled="1" name="led">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_jtag_avalon_master"
   version="13.0"
   enabled="1"
   name="master">
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix III" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
 </module>
 <module kind="mic_if" version="1.0" enabled="1" name="mic_if">
  <parameter name="NUM_CH" value="40" />
  <parameter name="NUM_TAPS" value="3840" />
  <parameter name="MAX_CICOSR" value="63" />
  <parameter name="DATA_OUT_WIDTH" value="16" />
  <parameter name="FFTPTS_WIDTH" value="11" />
  <parameter name="BF_INP_PDM" value="true" />
  <parameter name="BF_TIME" value="true" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="pwm_ctrl" version="1.0" enabled="1" name="pwm_ctrl">
  <parameter name="NUM_CH" value="2" />
  <parameter name="CNT_WIDTH" value="32" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="SEG7_IF" version="1.0" enabled="1" name="seg7">
  <parameter name="SEG7_NUM" value="6" />
  <parameter name="ADDR_WIDTH" value="3" />
  <parameter name="DEFAULT_ACTIVE" value="1" />
  <parameter name="LOW_ACTIVE" value="1" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.0.1.99.2" enabled="1" name="sw">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <connection
   kind="avalon"
   version="13.0"
   start="master.master"
   end="mic_if.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04080000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="master.master"
   end="seg7.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04082320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="master.master"
   end="pwm_ctrl.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04082200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="master.master"
   end="audio_subsys.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04082000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="13.0" start="master.master" end="led.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04082360" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="13.0" start="master.master" end="key.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04082340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="13.0" start="master.master" end="sw.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04082300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk_50.clk" end="led.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="key.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="audio_subsys.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="sw.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="master.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="clk_50.clk"
   end="avalon_st_jtag.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="clk_50.clk"
   end="data_format_adapter_0.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="mic_if.clock" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="pwm_ctrl.clock" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="seg7.clock_sink" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="master.clk_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="seg7.clock_sink_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="mic_if.reset" />
 <connection kind="reset" version="13.0" start="clk_50.clk_reset" end="led.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="audio_subsys.reset" />
 <connection kind="reset" version="13.0" start="clk_50.clk_reset" end="key.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="pwm_ctrl.reset" />
 <connection kind="reset" version="13.0" start="clk_50.clk_reset" end="sw.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="avalon_st_jtag.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="data_format_adapter_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="master.master_reset"
   end="master.clk_reset" />
 <connection
   kind="avalon_streaming"
   version="13.0"
   start="mic_if.avalon_st_aud"
   end="data_format_adapter_0.in" />
 <connection
   kind="avalon_streaming"
   version="13.0"
   start="data_format_adapter_0.out"
   end="avalon_st_jtag.avalon_st_sink" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="AUTO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
