\hypertarget{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e}{}\doxysection{LSE oscillator drive capability}
\label{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e}\index{LSE oscillator drive capability@{LSE oscillator drive capability}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga899d3b948284672b8253b9963538584d}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_gac0273a3571c9c7475ebd97e332a193f6}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga404fe7bab9c93e3547237f39c27c29f7}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga6cfd0ec70ed5626e428da0d2ed793e5c}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}}~RCC\+\_\+\+BDCR\+\_\+\+LSEDRV
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga6cfd0ec70ed5626e428da0d2ed793e5c}\label{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga6cfd0ec70ed5626e428da0d2ed793e5c}} 
\index{LSE oscillator drive capability@{LSE oscillator drive capability}!LL\_RCC\_LSEDRIVE\_HIGH@{LL\_RCC\_LSEDRIVE\_HIGH}}
\index{LL\_RCC\_LSEDRIVE\_HIGH@{LL\_RCC\_LSEDRIVE\_HIGH}!LSE oscillator drive capability@{LSE oscillator drive capability}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSEDRIVE\_HIGH}{LL\_RCC\_LSEDRIVE\_HIGH}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH~RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}

Xtal mode higher driving capability \mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga899d3b948284672b8253b9963538584d}\label{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga899d3b948284672b8253b9963538584d}} 
\index{LSE oscillator drive capability@{LSE oscillator drive capability}!LL\_RCC\_LSEDRIVE\_LOW@{LL\_RCC\_LSEDRIVE\_LOW}}
\index{LL\_RCC\_LSEDRIVE\_LOW@{LL\_RCC\_LSEDRIVE\_LOW}!LSE oscillator drive capability@{LSE oscillator drive capability}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSEDRIVE\_LOW}{LL\_RCC\_LSEDRIVE\_LOW}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW~0x00000000U}

Xtal mode lower driving capability \mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga404fe7bab9c93e3547237f39c27c29f7}\label{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga404fe7bab9c93e3547237f39c27c29f7}} 
\index{LSE oscillator drive capability@{LSE oscillator drive capability}!LL\_RCC\_LSEDRIVE\_MEDIUMHIGH@{LL\_RCC\_LSEDRIVE\_MEDIUMHIGH}}
\index{LL\_RCC\_LSEDRIVE\_MEDIUMHIGH@{LL\_RCC\_LSEDRIVE\_MEDIUMHIGH}!LSE oscillator drive capability@{LSE oscillator drive capability}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSEDRIVE\_MEDIUMHIGH}{LL\_RCC\_LSEDRIVE\_MEDIUMHIGH}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}}

Xtal mode medium high driving capability \mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_gac0273a3571c9c7475ebd97e332a193f6}\label{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_gac0273a3571c9c7475ebd97e332a193f6}} 
\index{LSE oscillator drive capability@{LSE oscillator drive capability}!LL\_RCC\_LSEDRIVE\_MEDIUMLOW@{LL\_RCC\_LSEDRIVE\_MEDIUMLOW}}
\index{LL\_RCC\_LSEDRIVE\_MEDIUMLOW@{LL\_RCC\_LSEDRIVE\_MEDIUMLOW}!LSE oscillator drive capability@{LSE oscillator drive capability}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSEDRIVE\_MEDIUMLOW}{LL\_RCC\_LSEDRIVE\_MEDIUMLOW}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}}

Xtal mode medium low driving capability 