

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19'
================================================================
* Date:           Sat Nov 19 15:44:24 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.402 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1010|     1010|  10.100 us|  10.100 us|  1010|  1010|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_232_18_VITIS_LOOP_233_19  |     1008|     1008|         2|          1|          1|  1008|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_15 = alloca i32 1"   --->   Operation 5 'alloca' 'j_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten34"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_15"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc210"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i10 %indvar_flatten34" [correlation-max-throughput/src/correlation.cpp:232]   --->   Operation 14 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.91ns)   --->   "%icmp_ln232 = icmp_eq  i10 %indvar_flatten34_load, i10 1008" [correlation-max-throughput/src/correlation.cpp:232]   --->   Operation 15 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln232 = add i10 %indvar_flatten34_load, i10 1" [correlation-max-throughput/src/correlation.cpp:232]   --->   Operation 16 'add' 'add_ln232' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %for.inc213, void %for.inc230.preheader.exitStub" [correlation-max-throughput/src/correlation.cpp:232]   --->   Operation 17 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_15_load = load i7 %j_15" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 18 'load' 'j_15_load' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_15_load, i32 6" [correlation-max-throughput/src/correlation.cpp:233]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.36ns)   --->   "%select_ln132 = select i1 %tmp, i7 0, i7 %j_15_load" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 21 'select' 'select_ln132' <Predicate = (!icmp_ln232)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln232_1 = add i6 %i_load, i6 1" [correlation-max-throughput/src/correlation.cpp:232]   --->   Operation 22 'add' 'add_ln232_1' <Predicate = (!icmp_ln232)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%select_ln132_1 = select i1 %tmp, i6 %add_ln232_1, i6 %i_load" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 23 'select' 'select_ln132_1' <Predicate = (!icmp_ln232)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln132, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln132_1, i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 25 'bitconcatenate' 'add_ln5' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i11 %add_ln5" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 26 'zext' 'zext_ln237' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln237" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 27 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%store_ln237 = store i16 0, i11 %reg_file_3_0_addr" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 28 'store' 'store_ln237' <Predicate = (!icmp_ln232)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln237" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 29 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%store_ln237 = store i16 0, i11 %reg_file_3_1_addr" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 30 'store' 'store_ln237' <Predicate = (!icmp_ln232)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln233 = add i7 %select_ln132, i7 4" [correlation-max-throughput/src/correlation.cpp:233]   --->   Operation 31 'add' 'add_ln233' <Predicate = (!icmp_ln232)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln233 = store i10 %add_ln232, i10 %indvar_flatten34" [correlation-max-throughput/src/correlation.cpp:233]   --->   Operation 32 'store' 'store_ln233' <Predicate = (!icmp_ln232)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln233 = store i6 %select_ln132_1, i6 %i" [correlation-max-throughput/src/correlation.cpp:233]   --->   Operation 33 'store' 'store_ln233' <Predicate = (!icmp_ln232)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln233 = store i7 %add_ln233, i7 %j_15" [correlation-max-throughput/src/correlation.cpp:233]   --->   Operation 34 'store' 'store_ln233' <Predicate = (!icmp_ln232)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_232_18_VITIS_LOOP_233_19_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1008, i64 1008, i64 1008"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln236 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:236]   --->   Operation 37 'specpipeline' 'specpipeline_ln236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 38 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln237 = or i5 %lshr_ln, i5 1" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 39 'or' 'or_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%add_ln237_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln132_1, i5 %or_ln237" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 40 'bitconcatenate' 'add_ln237_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln237_1 = zext i11 %add_ln237_1" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 41 'zext' 'zext_ln237_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_7 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln237_1" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 42 'getelementptr' 'reg_file_3_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln237 = store i16 0, i11 %reg_file_3_0_addr_7" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 43 'store' 'store_ln237' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_7 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln237_1" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 44 'getelementptr' 'reg_file_3_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln237 = store i16 0, i11 %reg_file_3_1_addr_7" [correlation-max-throughput/src/correlation.cpp:237]   --->   Operation 45 'store' 'store_ln237' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln233 = br void %for.inc210" [correlation-max-throughput/src/correlation.cpp:233]   --->   Operation 46 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.4ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load', correlation-max-throughput/src/correlation.cpp:132) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln232_1', correlation-max-throughput/src/correlation.cpp:232) [24]  (0.781 ns)
	'select' operation ('select_ln132_1', correlation-max-throughput/src/correlation.cpp:132) [25]  (0.384 ns)
	'getelementptr' operation ('reg_file_3_0_addr', correlation-max-throughput/src/correlation.cpp:237) [31]  (0 ns)
	'store' operation ('store_ln237', correlation-max-throughput/src/correlation.cpp:237) of constant 0 on array 'reg_file_3_0' [32]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'or' operation ('or_ln237', correlation-max-throughput/src/correlation.cpp:237) [35]  (0 ns)
	'getelementptr' operation ('reg_file_3_0_addr_7', correlation-max-throughput/src/correlation.cpp:237) [38]  (0 ns)
	'store' operation ('store_ln237', correlation-max-throughput/src/correlation.cpp:237) of constant 0 on array 'reg_file_3_0' [39]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
