{
  "metadata": {
    "file_path": "/Users/id05309/Documents/tfm/mistral/mistral-markdown/2008/FPGA Implementation of a Cellular Univariate Estimation of Distribution Algorithm and Block-Based Neural Network as an Evolvable Hardware.md",
    "filename": "FPGA Implementation of a Cellular Univariate Estimation of Distribution Algorithm and Block-Based Neural Network as an Evolvable Hardware.md",
    "title": "FPGA Implementation of a Cellular Univariate Estimation of Distribution Algorithm and Block-Based Neural Network as an Evolvable Hardware",
    "year": "2008"
  },
  "references": {
    "header": "## REFERENCES",
    "content": "[1] T. Higuchi, Y. Liu and X. Yao, \"Introduction to evolvable hardware\", Evolvable Hardware, pp. 1-17, Springer 2006.\n[2] J. F. Miller and P. Thomson, \"Aspects of digital evolution: evolvability and architecture,\" Proc. Parallel Problem Solving From Nature, Amsterdam Netherland, 1998, pp. 927-936\n[3] P. Haddow and G. Tufte, \"An evolvable hardware FPGA for adaptive hardware,\" Proc. IEEE Congress on Evolutionary Compution, San Diego, CA, 2000, pp. 533-560.\n[4] S. L. Smith, D.P. Crouch and A. M. Tyrrel, \"Evolving image processing operations for an evolvable hardware environment,\" Proc. Evolvable systems: from biology to Hardware ICES2003, 2003, pp. $332-343$.\n[5] L. Sekanina, \"Virtual reconfigurable circuits for real-world applications of evolvable hardware,\" Proc. Evolvable systems: from biology to Hardware ICES2003, 2003, pp. 332-343.\n[6] T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, H. Murakawa, I. Iajitani, E. Takahashi, K. Toda, M. Salani, N. Kajihara, and N. Oesu, \"Real-world applications of analog and digital evolvable hardware,\" IEEE Transactions on Evolutionary Computation, vol. 3, pp. 220-335, Sept. 1999.\n[7] G. Hollingworth, S. Smith, and A.M. Tyrrell, \"Safe intrinsic evolution of virtex devices,\" Proc. NASA/DoD Conference on Evolvable Hardware, July 2000, pp. 195-202.\n[8] H. Liu, J.F. Miller, and A.M. Tyrrell, \"Intrinsic Evolvable Hardware Implementation of a robust biological development model for digital systems, Proc. NASA/DoD Conference on Evolvable Hardware, July 2005, pp. 87-92.\n[9] Y. Zhang, S. L. Smith, and A. M. Tyrrell, \"Digital circuit design using intrinsic evolvable hardware,\" Proc. NASA/DoD Conference on Evolvable Hardware,July 2004, pp. 55-62.\n[10] S. Scott and A. Seth, \"HGA: A hardware-based genetic algorithm,\" Proc. ACM/SIGGA $3^{\\text {rd }}$ Int. Symp. Field-Programmable Gate Array,1995, pp. 1-12.\n[11] T. Kajitai et al, \"A gate level EHW chip: implementating ga operations and reconfigurable hardware on a single LSI,\" Proc. Int. Conf. Evolvable System, 1998, pp. 1-12.\n[12] C. Aporntewan and P. Chongstivatana, \"A hardware implementation of the compact genetic algorithm,\" Proc. IEEE Congress on Evolutionary Computation, Seoul, Korea, 2001, pp. 624-629.\n[13] J. C. Gallagher, S. Vigraham, and G. Kramer \"A family of compact genetic algorithms for intrinsic Evolvable Hardware,\" IEEE Transactions on Evolutionary Computation, vol. 8, pp. 111-126, April 2004.\n[14] Y. Jewajinda and P. Chongstivatana, \"A cooperative approach to compact genetic algorithm for evolvable hardware,\" Proc. IEEE Congress on Evolutionary Computation, 2006, pp. 624-629.\n[15] P. Larranaga and J. A. Lozano, Estimation of Distribution Algorithms: A New Tool for Evolutionary Computation, Kluwer Academic Publishers, 2001.\n[16] M. Pelikan, K. Sastry, and E. Cantu-Paz, Scalable Optimization via Probabilistic Modeling, Springer, 2006\n[17] C.W. Ahn, D.E. Goldberg, and R. Ramakhrishna, \"Multiple-deme parallel estimation of distribution algorithms: basic framework and application. In Proceedings of Parallel Processing and Applied Mathematics, PPAM 2003, LNCS 2774, pp544-551, Springer, 2004\n[18] L. DeloOssi et al., \"Improving model combination through local search in parallel univariate EDAs,\" Proc. IEEE Congress on Evolutionary Computation, 2006, vol 2, pp. 624-629.\n[19] K. Sastry, D.E. Goldberg, and X. Liora \"Towards billion-bit optimization via a parallel estimation of distribution algorithm,\" Proc. GECCO 2004, 2004, pp. 412-413.\n[20] S. W Moon and S. G. Kong, \"Block-based neural networks,\" IEEE Transaction on Neural Networks, vol 12, pp. 307-317,2001\n[21] S. Merchant et al., \"FPGA implementation of evolvable block-based neural network,\" Proc. IEEE Congress on Evolutionary Computation, 2006, vol 2, pp. 3129-3136.\n[22] M. Sipper, Evolution of parallel cellular machines: the cellular programming approach, Berlin: Springer-Verlag, 1997.\n[23] G. Harik, F. Lobo, and D. Goldberg \"The compact genetic algorithm,\" IEEE Transactions on Evolutionary Computation, vol. 3, pp. 287309, Nov. 1999.\n[24] S. Himavathi et. al, \"Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization,\" IEEE Transaction on Neural Networks, vol 18, no. 3, pp. 880-888, 2007\n[25] V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for DeepSubmicron FPGAs, Boston, Springer, 1999.\n[26] A. W. Savich et. al, \"The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study,\" IEEE Transaction on Neural Networks, vol 18, no. 1, pp. 240-252, 2007\n[27] E. Cantu-Paz, Efficient and accurate parallel genetic algorithms, Boston, MA:Kluwer Academic Publisher, 2000.",
    "references": [
      {
        "ref_id": "1",
        "text": "T. Higuchi, Y. Liu and X. Yao, \"Introduction to evolvable hardware\", Evolvable Hardware, pp. 1-17, Springer 2006."
      },
      {
        "ref_id": "2",
        "text": "J. F. Miller and P. Thomson, \"Aspects of digital evolution: evolvability and architecture,\" Proc. Parallel Problem Solving From Nature, Amsterdam Netherland, 1998, pp. 927-936"
      },
      {
        "ref_id": "3",
        "text": "P. Haddow and G. Tufte, \"An evolvable hardware FPGA for adaptive hardware,\" Proc. IEEE Congress on Evolutionary Compution, San Diego, CA, 2000, pp. 533-560."
      },
      {
        "ref_id": "4",
        "text": "S. L. Smith, D.P. Crouch and A. M. Tyrrel, \"Evolving image processing operations for an evolvable hardware environment,\" Proc. Evolvable systems: from biology to Hardware ICES2003, 2003, pp. $332-343$."
      },
      {
        "ref_id": "5",
        "text": "L. Sekanina, \"Virtual reconfigurable circuits for real-world applications of evolvable hardware,\" Proc. Evolvable systems: from biology to Hardware ICES2003, 2003, pp. 332-343."
      },
      {
        "ref_id": "6",
        "text": "T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, H. Murakawa, I. Iajitani, E. Takahashi, K. Toda, M. Salani, N. Kajihara, and N. Oesu, \"Real-world applications of analog and digital evolvable hardware,\" IEEE Transactions on Evolutionary Computation, vol. 3, pp. 220-335, Sept. 1999."
      },
      {
        "ref_id": "7",
        "text": "G. Hollingworth, S. Smith, and A.M. Tyrrell, \"Safe intrinsic evolution of virtex devices,\" Proc. NASA/DoD Conference on Evolvable Hardware, July 2000, pp. 195-202."
      },
      {
        "ref_id": "8",
        "text": "H. Liu, J.F. Miller, and A.M. Tyrrell, \"Intrinsic Evolvable Hardware Implementation of a robust biological development model for digital systems, Proc. NASA/DoD Conference on Evolvable Hardware, July 2005, pp. 87-92."
      },
      {
        "ref_id": "9",
        "text": "Y. Zhang, S. L. Smith, and A. M. Tyrrell, \"Digital circuit design using intrinsic evolvable hardware,\" Proc. NASA/DoD Conference on Evolvable Hardware,July 2004, pp. 55-62."
      },
      {
        "ref_id": "10",
        "text": "S. Scott and A. Seth, \"HGA: A hardware-based genetic algorithm,\" Proc. ACM/SIGGA $3^{\\text {rd }}$ Int. Symp. Field-Programmable Gate Array,1995, pp. 1-12."
      },
      {
        "ref_id": "11",
        "text": "T. Kajitai et al, \"A gate level EHW chip: implementating ga operations and reconfigurable hardware on a single LSI,\" Proc. Int. Conf. Evolvable System, 1998, pp. 1-12."
      },
      {
        "ref_id": "12",
        "text": "C. Aporntewan and P. Chongstivatana, \"A hardware implementation of the compact genetic algorithm,\" Proc. IEEE Congress on Evolutionary Computation, Seoul, Korea, 2001, pp. 624-629."
      },
      {
        "ref_id": "13",
        "text": "J. C. Gallagher, S. Vigraham, and G. Kramer \"A family of compact genetic algorithms for intrinsic Evolvable Hardware,\" IEEE Transactions on Evolutionary Computation, vol. 8, pp. 111-126, April 2004."
      },
      {
        "ref_id": "14",
        "text": "Y. Jewajinda and P. Chongstivatana, \"A cooperative approach to compact genetic algorithm for evolvable hardware,\" Proc. IEEE Congress on Evolutionary Computation, 2006, pp. 624-629."
      },
      {
        "ref_id": "15",
        "text": "P. Larranaga and J. A. Lozano, Estimation of Distribution Algorithms: A New Tool for Evolutionary Computation, Kluwer Academic Publishers, 2001."
      },
      {
        "ref_id": "16",
        "text": "M. Pelikan, K. Sastry, and E. Cantu-Paz, Scalable Optimization via Probabilistic Modeling, Springer, 2006"
      },
      {
        "ref_id": "17",
        "text": "C.W. Ahn, D.E. Goldberg, and R. Ramakhrishna, \"Multiple-deme parallel estimation of distribution algorithms: basic framework and application. In Proceedings of Parallel Processing and Applied Mathematics, PPAM 2003, LNCS 2774, pp544-551, Springer, 2004"
      },
      {
        "ref_id": "18",
        "text": "L. DeloOssi et al., \"Improving model combination through local search in parallel univariate EDAs,\" Proc. IEEE Congress on Evolutionary Computation, 2006, vol 2, pp. 624-629."
      },
      {
        "ref_id": "19",
        "text": "K. Sastry, D.E. Goldberg, and X. Liora \"Towards billion-bit optimization via a parallel estimation of distribution algorithm,\" Proc. GECCO 2004, 2004, pp. 412-413."
      },
      {
        "ref_id": "20",
        "text": "S. W Moon and S. G. Kong, \"Block-based neural networks,\" IEEE Transaction on Neural Networks, vol 12, pp. 307-317,2001"
      },
      {
        "ref_id": "21",
        "text": "S. Merchant et al., \"FPGA implementation of evolvable block-based neural network,\" Proc. IEEE Congress on Evolutionary Computation, 2006, vol 2, pp. 3129-3136."
      },
      {
        "ref_id": "22",
        "text": "M. Sipper, Evolution of parallel cellular machines: the cellular programming approach, Berlin: Springer-Verlag, 1997."
      },
      {
        "ref_id": "23",
        "text": "G. Harik, F. Lobo, and D. Goldberg \"The compact genetic algorithm,\" IEEE Transactions on Evolutionary Computation, vol. 3, pp. 287309, Nov. 1999."
      },
      {
        "ref_id": "24",
        "text": "S. Himavathi et. al, \"Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization,\" IEEE Transaction on Neural Networks, vol 18, no. 3, pp. 880-888, 2007"
      },
      {
        "ref_id": "25",
        "text": "V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for DeepSubmicron FPGAs, Boston, Springer, 1999."
      },
      {
        "ref_id": "26",
        "text": "A. W. Savich et. al, \"The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study,\" IEEE Transaction on Neural Networks, vol 18, no. 1, pp. 240-252, 2007"
      },
      {
        "ref_id": "27",
        "text": "E. Cantu-Paz, Efficient and accurate parallel genetic algorithms, Boston, MA:Kluwer Academic Publisher, 2000."
      }
    ],
    "reference_count": 27,
    "pattern_matched": "(?:^|\\n)#+\\s*References?\\s*\\n"
  },
  "tables": [
    {
      "table_number": "I",
      "table_title": "FPGA Hardware Resource Xilinx Virtex-5 LX50",
      "headers": [
        "Network <br> size",
        "FPGA resources for BBNN and CCGA on <br> Xilinx Vertex-5 LX50",
        "",
        ""
      ],
      "rows": [
        [
          "",
          "",
          "BBNN",
          "CCGA"
        ],
        [
          11,
          "Slice Registers <br> used Flip-Flops",
          341,
          621
        ],
        [
          "",
          "Slice LUTs <br> used as Logic",
          263,
          1932
        ],
        [
          "",
          48,
          1,
          0
        ],
        [
          "",
          "Total equivalent <br> gate count",
          4562,
          18224
        ],
        [
          "",
          "Maximum <br> Frequency",
          290,
          290
        ],
        [
          22,
          "Slice Registers <br> used Flip-Flops",
          1326,
          1642
        ],
        [
          "",
          "Slice LUTs <br> used as Logic",
          974,
          5506
        ],
        [
          "",
          48,
          3,
          0
        ],
        [
          "",
          "Total equivalent <br> gate count",
          17317,
          49204
        ],
        [
          "",
          "Maximum <br> Frequency",
          280,
          280
        ],
        [
          33,
          "Slice Registers <br> used Flip-Flops",
          3262,
          5130
        ],
        [
          "",
          "Slice LUTs <br> used as Logic",
          2300,
          16549
        ],
        [
          "",
          48,
          9,
          0
        ],
        [
          "",
          "Total equivalent <br> gate count",
          36952,
          147614
        ],
        [
          "",
          "Maximum <br> Frequency",
          270,
          270
        ]
      ],
      "row_count": 16,
      "column_count": 4
    }
  ]
}