Analysis & Synthesis report for mlp_verilog
Tue Dec 10 06:02:35 2024
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |mlp_verilog|forward_pass:inst|state
 10. State Machine - |mlp_verilog|argmax:inst1|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult792
 16. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult793
 17. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult791
 18. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult790
 19. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult789
 20. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult788
 21. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult787
 22. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult786
 23. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult785
 24. Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult784
 25. lpm_mult Parameter Settings by Entity Instance
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 10 06:02:35 2024     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; mlp_verilog                               ;
; Top-level Entity Name              ; mlp_verilog                               ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 853                                       ;
;     Total combinational functions  ; 633                                       ;
;     Dedicated logic registers      ; 339                                       ;
; Total registers                    ; 339                                       ;
; Total pins                         ; 8                                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 10                                        ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                                      ; mlp_verilog        ; mlp_verilog        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-28 processors        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+
; mlp_verilog.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.bdf           ;         ;
; NeuralNetwork.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/jiyejia/Desktop/mlp_verilog/NeuralNetwork.sv          ;         ;
; argmax.sv                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/jiyejia/Desktop/mlp_verilog/argmax.sv                 ;         ;
; image_loader.v                   ; yes             ; User Verilog HDL File              ; C:/Users/jiyejia/Desktop/mlp_verilog/image_loader.v            ;         ;
; image_0.txt                      ; yes             ; Auto-Found File                    ; C:/Users/jiyejia/Desktop/mlp_verilog/image_0.txt               ;         ;
; b1.txt                           ; yes             ; Auto-Found File                    ; C:/Users/jiyejia/Desktop/mlp_verilog/b1.txt                    ;         ;
; w1.txt                           ; yes             ; Auto-Found File                    ; C:/Users/jiyejia/Desktop/mlp_verilog/w1.txt                    ;         ;
; b2.txt                           ; yes             ; Auto-Found File                    ; C:/Users/jiyejia/Desktop/mlp_verilog/b2.txt                    ;         ;
; w2.txt                           ; yes             ; Auto-Found File                    ; C:/Users/jiyejia/Desktop/mlp_verilog/w2.txt                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                       ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/12.0/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/12.0/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_73t.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/jiyejia/Desktop/mlp_verilog/db/mult_73t.tdf           ;         ;
; db/mult_93t.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/jiyejia/Desktop/mlp_verilog/db/mult_93t.tdf           ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 853       ;
;                                             ;           ;
; Total combinational functions               ; 633       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 250       ;
;     -- 3 input functions                    ; 210       ;
;     -- <=2 input functions                  ; 173       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 406       ;
;     -- arithmetic mode                      ; 227       ;
;                                             ;           ;
; Total registers                             ; 339       ;
;     -- Dedicated logic registers            ; 339       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 8         ;
; Embedded Multiplier 9-bit elements          ; 10        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 339       ;
; Total fan-out                               ; 3258      ;
; Average fan-out                             ; 3.23      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                     ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; |mlp_verilog                       ; 633 (1)           ; 339 (0)      ; 0           ; 10           ; 10      ; 0         ; 8    ; 0            ; |mlp_verilog                                                            ;              ;
;    |argmax:inst1|                  ; 200 (200)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mlp_verilog|argmax:inst1                                               ;              ;
;    |forward_pass:inst|             ; 432 (432)         ; 279 (279)    ; 0           ; 10           ; 10      ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst                                          ;              ;
;       |lpm_mult:Mult784|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult784                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult784|mult_73t:auto_generated ;              ;
;       |lpm_mult:Mult785|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult785                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult785|mult_73t:auto_generated ;              ;
;       |lpm_mult:Mult786|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult786                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult786|mult_73t:auto_generated ;              ;
;       |lpm_mult:Mult787|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult787                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult787|mult_73t:auto_generated ;              ;
;       |lpm_mult:Mult788|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult788                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult788|mult_73t:auto_generated ;              ;
;       |lpm_mult:Mult789|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult789                         ;              ;
;          |mult_93t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult789|mult_93t:auto_generated ;              ;
;       |lpm_mult:Mult790|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult790                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult790|mult_73t:auto_generated ;              ;
;       |lpm_mult:Mult791|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult791                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult791|mult_73t:auto_generated ;              ;
;       |lpm_mult:Mult792|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult792                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult792|mult_73t:auto_generated ;              ;
;       |lpm_mult:Mult793|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult793                         ;              ;
;          |mult_73t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mlp_verilog|forward_pass:inst|lpm_mult:Mult793|mult_73t:auto_generated ;              ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 10          ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mlp_verilog|forward_pass:inst|state                                                                    ;
+---------------------+------------+---------------------+--------------+---------------------+--------------+------------+
; Name                ; state.DONE ; state.LAYER2_FINISH ; state.LAYER2 ; state.LAYER1_FINISH ; state.LAYER1 ; state.IDLE ;
+---------------------+------------+---------------------+--------------+---------------------+--------------+------------+
; state.IDLE          ; 0          ; 0                   ; 0            ; 0                   ; 0            ; 0          ;
; state.LAYER1        ; 0          ; 0                   ; 0            ; 0                   ; 1            ; 1          ;
; state.LAYER1_FINISH ; 0          ; 0                   ; 0            ; 1                   ; 0            ; 1          ;
; state.LAYER2        ; 0          ; 0                   ; 1            ; 0                   ; 0            ; 1          ;
; state.LAYER2_FINISH ; 0          ; 1                   ; 0            ; 0                   ; 0            ; 1          ;
; state.DONE          ; 1          ; 0                   ; 0            ; 0                   ; 0            ; 1          ;
+---------------------+------------+---------------------+--------------+---------------------+--------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |mlp_verilog|argmax:inst1|state                   ;
+------------------+------------+------------------+----------------+
; Name             ; state.IDLE ; state.DONE_STATE ; state.FIND_MAX ;
+------------------+------------+------------------+----------------+
; state.IDLE       ; 0          ; 0                ; 0              ;
; state.FIND_MAX   ; 1          ; 0                ; 1              ;
; state.DONE_STATE ; 1          ; 1                ; 0              ;
+------------------+------------+------------------+----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; forward_pass:inst|state~10             ; Lost fanout                                 ;
; forward_pass:inst|state~11             ; Lost fanout                                 ;
; forward_pass:inst|state~12             ; Lost fanout                                 ;
; forward_pass:inst|state~13             ; Lost fanout                                 ;
; argmax:inst1|state~9                   ; Lost fanout                                 ;
; forward_pass:inst|hidden[8][11]        ; Merged with forward_pass:inst|hidden[8][10] ;
; forward_pass:inst|hidden[8][12]        ; Merged with forward_pass:inst|hidden[8][10] ;
; forward_pass:inst|hidden[8][13]        ; Merged with forward_pass:inst|hidden[8][10] ;
; forward_pass:inst|hidden[8][14]        ; Merged with forward_pass:inst|hidden[8][10] ;
; forward_pass:inst|hidden[8][15]        ; Merged with forward_pass:inst|hidden[8][10] ;
; forward_pass:inst|hidden[8][7]         ; Merged with forward_pass:inst|hidden[8][10] ;
; forward_pass:inst|hidden[8][8]         ; Merged with forward_pass:inst|hidden[8][10] ;
; forward_pass:inst|hidden[8][9]         ; Merged with forward_pass:inst|hidden[8][10] ;
; forward_pass:inst|hidden[6][11]        ; Merged with forward_pass:inst|hidden[6][10] ;
; forward_pass:inst|hidden[6][12]        ; Merged with forward_pass:inst|hidden[6][10] ;
; forward_pass:inst|hidden[6][13]        ; Merged with forward_pass:inst|hidden[6][10] ;
; forward_pass:inst|hidden[6][14]        ; Merged with forward_pass:inst|hidden[6][10] ;
; forward_pass:inst|hidden[6][15]        ; Merged with forward_pass:inst|hidden[6][10] ;
; forward_pass:inst|hidden[6][7]         ; Merged with forward_pass:inst|hidden[6][10] ;
; forward_pass:inst|hidden[6][8]         ; Merged with forward_pass:inst|hidden[6][10] ;
; forward_pass:inst|hidden[6][9]         ; Merged with forward_pass:inst|hidden[6][10] ;
; forward_pass:inst|hidden[7][11]        ; Merged with forward_pass:inst|hidden[7][10] ;
; forward_pass:inst|hidden[7][12]        ; Merged with forward_pass:inst|hidden[7][10] ;
; forward_pass:inst|hidden[7][13]        ; Merged with forward_pass:inst|hidden[7][10] ;
; forward_pass:inst|hidden[7][14]        ; Merged with forward_pass:inst|hidden[7][10] ;
; forward_pass:inst|hidden[7][15]        ; Merged with forward_pass:inst|hidden[7][10] ;
; forward_pass:inst|hidden[7][7]         ; Merged with forward_pass:inst|hidden[7][10] ;
; forward_pass:inst|hidden[7][8]         ; Merged with forward_pass:inst|hidden[7][10] ;
; forward_pass:inst|hidden[7][9]         ; Merged with forward_pass:inst|hidden[7][10] ;
; forward_pass:inst|hidden[4][11]        ; Merged with forward_pass:inst|hidden[4][10] ;
; forward_pass:inst|hidden[4][12]        ; Merged with forward_pass:inst|hidden[4][10] ;
; forward_pass:inst|hidden[4][13]        ; Merged with forward_pass:inst|hidden[4][10] ;
; forward_pass:inst|hidden[4][14]        ; Merged with forward_pass:inst|hidden[4][10] ;
; forward_pass:inst|hidden[4][15]        ; Merged with forward_pass:inst|hidden[4][10] ;
; forward_pass:inst|hidden[4][7]         ; Merged with forward_pass:inst|hidden[4][10] ;
; forward_pass:inst|hidden[4][8]         ; Merged with forward_pass:inst|hidden[4][10] ;
; forward_pass:inst|hidden[4][9]         ; Merged with forward_pass:inst|hidden[4][10] ;
; forward_pass:inst|hidden[5][11]        ; Merged with forward_pass:inst|hidden[5][10] ;
; forward_pass:inst|hidden[5][12]        ; Merged with forward_pass:inst|hidden[5][10] ;
; forward_pass:inst|hidden[5][13]        ; Merged with forward_pass:inst|hidden[5][10] ;
; forward_pass:inst|hidden[5][14]        ; Merged with forward_pass:inst|hidden[5][10] ;
; forward_pass:inst|hidden[5][15]        ; Merged with forward_pass:inst|hidden[5][10] ;
; forward_pass:inst|hidden[5][7]         ; Merged with forward_pass:inst|hidden[5][10] ;
; forward_pass:inst|hidden[5][8]         ; Merged with forward_pass:inst|hidden[5][10] ;
; forward_pass:inst|hidden[5][9]         ; Merged with forward_pass:inst|hidden[5][10] ;
; forward_pass:inst|hidden[2][11]        ; Merged with forward_pass:inst|hidden[2][10] ;
; forward_pass:inst|hidden[2][12]        ; Merged with forward_pass:inst|hidden[2][10] ;
; forward_pass:inst|hidden[2][13]        ; Merged with forward_pass:inst|hidden[2][10] ;
; forward_pass:inst|hidden[2][14]        ; Merged with forward_pass:inst|hidden[2][10] ;
; forward_pass:inst|hidden[2][15]        ; Merged with forward_pass:inst|hidden[2][10] ;
; forward_pass:inst|hidden[2][7]         ; Merged with forward_pass:inst|hidden[2][10] ;
; forward_pass:inst|hidden[2][8]         ; Merged with forward_pass:inst|hidden[2][10] ;
; forward_pass:inst|hidden[2][9]         ; Merged with forward_pass:inst|hidden[2][10] ;
; forward_pass:inst|hidden[3][11]        ; Merged with forward_pass:inst|hidden[3][10] ;
; forward_pass:inst|hidden[3][12]        ; Merged with forward_pass:inst|hidden[3][10] ;
; forward_pass:inst|hidden[3][13]        ; Merged with forward_pass:inst|hidden[3][10] ;
; forward_pass:inst|hidden[3][14]        ; Merged with forward_pass:inst|hidden[3][10] ;
; forward_pass:inst|hidden[3][15]        ; Merged with forward_pass:inst|hidden[3][10] ;
; forward_pass:inst|hidden[3][7]         ; Merged with forward_pass:inst|hidden[3][10] ;
; forward_pass:inst|hidden[3][8]         ; Merged with forward_pass:inst|hidden[3][10] ;
; forward_pass:inst|hidden[3][9]         ; Merged with forward_pass:inst|hidden[3][10] ;
; forward_pass:inst|hidden[0][11]        ; Merged with forward_pass:inst|hidden[0][10] ;
; forward_pass:inst|hidden[0][12]        ; Merged with forward_pass:inst|hidden[0][10] ;
; forward_pass:inst|hidden[0][13]        ; Merged with forward_pass:inst|hidden[0][10] ;
; forward_pass:inst|hidden[0][14]        ; Merged with forward_pass:inst|hidden[0][10] ;
; forward_pass:inst|hidden[0][15]        ; Merged with forward_pass:inst|hidden[0][10] ;
; forward_pass:inst|hidden[0][7]         ; Merged with forward_pass:inst|hidden[0][10] ;
; forward_pass:inst|hidden[0][8]         ; Merged with forward_pass:inst|hidden[0][10] ;
; forward_pass:inst|hidden[0][9]         ; Merged with forward_pass:inst|hidden[0][10] ;
; forward_pass:inst|hidden[1][11]        ; Merged with forward_pass:inst|hidden[1][10] ;
; forward_pass:inst|hidden[1][12]        ; Merged with forward_pass:inst|hidden[1][10] ;
; forward_pass:inst|hidden[1][13]        ; Merged with forward_pass:inst|hidden[1][10] ;
; forward_pass:inst|hidden[1][14]        ; Merged with forward_pass:inst|hidden[1][10] ;
; forward_pass:inst|hidden[1][15]        ; Merged with forward_pass:inst|hidden[1][10] ;
; forward_pass:inst|hidden[1][7]         ; Merged with forward_pass:inst|hidden[1][10] ;
; forward_pass:inst|hidden[1][8]         ; Merged with forward_pass:inst|hidden[1][10] ;
; forward_pass:inst|hidden[1][9]         ; Merged with forward_pass:inst|hidden[1][10] ;
; forward_pass:inst|hidden[9][11]        ; Merged with forward_pass:inst|hidden[9][10] ;
; forward_pass:inst|hidden[9][12]        ; Merged with forward_pass:inst|hidden[9][10] ;
; forward_pass:inst|hidden[9][13]        ; Merged with forward_pass:inst|hidden[9][10] ;
; forward_pass:inst|hidden[9][14]        ; Merged with forward_pass:inst|hidden[9][10] ;
; forward_pass:inst|hidden[9][15]        ; Merged with forward_pass:inst|hidden[9][10] ;
; forward_pass:inst|hidden[9][7]         ; Merged with forward_pass:inst|hidden[9][10] ;
; forward_pass:inst|hidden[9][8]         ; Merged with forward_pass:inst|hidden[9][10] ;
; forward_pass:inst|hidden[9][9]         ; Merged with forward_pass:inst|hidden[9][10] ;
; Total Number of Removed Registers = 85 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 339   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 327   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; forward_pass:inst|i[1]                 ; 106     ;
; forward_pass:inst|i[3]                 ; 92      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                 ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |mlp_verilog|argmax:inst1|i[8]             ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |mlp_verilog|argmax:inst1|current_index[0] ;                            ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; |mlp_verilog|argmax:inst1|current_max[8]   ;                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; |mlp_verilog|forward_pass:inst|i[22]       ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |mlp_verilog|forward_pass:inst|i[1]        ;                            ;
; 32:1               ; 16 bits   ; 336 LEs       ; 112 LEs              ; 224 LEs                ; |mlp_verilog|argmax:inst1|Mux0             ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |mlp_verilog|forward_pass:inst|Selector33  ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |mlp_verilog|forward_pass:inst|Selector37  ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; |mlp_verilog|forward_pass:inst|Selector36  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult792 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult793 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult791 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult790 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult789 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_93t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult788 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult787 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult786 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult785 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: forward_pass:inst|lpm_mult:Mult784 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 10                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult792 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult793 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult791 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult790 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult789 ;
;     -- LPM_WIDTHA                     ; 9                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 17                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult788 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult787 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult786 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult785 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; forward_pass:inst|lpm_mult:Mult784 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Tue Dec 10 06:02:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mlp_verilog -c mlp_verilog
Info (20030): Parallel compilation is enabled and will use 16 of the 28 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mlp_verilog.bdf
    Info (12023): Found entity 1: mlp_verilog
Info (12021): Found 1 design units, including 1 entities, in source file neuralnetwork.sv
    Info (12023): Found entity 1: forward_pass
Info (12021): Found 1 design units, including 1 entities, in source file argmax.sv
    Info (12023): Found entity 1: argmax
Info (12021): Found 1 design units, including 1 entities, in source file image_loader.v
    Info (12023): Found entity 1: image_loader
Info (12127): Elaborating entity "mlp_verilog" for the top level hierarchy
Info (12128): Elaborating entity "argmax" for hierarchy "argmax:inst1"
Warning (10230): Verilog HDL assignment warning at argmax.sv(39): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "forward_pass" for hierarchy "forward_pass:inst"
Warning (10030): Net "b1.data_a" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "b1.waddr_a" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "b2.data_a" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "b2.waddr_a" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "b1.we_a" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "b2.we_a" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "W1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "W2" into its bus
Info (12128): Elaborating entity "image_loader" for hierarchy "image_loader:inst2"
Warning (10850): Verilog HDL warning at image_loader.v(9): number of words (28) in memory file does not match the number of elements in the address range [0:0]
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "forward_pass:inst|b2" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "forward_pass:inst|b1" is uninferred due to inappropriate RAM size
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File "C:/Users/jiyejia/Desktop/mlp_verilog/db/mlp_verilog.ram1_forward_pass_76e74bdd.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File "C:/Users/jiyejia/Desktop/mlp_verilog/db/mlp_verilog.ram0_forward_pass_76e74bdd.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult792"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult793"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult791"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult790"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult789"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult788"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult787"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult786"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult785"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "forward_pass:inst|Mult784"
Info (12130): Elaborated megafunction instantiation "forward_pass:inst|lpm_mult:Mult792"
Info (12133): Instantiated megafunction "forward_pass:inst|lpm_mult:Mult792" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_73t.tdf
    Info (12023): Found entity 1: mult_73t
Info (12130): Elaborated megafunction instantiation "forward_pass:inst|lpm_mult:Mult789"
Info (12133): Instantiated megafunction "forward_pass:inst|lpm_mult:Mult789" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_93t.tdf
    Info (12023): Found entity 1: mult_93t
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 897 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 879 logic cells
    Info (21062): Implemented 10 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4654 megabytes
    Info: Processing ended: Tue Dec 10 06:02:35 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jiyejia/Desktop/mlp_verilog/mlp_verilog.map.smsg.


