# Design: Design serial already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Top-level unit(s) detected:
# Entity => serial
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:40, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:40, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+serial serial serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5398 kB (elbread=427 elab2=4832 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:41, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:42, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:42, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_serial
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+serial_tb serial_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:43, 22 April, 2022
#  Simulation has been initialized
run
endsim
# KERNEL: stopped at time: 151553340 ns
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:43, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/sequence/serial/src/wave.asdb'.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:44, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:44, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+serial serial serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5398 kB (elbread=427 elab2=4832 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:45, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+serial serial serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5398 kB (elbread=427 elab2=4832 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:47, 22 April, 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# Error: Aldec simulator executable not found.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+serial_tb serial_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:49, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:50, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:50, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:50, 22 April, 2022
#  Simulation has been initialized
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:50, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:51, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:51, 22 April, 2022
#  Simulation has been initialized
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+serial_tb serial_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:51, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+serial_tb serial_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:51, 22 April, 2022
#  Simulation has been initialized
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+serial serial serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5398 kB (elbread=427 elab2=4832 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:51, 22 April, 2022
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+serial serial serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5398 kB (elbread=427 elab2=4832 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:51, 22 April, 2022
#  Simulation has been initialized
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:52, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:52, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:52, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:52, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:53, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 335947715 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0071: TestBench/serial_TB.vhd : (40, 8): Operator "<=" is not defined for such operands.
# Error: COMP96_0077: TestBench/serial_TB.vhd : (39, 12): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  16:58, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0071: TestBench/serial_TB.vhd : (40, 8): Operator "<=" is not defined for such operands.
# Error: COMP96_0077: TestBench/serial_TB.vhd : (39, 12): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
# Error: DO_001 in file d:\my_designs\sequence\serial\src\TestBench\serial_TB_runtest.do line 3
# Error: Cannot run d:\my_designs\sequence\serial\src\TestBench\serial_TB_runtest.do
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0077: TestBench/serial_TB.vhd : (39, 12): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Error: COMP96_0010: TestBench/serial_TB.vhd : (39, 12): Invalid literal.
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0029: TestBench/serial_TB.vhd : (39, 12): Expression expected.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0077: TestBench/serial_TB.vhd : (39, 12): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Warning: DAGGEN_0001: TestBench/serial_TB.vhd : (31, 0): Process without explicit or implicit wait statement - possible infinite loop.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:07, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 51981656 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:08, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 16914820 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:14, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 54634655 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:19, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 62403325 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0015: TestBench/serial_TB.vhd : (41, 9): '<=' expected.
# Error: COMP96_0015: TestBench/serial_TB.vhd : (44, 9): '<=' expected.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0015: TestBench/serial_TB.vhd : (42, 3): ';' expected.
# Error: COMP96_0015: TestBench/serial_TB.vhd : (45, 3): ';' expected.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:27, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:27, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:28, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 67545555 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:31, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 31398105 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:33, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 36735350 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:36, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 44098960 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4835 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:40, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 84612420 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:42, 22 April, 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:43, 22 April, 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:43, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:43, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:43, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 136814950 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4835 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:47, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 52811290 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4835 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:48, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 77272890 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4835 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:48, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 61312450 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4835 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:52, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 68406600 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4835 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  17:55, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 34313090 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:00, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:01, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:01, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Error: COMP96_0010: TestBench/serial_TB.vhd : (36, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (39, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (41, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (43, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (45, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (47, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (49, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (51, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (53, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (55, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (57, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (59, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (61, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (63, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (65, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (67, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (69, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (71, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (73, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (75, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (77, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (79, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (81, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (83, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (85, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (88, 14): Invalid literal.
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0049: TestBench/serial_TB.vhd : (36, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (39, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (41, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (43, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (45, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (47, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (49, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (51, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (53, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (55, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (57, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (59, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (61, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (63, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (65, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (67, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (69, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (71, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (73, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (75, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (77, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (79, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (81, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (83, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (85, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (88, 14): Syntax error in expression.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 52 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Error: COMP96_0010: TestBench/serial_TB.vhd : (36, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (39, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (41, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (43, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (45, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (47, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (49, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (51, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (53, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (55, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (57, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (59, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (61, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (63, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (65, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (67, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (69, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (71, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (73, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (75, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (77, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (79, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (81, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (83, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (85, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (88, 14): Invalid literal.
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0049: TestBench/serial_TB.vhd : (36, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (39, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (41, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (43, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (45, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (47, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (49, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (51, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (53, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (55, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (57, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (59, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (61, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (63, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (65, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (67, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (69, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (71, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (73, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (75, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (77, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (79, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (81, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (83, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (85, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (88, 14): Syntax error in expression.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 52 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Error: COMP96_0010: TestBench/serial_TB.vhd : (39, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (41, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (43, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (45, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (47, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (49, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (51, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (53, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (55, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (57, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (59, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (61, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (63, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (65, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (67, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (69, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (71, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (73, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (75, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (77, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (79, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (81, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (83, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (85, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (88, 14): Invalid literal.
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0049: TestBench/serial_TB.vhd : (39, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (41, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (43, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (45, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (47, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (49, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (51, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (53, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (55, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (57, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (59, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (61, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (63, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (65, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (67, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (69, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (71, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (73, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (75, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (77, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (79, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (81, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (83, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (85, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (88, 14): Syntax error in expression.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 50 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Error: COMP96_0010: TestBench/serial_TB.vhd : (39, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (41, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (43, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (45, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (47, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (49, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (51, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (53, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (55, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (57, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (59, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (61, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (63, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (65, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (67, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (69, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (71, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (73, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (75, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (77, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (79, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (81, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (83, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (85, 14): Invalid literal.
# Error: COMP96_0010: TestBench/serial_TB.vhd : (88, 14): Invalid literal.
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0049: TestBench/serial_TB.vhd : (39, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (41, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (43, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (45, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (47, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (49, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (51, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (53, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (55, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (57, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (59, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (61, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (63, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (65, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (67, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (69, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (71, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (73, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (75, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (77, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (79, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (81, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (83, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (85, 14): Syntax error in expression.
# Error: COMP96_0049: TestBench/serial_TB.vhd : (88, 14): Syntax error in expression.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 50 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:05, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:13, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:15, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:18, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:20, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0078: TestBench/serial_TB.vhd : (34, 28): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (34, 28): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (34, 28): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (35, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (35, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (35, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (42, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (42, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (42, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (44, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (44, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (44, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (46, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (46, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (46, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (48, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (48, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (48, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (50, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (50, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (50, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (52, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (52, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (52, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (54, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (54, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (54, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (56, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (56, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (56, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (58, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (58, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (58, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (60, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (60, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (60, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (62, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (62, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (62, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (64, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (64, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (64, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (66, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (66, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (66, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (68, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (68, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (68, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (71, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (71, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (71, 12): Time expression expected.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 51 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0078: TestBench/serial_TB.vhd : (35, 28): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (35, 28): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (35, 28): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (36, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (36, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (36, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (43, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (43, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (43, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (45, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (45, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (45, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (47, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (47, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (47, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (49, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (49, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (49, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (51, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (51, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (51, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (53, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (53, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (53, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (55, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (55, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (55, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (57, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (57, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (57, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (59, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (59, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (59, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (61, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (61, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (61, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (63, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (63, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (63, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (65, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (65, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (65, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (67, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (67, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (67, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (69, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (69, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (69, 12): Time expression expected.
# Error: COMP96_0078: TestBench/serial_TB.vhd : (72, 12): Unknown identifier "t".
# Error: COMP96_0133: TestBench/serial_TB.vhd : (72, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/serial_TB.vhd : (72, 12): Time expression expected.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 51 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:26, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 342482650 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:27, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:28, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:28, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:28, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Error: COMP96_0077: TestBench/serial_TB.vhd : (16, 26): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0077: TestBench/serial_TB.vhd : (17, 30): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0077: TestBench/serial_TB.vhd : (18, 30): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:30, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 33415135 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:34, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 18561744 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:35, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:35, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:35, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 66477635 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:36, 22 April, 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:36, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 25815895 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:37, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 72087950 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:40, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 38402718 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:43, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 27471630 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:44, 22 April, 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:45, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 16957925 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:46, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 77253690 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:47, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 58107640 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:48, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 32056600 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:50, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 29189240 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4835 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:51, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 46218020 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4835 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:53, 22 April, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 31084550 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  18:57, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 41093350 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  19:07, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 47566770 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  19:09, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 45687360 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  19:12, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 37366400 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  19:14, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 37804220 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_serial testbench_for_serial
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  19:15, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 33367010 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  19:19, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 71925525 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Error: COMP96_0143: serial.vhd : (18, 4): Object "reset" cannot be written.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Error: COMP96_0143: serial.vhd : (18, 4): Object "reset" cannot be written.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_serial
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Architecture "serial" of Entity "serial"
# Error: COMP96_0143: serial.vhd : (18, 4): Object "reset" cannot be written.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile failure 1 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  19:29, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 60417285 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  19:31, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 26358450 ns
# VSIM: Simulation has finished.
# Waveform file 'd:/my_designs/sequence/serial/src/untitled.awc' connected to 'd:/my_designs/sequence/serial/src/untitled.asdb'.
# Adding file d:\my_designs\sequence\serial\src\untitled.asdb ... Done
# Adding file d:\my_designs\sequence\serial\src\untitled.awc ... Done
# Adding file d:\my_designs\sequence\serial\src\untitled.awc ... Done
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  20:01, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 24049670 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  20:04, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 32133935 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  20:04, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 27025670 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  20:07, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 39667235 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work serial -2002  $dsn/src/serial.vhd $dsn/src/TestBench/serial_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\serial.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/serial.vhd
# Compile Entity "serial"
# Compile Architecture "serial" of Entity "serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\serial_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:/my_designs/sequence/serial/src/TestBench/serial_TB.vhd
# Compile Entity "serial_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "serial_tb"
# Compile Configuration "TESTBENCH_FOR_serial"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_serial 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5403 kB (elbread=427 elab2=4837 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location d:\my_designs\sequence\serial\src\wave.asdb
#  20:10, 22 April, 2022
#  Simulation has been initialized
wave 
wave -noreg D
wave -noreg reset
wave -noreg clock
wave -noreg Q
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\serial_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_serial 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/my_designs/sequence/serial/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 36012785 ns
# VSIM: Simulation has finished.
