

================================================================
== Vitis HLS Report for 'tx_app_table'
================================================================
* Date:           Sat Mar 18 14:39:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.619 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       51|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        6|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      106|    -|
|Register             |        -|     -|       71|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        6|     0|       71|      157|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |app_table_ackd_V_U        |tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   18|     1|        18000|
    |app_table_mempt_V_U       |tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   18|     1|        18000|
    |app_table_min_window_V_U  |tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1000|   18|     1|        18000|
    +--------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                             |        6|  0|   0|    0|  3000|   54|     3|        54000|
    +--------------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln229_fu_224_p2               |         +|   0|  0|  25|          18|           2|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_132                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_171                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_205                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op28_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op59_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_162_nbreadreq_fu_72_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_58_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  51|          31|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done                          |   9|          2|    1|          2|
    |app_table_ackd_V_address0        |  14|          3|   10|         30|
    |app_table_ackd_V_d0              |  14|          3|   18|         54|
    |app_table_mempt_V_address0       |  14|          3|   10|         30|
    |app_table_mempt_V_d0             |  14|          3|   18|         54|
    |app_table_min_window_V_address0  |  14|          3|   10|         30|
    |txApp2txSar_upd_req_blk_n        |   9|          2|    1|          2|
    |txSar2txApp_ack_push_blk_n       |   9|          2|    1|          2|
    |txSar2txApp_upd_rsp_blk_n        |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 106|         23|   70|        206|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ackPush_ackd_V_reg_251           |  18|   0|   18|          0|
    |ackPush_init_V_reg_263           |   1|   0|    1|          0|
    |ackPush_min_window_V_reg_258     |  18|   0|   18|          0|
    |ackPush_sessionID_V_reg_246      |  10|   0|   10|          0|
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |tmp_i_162_reg_267                |   1|   0|    1|          0|
    |tmp_i_reg_242                    |   1|   0|    1|          0|
    |tmp_i_reg_242_pp0_iter1_reg      |   1|   0|    1|          0|
    |txAppUpdate_sessionID_V_reg_271  |  16|   0|   16|          0|
    |txAppUpdate_write_reg_276        |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  71|   0|   71|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|          tx_app_table|  return value|
|txSar2txApp_ack_push_dout     |   in|   53|     ap_fifo|  txSar2txApp_ack_push|       pointer|
|txSar2txApp_ack_push_empty_n  |   in|    1|     ap_fifo|  txSar2txApp_ack_push|       pointer|
|txSar2txApp_ack_push_read     |  out|    1|     ap_fifo|  txSar2txApp_ack_push|       pointer|
|txApp2txSar_upd_req_dout      |   in|   35|     ap_fifo|   txApp2txSar_upd_req|       pointer|
|txApp2txSar_upd_req_empty_n   |   in|    1|     ap_fifo|   txApp2txSar_upd_req|       pointer|
|txApp2txSar_upd_req_read      |  out|    1|     ap_fifo|   txApp2txSar_upd_req|       pointer|
|txSar2txApp_upd_rsp_din       |  out|   70|     ap_fifo|   txSar2txApp_upd_rsp|       pointer|
|txSar2txApp_upd_rsp_full_n    |   in|    1|     ap_fifo|   txSar2txApp_upd_rsp|       pointer|
|txSar2txApp_upd_rsp_write     |  out|    1|     ap_fifo|   txSar2txApp_upd_rsp|       pointer|
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i53P0A, i53 %txSar2txApp_ack_push, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 53> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:147]   --->   Operation 18 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tx_app_table.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%txSar2txApp_ack_push_read = read i53 @_ssdm_op_Read.ap_fifo.volatile.i53P0A, i53 %txSar2txApp_ack_push" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'txSar2txApp_ack_push_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 53> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ackPush_sessionID_V = trunc i53 %txSar2txApp_ack_push_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'trunc' 'ackPush_sessionID_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ackPush_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i53.i32.i32, i53 %txSar2txApp_ack_push_read, i32 16, i32 33" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'partselect' 'ackPush_ackd_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ackPush_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i53.i32.i32, i53 %txSar2txApp_ack_push_read, i32 34, i32 51" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'partselect' 'ackPush_min_window_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ackPush_init_V = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %txSar2txApp_ack_push_read, i32 52" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'bitselect' 'ackPush_init_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %ackPush_init_V, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:150]   --->   Operation 25 'br' 'br_ln150' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_162 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i35P0A, i35 %txApp2txSar_upd_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 26 'nbreadreq' 'tmp_i_162' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp_i_162, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:167]   --->   Operation 27 'br' 'br_ln167' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%txApp2txSar_upd_req_read = read i35 @_ssdm_op_Read.ap_fifo.volatile.i35P0A, i35 %txApp2txSar_upd_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'read' 'txApp2txSar_upd_req_read' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%txAppUpdate_sessionID_V = trunc i35 %txApp2txSar_upd_req_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'trunc' 'txAppUpdate_sessionID_V' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%txAppUpdate_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i35.i32.i32, i35 %txApp2txSar_upd_req_read, i32 16, i32 33" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'partselect' 'txAppUpdate_mempt_V' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%txAppUpdate_write = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %txApp2txSar_upd_req_read, i32 34" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'bitselect' 'txAppUpdate_write' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i16 %txAppUpdate_sessionID_V"   --->   Operation 32 'zext' 'zext_ln587_3' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%app_table_mempt_V_addr_1 = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173]   --->   Operation 33 'getelementptr' 'app_table_mempt_V_addr_1' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %txAppUpdate_write, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:171]   --->   Operation 34 'br' 'br_ln171' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%app_table_ackd_V_addr_1 = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 35 'getelementptr' 'app_table_ackd_V_addr_1' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.20ns)   --->   "%app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 36 'load' 'app_table_ackd_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 37 [2/2] (1.20ns)   --->   "%app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 37 'load' 'app_table_mempt_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%app_table_min_window_V_addr_1 = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 38 'getelementptr' 'app_table_min_window_V_addr_1' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.20ns)   --->   "%app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 39 'load' 'app_table_min_window_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 40 [1/1] (1.20ns)   --->   "%store_ln173 = store i18 %txAppUpdate_mempt_V, i10 %app_table_mempt_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173]   --->   Operation 40 'store' 'store_ln173' <Predicate = (!tmp_i & tmp_i_162 & txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln174 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:174]   --->   Operation 41 'br' 'br_ln174' <Predicate = (!tmp_i & tmp_i_162 & txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln183 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:183]   --->   Operation 42 'br' 'br_ln183' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i10 %ackPush_sessionID_V"   --->   Operation 43 'zext' 'zext_ln587' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%app_table_ackd_V_addr = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:153]   --->   Operation 44 'getelementptr' 'app_table_ackd_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%app_table_min_window_V_addr = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:156]   --->   Operation 45 'getelementptr' 'app_table_min_window_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.20ns)   --->   "%store_ln161 = store i18 %ackPush_ackd_V, i10 %app_table_ackd_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:161]   --->   Operation 46 'store' 'store_ln161' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.79ns)   --->   "%add_ln229 = add i18 %ackPush_ackd_V, i18 262143"   --->   Operation 48 'add' 'add_ln229' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.20ns)   --->   "%store_ln153 = store i18 %add_ln229, i10 %app_table_ackd_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:153]   --->   Operation 49 'store' 'store_ln153' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%app_table_mempt_V_addr = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:154]   --->   Operation 50 'getelementptr' 'app_table_mempt_V_addr' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln154 = store i18 %ackPush_ackd_V, i10 %app_table_mempt_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:154]   --->   Operation 51 'store' 'store_ln154' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln158 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:158]   --->   Operation 52 'br' 'br_ln158' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.20ns)   --->   "%store_ln156 = store i18 %ackPush_min_window_V, i10 %app_table_min_window_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:156]   --->   Operation 53 'store' 'store_ln156' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln166 = br void %tx_app_table.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:166]   --->   Operation 54 'br' 'br_ln166' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 55 [1/2] (1.20ns)   --->   "%app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 55 'load' 'app_table_ackd_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 56 [1/2] (1.20ns)   --->   "%app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 56 'load' 'app_table_mempt_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 57 [1/2] (1.20ns)   --->   "%app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 57 'load' 'app_table_min_window_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i18.i18.i18.i16, i18 %app_table_min_window_V_load, i18 %app_table_mempt_V_load, i18 %app_table_ackd_V_load, i16 %txAppUpdate_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'bitconcatenate' 'p_s' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i70P0A, i70 %txSar2txApp_upd_rsp, i70 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 64> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ txSar2txApp_ack_push]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ app_table_ackd_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ app_table_mempt_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ app_table_min_window_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ txApp2txSar_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txSar2txApp_upd_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specpipeline_ln135            (specpipeline  ) [ 0000]
tmp_i                         (nbreadreq     ) [ 0111]
br_ln147                      (br            ) [ 0000]
br_ln0                        (br            ) [ 0000]
txSar2txApp_ack_push_read     (read          ) [ 0000]
ackPush_sessionID_V           (trunc         ) [ 0110]
ackPush_ackd_V                (partselect    ) [ 0110]
ackPush_min_window_V          (partselect    ) [ 0110]
ackPush_init_V                (bitselect     ) [ 0110]
br_ln150                      (br            ) [ 0000]
tmp_i_162                     (nbreadreq     ) [ 0111]
br_ln167                      (br            ) [ 0000]
txApp2txSar_upd_req_read      (read          ) [ 0000]
txAppUpdate_sessionID_V       (trunc         ) [ 0101]
txAppUpdate_mempt_V           (partselect    ) [ 0000]
txAppUpdate_write             (bitselect     ) [ 0111]
zext_ln587_3                  (zext          ) [ 0000]
app_table_mempt_V_addr_1      (getelementptr ) [ 0101]
br_ln171                      (br            ) [ 0000]
app_table_ackd_V_addr_1       (getelementptr ) [ 0101]
app_table_min_window_V_addr_1 (getelementptr ) [ 0101]
store_ln173                   (store         ) [ 0000]
br_ln174                      (br            ) [ 0000]
br_ln183                      (br            ) [ 0000]
zext_ln587                    (zext          ) [ 0000]
app_table_ackd_V_addr         (getelementptr ) [ 0000]
app_table_min_window_V_addr   (getelementptr ) [ 0000]
store_ln161                   (store         ) [ 0000]
br_ln0                        (br            ) [ 0000]
add_ln229                     (add           ) [ 0000]
store_ln153                   (store         ) [ 0000]
app_table_mempt_V_addr        (getelementptr ) [ 0000]
store_ln154                   (store         ) [ 0000]
br_ln158                      (br            ) [ 0000]
store_ln156                   (store         ) [ 0000]
br_ln166                      (br            ) [ 0000]
app_table_ackd_V_load         (load          ) [ 0000]
app_table_mempt_V_load        (load          ) [ 0000]
app_table_min_window_V_load   (load          ) [ 0000]
p_s                           (bitconcatenate) [ 0000]
write_ln173                   (write         ) [ 0000]
br_ln0                        (br            ) [ 0000]
ret_ln0                       (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="txSar2txApp_ack_push">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txSar2txApp_ack_push"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="app_table_ackd_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_table_ackd_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="app_table_mempt_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_table_mempt_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="app_table_min_window_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_table_min_window_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txApp2txSar_upd_req">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2txSar_upd_req"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txSar2txApp_upd_rsp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txSar2txApp_upd_rsp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i53P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i53P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i53.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i53.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i70.i18.i18.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i70P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_i_nbreadreq_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="53" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="txSar2txApp_ack_push_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="53" slack="0"/>
<pin id="68" dir="0" index="1" bw="53" slack="0"/>
<pin id="69" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txSar2txApp_ack_push_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_i_162_nbreadreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="35" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_162/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="txApp2txSar_upd_req_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="35" slack="0"/>
<pin id="82" dir="0" index="1" bw="35" slack="0"/>
<pin id="83" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp2txSar_upd_req_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln173_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="70" slack="0"/>
<pin id="89" dir="0" index="2" bw="70" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="app_table_mempt_V_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="18" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="16" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_mempt_V_addr_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="app_table_ackd_V_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_ackd_V_addr_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="18" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="app_table_ackd_V_load/2 store_ln161/2 store_ln153/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="18" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="app_table_mempt_V_load/2 store_ln173/2 store_ln154/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="app_table_min_window_V_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="18" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="16" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_min_window_V_addr_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="18" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="app_table_min_window_V_load/2 store_ln156/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="app_table_ackd_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_ackd_V_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="app_table_min_window_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="18" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_min_window_V_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="app_table_mempt_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="18" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="app_table_mempt_V_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ackPush_sessionID_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="53" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ackPush_sessionID_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ackPush_ackd_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="18" slack="0"/>
<pin id="162" dir="0" index="1" bw="53" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ackPush_ackd_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ackPush_min_window_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="18" slack="0"/>
<pin id="172" dir="0" index="1" bw="53" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="0" index="3" bw="7" slack="0"/>
<pin id="175" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ackPush_min_window_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ackPush_init_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="53" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ackPush_init_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="txAppUpdate_sessionID_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="35" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="txAppUpdate_sessionID_V/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="txAppUpdate_mempt_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="35" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="7" slack="0"/>
<pin id="197" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="txAppUpdate_mempt_V/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="txAppUpdate_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="35" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="txAppUpdate_write/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln587_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_3/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln587_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln229_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="1"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="70" slack="0"/>
<pin id="232" dir="0" index="1" bw="18" slack="0"/>
<pin id="233" dir="0" index="2" bw="18" slack="0"/>
<pin id="234" dir="0" index="3" bw="18" slack="0"/>
<pin id="235" dir="0" index="4" bw="16" slack="1"/>
<pin id="236" dir="1" index="5" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="246" class="1005" name="ackPush_sessionID_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ackPush_sessionID_V "/>
</bind>
</comp>

<comp id="251" class="1005" name="ackPush_ackd_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="18" slack="1"/>
<pin id="253" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ackPush_ackd_V "/>
</bind>
</comp>

<comp id="258" class="1005" name="ackPush_min_window_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="18" slack="1"/>
<pin id="260" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ackPush_min_window_V "/>
</bind>
</comp>

<comp id="263" class="1005" name="ackPush_init_V_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ackPush_init_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_i_162_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_162 "/>
</bind>
</comp>

<comp id="271" class="1005" name="txAppUpdate_sessionID_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="txAppUpdate_sessionID_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="txAppUpdate_write_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="txAppUpdate_write "/>
</bind>
</comp>

<comp id="280" class="1005" name="app_table_mempt_V_addr_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="app_table_mempt_V_addr_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="app_table_ackd_V_addr_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="1"/>
<pin id="287" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="app_table_ackd_V_addr_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="app_table_min_window_V_addr_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="1"/>
<pin id="292" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="app_table_min_window_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="93" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="132" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="155"><net_src comp="139" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="159"><net_src comp="66" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="66" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="66" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="66" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="80" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="80" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="202"><net_src comp="192" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="80" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="188" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="229"><net_src comp="224" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="126" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="113" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="107" pin="3"/><net_sink comp="230" pin=3"/></net>

<net id="241"><net_src comp="230" pin="5"/><net_sink comp="86" pin=2"/></net>

<net id="245"><net_src comp="58" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="156" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="254"><net_src comp="160" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="261"><net_src comp="170" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="266"><net_src comp="180" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="72" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="188" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="279"><net_src comp="203" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="93" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="288"><net_src comp="100" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="293"><net_src comp="119" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: txSar2txApp_ack_push | {}
	Port: app_table_ackd_V | {2 }
	Port: app_table_mempt_V | {2 }
	Port: app_table_min_window_V | {2 }
	Port: txApp2txSar_upd_req | {}
	Port: txSar2txApp_upd_rsp | {3 }
 - Input state : 
	Port: tx_app_table : txSar2txApp_ack_push | {1 }
	Port: tx_app_table : app_table_ackd_V | {2 3 }
	Port: tx_app_table : app_table_mempt_V | {2 3 }
	Port: tx_app_table : app_table_min_window_V | {2 3 }
	Port: tx_app_table : txApp2txSar_upd_req | {2 }
	Port: tx_app_table : txSar2txApp_upd_rsp | {}
  - Chain level:
	State 1
		br_ln150 : 1
	State 2
		zext_ln587_3 : 1
		app_table_mempt_V_addr_1 : 2
		br_ln171 : 1
		app_table_ackd_V_addr_1 : 2
		app_table_ackd_V_load : 3
		app_table_mempt_V_load : 3
		app_table_min_window_V_addr_1 : 2
		app_table_min_window_V_load : 3
		store_ln173 : 3
		app_table_ackd_V_addr : 1
		app_table_min_window_V_addr : 1
		store_ln161 : 2
		store_ln153 : 2
		app_table_mempt_V_addr : 1
		store_ln154 : 2
		store_ln156 : 2
	State 3
		p_s : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |           add_ln229_fu_224           |    0    |    25   |
|----------|--------------------------------------|---------|---------|
| nbreadreq|         tmp_i_nbreadreq_fu_58        |    0    |    0    |
|          |       tmp_i_162_nbreadreq_fu_72      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   read   | txSar2txApp_ack_push_read_read_fu_66 |    0    |    0    |
|          |  txApp2txSar_upd_req_read_read_fu_80 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln173_write_fu_86       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |      ackPush_sessionID_V_fu_156      |    0    |    0    |
|          |    txAppUpdate_sessionID_V_fu_188    |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |         ackPush_ackd_V_fu_160        |    0    |    0    |
|partselect|      ackPush_min_window_V_fu_170     |    0    |    0    |
|          |      txAppUpdate_mempt_V_fu_192      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| bitselect|         ackPush_init_V_fu_180        |    0    |    0    |
|          |       txAppUpdate_write_fu_203       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |          zext_ln587_3_fu_211         |    0    |    0    |
|          |           zext_ln587_fu_218          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|              p_s_fu_230              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    25   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|        ackPush_ackd_V_reg_251       |   18   |
|        ackPush_init_V_reg_263       |    1   |
|     ackPush_min_window_V_reg_258    |   18   |
|     ackPush_sessionID_V_reg_246     |   10   |
|   app_table_ackd_V_addr_1_reg_285   |   10   |
|   app_table_mempt_V_addr_1_reg_280  |   10   |
|app_table_min_window_V_addr_1_reg_290|   10   |
|          tmp_i_162_reg_267          |    1   |
|            tmp_i_reg_242            |    1   |
|   txAppUpdate_sessionID_V_reg_271   |   16   |
|      txAppUpdate_write_reg_276      |    1   |
+-------------------------------------+--------+
|                Total                |   96   |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_107 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_113 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_113 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_126 |  p0  |   3  |  10  |   30   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  || 2.03357 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   25   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   60   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   96   |   85   |
+-----------+--------+--------+--------+
