{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 01:26:07 2022 " "Info: Processing started: Sun Jun 05 01:26:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off f1 -c f1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off f1 -c f1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "f1.v(76) " "Warning (10261): Verilog HDL Event Control warning at f1.v(76): Event Control contains a complex event expression" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 76 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B f1.v(20) " "Info (10281): Verilog HDL Declaration information at f1.v(20): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "f1 f1.v(17) " "Warning (10238): Verilog Module Declaration warning at f1.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"f1\"" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file f1.v" { { "Info" "ISGN_ENTITY_NAME" "1 f1 " "Info: Found entity 1: f1" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "f1 " "Info: Elaborating entity \"f1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(81) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(81): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(81) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(81): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(100) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(100): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 100 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(100) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(100): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 100 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(107) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(107): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 107 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(107) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(107): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 107 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(119) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(119): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 119 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(119) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(119): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 119 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(131) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(131): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 131 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(131) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(131): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(143) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(143): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 143 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(143) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(143): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 143 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(182) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(182): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 182 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(190) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(190): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 190 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_num f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"input_num\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_num0 f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"input_num0\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_num1 f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"input_num1\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_num2 f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"input_num2\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_num3 f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"input_num3\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3_D f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"HEX3_D\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2_D f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"HEX2_D\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1_D f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"HEX1_D\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0_D f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"HEX0_D\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "same f1.v(81) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(81): inferring latch(es) for variable \"same\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP f1.v(44) " "Warning (10034): Output port \"HEX0_DP\" at f1.v(44) has no driver" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP f1.v(43) " "Warning (10034): Output port \"HEX1_DP\" at f1.v(43) has no driver" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP f1.v(42) " "Warning (10034): Output port \"HEX2_DP\" at f1.v(42) has no driver" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP f1.v(41) " "Warning (10034): Output port \"HEX3_DP\" at f1.v(41) has no driver" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] f1.v(81) " "Info (10041): Inferred latch for \"LED\[0\]\" at f1.v(81)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] f1.v(81) " "Info (10041): Inferred latch for \"LED\[1\]\" at f1.v(81)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] f1.v(81) " "Info (10041): Inferred latch for \"LED\[2\]\" at f1.v(81)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] f1.v(81) " "Info (10041): Inferred latch for \"LED\[3\]\" at f1.v(81)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[0\] f1.v(157) " "Info (10041): Inferred latch for \"HEX0_D\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[1\] f1.v(157) " "Info (10041): Inferred latch for \"HEX0_D\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[2\] f1.v(157) " "Info (10041): Inferred latch for \"HEX0_D\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[3\] f1.v(157) " "Info (10041): Inferred latch for \"HEX0_D\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[4\] f1.v(157) " "Info (10041): Inferred latch for \"HEX0_D\[4\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[5\] f1.v(157) " "Info (10041): Inferred latch for \"HEX0_D\[5\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[6\] f1.v(157) " "Info (10041): Inferred latch for \"HEX0_D\[6\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[0\] f1.v(157) " "Info (10041): Inferred latch for \"HEX1_D\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[1\] f1.v(157) " "Info (10041): Inferred latch for \"HEX1_D\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[2\] f1.v(157) " "Info (10041): Inferred latch for \"HEX1_D\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[3\] f1.v(157) " "Info (10041): Inferred latch for \"HEX1_D\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[4\] f1.v(157) " "Info (10041): Inferred latch for \"HEX1_D\[4\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[5\] f1.v(157) " "Info (10041): Inferred latch for \"HEX1_D\[5\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[6\] f1.v(157) " "Info (10041): Inferred latch for \"HEX1_D\[6\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[0\] f1.v(157) " "Info (10041): Inferred latch for \"HEX2_D\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[1\] f1.v(157) " "Info (10041): Inferred latch for \"HEX2_D\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[2\] f1.v(157) " "Info (10041): Inferred latch for \"HEX2_D\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[3\] f1.v(157) " "Info (10041): Inferred latch for \"HEX2_D\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[4\] f1.v(157) " "Info (10041): Inferred latch for \"HEX2_D\[4\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[5\] f1.v(157) " "Info (10041): Inferred latch for \"HEX2_D\[5\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[6\] f1.v(157) " "Info (10041): Inferred latch for \"HEX2_D\[6\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[0\] f1.v(157) " "Info (10041): Inferred latch for \"HEX3_D\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[1\] f1.v(157) " "Info (10041): Inferred latch for \"HEX3_D\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[2\] f1.v(157) " "Info (10041): Inferred latch for \"HEX3_D\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[3\] f1.v(157) " "Info (10041): Inferred latch for \"HEX3_D\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[4\] f1.v(157) " "Info (10041): Inferred latch for \"HEX3_D\[4\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[5\] f1.v(157) " "Info (10041): Inferred latch for \"HEX3_D\[5\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[6\] f1.v(157) " "Info (10041): Inferred latch for \"HEX3_D\[6\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[0\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[1\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[2\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[3\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[4\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[4\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[5\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[5\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[6\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[6\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[7\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[7\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[8\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[8\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[9\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[9\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[10\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[10\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[11\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[11\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[12\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[12\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[13\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[13\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[14\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[14\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[15\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[15\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[16\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[16\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[17\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[17\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[18\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[18\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[19\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[19\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[20\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[20\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[21\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[21\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[22\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[22\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[23\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[23\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[24\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[24\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[25\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[25\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[26\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[26\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[27\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[27\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[28\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[28\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[29\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[29\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[30\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[30\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num3\[31\] f1.v(157) " "Info (10041): Inferred latch for \"input_num3\[31\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[0\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[1\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[2\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[3\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[4\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[4\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[5\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[5\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[6\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[6\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[7\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[7\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[8\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[8\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[9\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[9\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[10\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[10\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[11\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[11\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[12\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[12\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[13\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[13\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[14\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[14\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[15\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[15\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[16\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[16\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[17\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[17\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[18\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[18\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[19\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[19\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[20\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[20\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[21\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[21\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[22\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[22\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[23\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[23\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[24\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[24\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[25\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[25\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[26\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[26\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[27\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[27\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[28\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[28\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[29\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[29\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[30\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[30\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num2\[31\] f1.v(157) " "Info (10041): Inferred latch for \"input_num2\[31\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[0\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[1\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[2\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[3\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[4\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[4\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[5\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[5\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[6\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[6\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[7\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[7\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[8\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[8\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[9\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[9\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[10\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[10\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[11\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[11\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[12\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[12\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[13\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[13\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[14\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[14\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[15\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[15\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[16\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[16\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[17\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[17\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[18\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[18\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[19\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[19\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[20\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[20\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[21\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[21\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[22\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[22\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[23\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[23\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[24\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[24\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[25\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[25\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[26\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[26\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[27\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[27\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[28\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[28\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[29\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[29\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[30\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[30\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num1\[31\] f1.v(157) " "Info (10041): Inferred latch for \"input_num1\[31\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[0\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[1\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[2\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[3\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[4\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[4\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[5\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[5\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[6\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[6\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[7\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[7\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[8\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[8\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[9\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[9\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[10\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[10\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[11\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[11\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[12\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[12\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[13\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[13\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[14\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[14\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[15\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[15\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[16\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[16\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[17\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[17\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[18\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[18\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[19\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[19\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[20\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[20\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[21\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[21\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[22\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[22\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[23\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[23\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[24\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[24\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[25\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[25\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[26\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[26\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[27\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[27\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[28\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[28\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[29\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[29\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[30\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[30\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num0\[31\] f1.v(157) " "Info (10041): Inferred latch for \"input_num0\[31\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num\[0\] f1.v(157) " "Info (10041): Inferred latch for \"input_num\[0\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num\[1\] f1.v(157) " "Info (10041): Inferred latch for \"input_num\[1\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num\[2\] f1.v(157) " "Info (10041): Inferred latch for \"input_num\[2\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_num\[3\] f1.v(157) " "Info (10041): Inferred latch for \"input_num\[3\]\" at f1.v(157)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED\[0\]\$latch " "Warning: LATCH primitive \"LED\[0\]\$latch\" is permanently enabled" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED\[1\]\$latch " "Warning: LATCH primitive \"LED\[1\]\$latch\" is permanently enabled" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED\[2\]\$latch " "Warning: LATCH primitive \"LED\[2\]\$latch\" is permanently enabled" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED\[3\]\$latch " "Warning: LATCH primitive \"LED\[3\]\$latch\" is permanently enabled" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0_D\[0\]\$latch " "Warning: Latch HEX0_D\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num0\[3\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0_D\[1\]\$latch " "Warning: Latch HEX0_D\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num0\[3\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0_D\[2\]\$latch " "Warning: Latch HEX0_D\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num0\[3\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0_D\[3\]\$latch " "Warning: Latch HEX0_D\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num0\[3\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0_D\[4\]\$latch " "Warning: Latch HEX0_D\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num0\[3\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0_D\[5\]\$latch " "Warning: Latch HEX0_D\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num0\[3\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0_D\[6\]\$latch " "Warning: Latch HEX0_D\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num0\[3\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1_D\[0\]\$latch " "Warning: Latch HEX1_D\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1_D\[1\]\$latch " "Warning: Latch HEX1_D\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1_D\[2\]\$latch " "Warning: Latch HEX1_D\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1_D\[3\]\$latch " "Warning: Latch HEX1_D\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1_D\[4\]\$latch " "Warning: Latch HEX1_D\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1_D\[5\]\$latch " "Warning: Latch HEX1_D\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1_D\[6\]\$latch " "Warning: Latch HEX1_D\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX2_D\[0\]\$latch " "Warning: Latch HEX2_D\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num2\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX2_D\[1\]\$latch " "Warning: Latch HEX2_D\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num2\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX2_D\[2\]\$latch " "Warning: Latch HEX2_D\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num2\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX2_D\[3\]\$latch " "Warning: Latch HEX2_D\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num2\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX2_D\[4\]\$latch " "Warning: Latch HEX2_D\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num2\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX2_D\[5\]\$latch " "Warning: Latch HEX2_D\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num2\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX2_D\[6\]\$latch " "Warning: Latch HEX2_D\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA input_num2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal input_num2\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3_D\[0\]\$latch " "Warning: Latch HEX3_D\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3_D\[1\]\$latch " "Warning: Latch HEX3_D\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3_D\[2\]\$latch " "Warning: Latch HEX3_D\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3_D\[3\]\$latch " "Warning: Latch HEX3_D\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3_D\[4\]\$latch " "Warning: Latch HEX3_D\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3_D\[5\]\$latch " "Warning: Latch HEX3_D\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3_D\[6\]\$latch " "Warning: Latch HEX3_D\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "input_num\[3\] " "Warning: Latch input_num\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[1\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "input_num\[2\] " "Warning: Latch input_num\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[6\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "input_num\[1\] " "Warning: Latch input_num\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[6\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "input_num\[0\] " "Warning: Latch input_num\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[1\]" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_DP GND " "Warning (13410): Pin \"HEX0_DP\" is stuck at GND" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_DP GND " "Warning (13410): Pin \"HEX1_DP\" is stuck at GND" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_DP GND " "Warning (13410): Pin \"HEX2_DP\" is stuck at GND" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_DP GND " "Warning (13410): Pin \"HEX3_DP\" is stuck at GND" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.map.smsg " "Info: Generated suppressed messages file D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "Warning (15610): No output dependent on input pin \"b\[0\]\"" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "Warning (15610): No output dependent on input pin \"b\[1\]\"" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "250 " "Info: Implemented 250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Info: Implemented 201 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 01:26:09 2022 " "Info: Processing ended: Sun Jun 05 01:26:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 01:26:10 2022 " "Info: Processing started: Sun Jun 05 01:26:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off f1 -c f1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off f1 -c f1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "f1 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"f1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/windows.src/school_compile/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "input_num1\[0\]\|combout " "Warning: Node \"input_num1\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num1\[1\]\|combout " "Warning: Node \"input_num1\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num1\[3\]\|combout " "Warning: Node \"input_num1\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num1\[2\]\|combout " "Warning: Node \"input_num1\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num2\[2\]\|combout " "Warning: Node \"input_num2\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num2\[0\]\|combout " "Warning: Node \"input_num2\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num2\[1\]\|combout " "Warning: Node \"input_num2\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num2\[3\]\|combout " "Warning: Node \"input_num2\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num3\[2\]\|combout " "Warning: Node \"input_num3\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num3\[0\]\|combout " "Warning: Node \"input_num3\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num3\[1\]\|combout " "Warning: Node \"input_num3\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num3\[3\]\|combout " "Warning: Node \"input_num3\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num0\[2\]\|combout " "Warning: Node \"input_num0\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num0\[0\]\|combout " "Warning: Node \"input_num0\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num0\[3\]\|combout " "Warning: Node \"input_num0\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num0\[1\]\|combout " "Warning: Node \"input_num0\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num\[3\]\|combout " "Warning: Node \"input_num\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num\[2\]\|combout " "Warning: Node \"input_num\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num\[0\]\|combout " "Warning: Node \"input_num\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num\[1\]\|combout " "Warning: Node \"input_num\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[0\]\$latch\|combout " "Warning: Node \"HEX0_D\[0\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[1\]\$latch\|combout " "Warning: Node \"HEX0_D\[1\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[2\]\$latch\|combout " "Warning: Node \"HEX0_D\[2\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[3\]\$latch\|combout " "Warning: Node \"HEX0_D\[3\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[4\]\$latch\|combout " "Warning: Node \"HEX0_D\[4\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[5\]\$latch\|combout " "Warning: Node \"HEX0_D\[5\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[6\]\$latch\|combout " "Warning: Node \"HEX0_D\[6\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[0\]\$latch\|combout " "Warning: Node \"HEX1_D\[0\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[1\]\$latch\|combout " "Warning: Node \"HEX1_D\[1\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[2\]\$latch\|combout " "Warning: Node \"HEX1_D\[2\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[3\]\$latch\|combout " "Warning: Node \"HEX1_D\[3\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[4\]\$latch\|combout " "Warning: Node \"HEX1_D\[4\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[5\]\$latch\|combout " "Warning: Node \"HEX1_D\[5\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[6\]\$latch\|combout " "Warning: Node \"HEX1_D\[6\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[0\]\$latch\|combout " "Warning: Node \"HEX2_D\[0\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[1\]\$latch\|combout " "Warning: Node \"HEX2_D\[1\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[2\]\$latch\|combout " "Warning: Node \"HEX2_D\[2\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[3\]\$latch\|combout " "Warning: Node \"HEX2_D\[3\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[4\]\$latch\|combout " "Warning: Node \"HEX2_D\[4\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[5\]\$latch\|combout " "Warning: Node \"HEX2_D\[5\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[6\]\$latch\|combout " "Warning: Node \"HEX2_D\[6\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[0\]\$latch\|combout " "Warning: Node \"HEX3_D\[0\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[1\]\$latch\|combout " "Warning: Node \"HEX3_D\[1\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[2\]\$latch\|combout " "Warning: Node \"HEX3_D\[2\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[3\]\$latch\|combout " "Warning: Node \"HEX3_D\[3\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[4\]\$latch\|combout " "Warning: Node \"HEX3_D\[4\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[5\]\$latch\|combout " "Warning: Node \"HEX3_D\[5\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[6\]\$latch\|combout " "Warning: Node \"HEX3_D\[6\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "f1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'f1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datab  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datac  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datad  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX3_D\[0\]~2  from: datab  to: combout " "Info: Cell: HEX3_D\[0\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX3_D\[0\]~2  from: datad  to: combout " "Info: Cell: HEX3_D\[0\]~2  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datab  to: combout " "Info: Cell: WideNor2~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datac  to: combout " "Info: Cell: WideNor2~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datad  to: combout " "Info: Cell: WideNor2~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datab  to: combout " "Info: Cell: WideNor4~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datac  to: combout " "Info: Cell: WideNor4~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datad  to: combout " "Info: Cell: WideNor4~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEX1_D\[0\]~6  " "Info: Automatically promoted node HEX1_D\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEX3_D\[0\]~4  " "Info: Automatically promoted node HEX3_D\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideNor2~0  " "Info: Automatically promoted node WideNor2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 119 -1 0 } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideNor2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideNor4~0  " "Info: Automatically promoted node WideNor4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 143 -1 0 } } { "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/windows.src/school_compile/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideNor4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y20 X20_Y29 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 52 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Info: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 01:26:15 2022 " "Info: Processing ended: Sun Jun 05 01:26:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 01:26:16 2022 " "Info: Processing started: Sun Jun 05 01:26:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off f1 -c f1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off f1 -c f1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 01:26:16 2022 " "Info: Processing started: Sun Jun 05 01:26:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta f1 -c f1 " "Info: Command: quartus_sta f1 -c f1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "input_num1\[0\]\|combout " "Warning: Node \"input_num1\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num1\[1\]\|combout " "Warning: Node \"input_num1\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num1\[3\]\|combout " "Warning: Node \"input_num1\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num1\[2\]\|combout " "Warning: Node \"input_num1\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num3\[3\]\|combout " "Warning: Node \"input_num3\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num3\[1\]\|combout " "Warning: Node \"input_num3\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num3\[0\]\|combout " "Warning: Node \"input_num3\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num3\[2\]\|combout " "Warning: Node \"input_num3\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num2\[1\]\|combout " "Warning: Node \"input_num2\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num2\[3\]\|combout " "Warning: Node \"input_num2\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num2\[2\]\|combout " "Warning: Node \"input_num2\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num2\[0\]\|combout " "Warning: Node \"input_num2\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num0\[2\]\|combout " "Warning: Node \"input_num0\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num0\[3\]\|combout " "Warning: Node \"input_num0\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num0\[1\]\|combout " "Warning: Node \"input_num0\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num0\[0\]\|combout " "Warning: Node \"input_num0\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num\[3\]\|combout " "Warning: Node \"input_num\[3\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num\[2\]\|combout " "Warning: Node \"input_num\[2\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num\[0\]\|combout " "Warning: Node \"input_num\[0\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_num\[1\]\|combout " "Warning: Node \"input_num\[1\]\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[0\]\$latch\|combout " "Warning: Node \"HEX0_D\[0\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[1\]\$latch\|combout " "Warning: Node \"HEX0_D\[1\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[2\]\$latch\|combout " "Warning: Node \"HEX0_D\[2\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[3\]\$latch\|combout " "Warning: Node \"HEX0_D\[3\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[4\]\$latch\|combout " "Warning: Node \"HEX0_D\[4\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[5\]\$latch\|combout " "Warning: Node \"HEX0_D\[5\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX0_D\[6\]\$latch\|combout " "Warning: Node \"HEX0_D\[6\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[0\]\$latch\|combout " "Warning: Node \"HEX1_D\[0\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[1\]\$latch\|combout " "Warning: Node \"HEX1_D\[1\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[2\]\$latch\|combout " "Warning: Node \"HEX1_D\[2\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[3\]\$latch\|combout " "Warning: Node \"HEX1_D\[3\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[4\]\$latch\|combout " "Warning: Node \"HEX1_D\[4\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[5\]\$latch\|combout " "Warning: Node \"HEX1_D\[5\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1_D\[6\]\$latch\|combout " "Warning: Node \"HEX1_D\[6\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[0\]\$latch\|combout " "Warning: Node \"HEX2_D\[0\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[1\]\$latch\|combout " "Warning: Node \"HEX2_D\[1\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[2\]\$latch\|combout " "Warning: Node \"HEX2_D\[2\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[3\]\$latch\|combout " "Warning: Node \"HEX2_D\[3\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[4\]\$latch\|combout " "Warning: Node \"HEX2_D\[4\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[5\]\$latch\|combout " "Warning: Node \"HEX2_D\[5\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX2_D\[6\]\$latch\|combout " "Warning: Node \"HEX2_D\[6\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[0\]\$latch\|combout " "Warning: Node \"HEX3_D\[0\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[1\]\$latch\|combout " "Warning: Node \"HEX3_D\[1\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[2\]\$latch\|combout " "Warning: Node \"HEX3_D\[2\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[3\]\$latch\|combout " "Warning: Node \"HEX3_D\[3\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[4\]\$latch\|combout " "Warning: Node \"HEX3_D\[4\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[5\]\$latch\|combout " "Warning: Node \"HEX3_D\[5\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX3_D\[6\]\$latch\|combout " "Warning: Node \"HEX3_D\[6\]\$latch\|combout\" is a latch" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 157 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "f1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'f1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name b\[2\] b\[2\] " "Info: create_clock -period 1.000 -name b\[2\] b\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "Info: create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[1\] sw\[1\] " "Info: create_clock -period 1.000 -name sw\[1\] sw\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: dataa  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datac  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datad  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX3_D\[0\]~2  from: dataa  to: combout " "Info: Cell: HEX3_D\[0\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX3_D\[0\]~2  from: datab  to: combout " "Info: Cell: HEX3_D\[0\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: dataa  to: combout " "Info: Cell: WideNor2~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datac  to: combout " "Info: Cell: WideNor2~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datad  to: combout " "Info: Cell: WideNor2~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: dataa  to: combout " "Info: Cell: WideNor4~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datac  to: combout " "Info: Cell: WideNor4~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datad  to: combout " "Info: Cell: WideNor4~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.919 " "Info: Worst-case setup slack is -6.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.919      -116.378 sw\[0\]  " "Info:    -6.919      -116.378 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.721       -88.709 sw\[1\]  " "Info:    -5.721       -88.709 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 b\[2\]  " "Info:     0.183         0.000 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.376 " "Info: Worst-case hold slack is -5.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.376      -116.004 sw\[1\]  " "Info:    -5.376      -116.004 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.320       -52.586 sw\[0\]  " "Info:    -3.320       -52.586 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374         0.000 b\[2\]  " "Info:     0.374         0.000 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.765 " "Info: Worst-case recovery slack is 0.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765         0.000 sw\[1\]  " "Info:     0.765         0.000 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.716 " "Info: Worst-case removal slack is -3.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.716       -45.791 sw\[1\]  " "Info:    -3.716       -45.791 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -104.499 sw\[1\]  " "Info:    -3.000      -104.499 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.000 b\[2\]  " "Info:    -3.000        -5.000 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.767 sw\[0\]  " "Info:    -3.000        -3.767 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 01:26:17 2022 " "Info: Processing ended: Sun Jun 05 01:26:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: dataa  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datac  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datad  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX3_D\[0\]~2  from: dataa  to: combout " "Info: Cell: HEX3_D\[0\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX3_D\[0\]~2  from: datab  to: combout " "Info: Cell: HEX3_D\[0\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: dataa  to: combout " "Info: Cell: WideNor2~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datac  to: combout " "Info: Cell: WideNor2~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datad  to: combout " "Info: Cell: WideNor2~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: dataa  to: combout " "Info: Cell: WideNor4~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datac  to: combout " "Info: Cell: WideNor4~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datad  to: combout " "Info: Cell: WideNor4~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.168 " "Info: Worst-case setup slack is -6.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.168      -102.684 sw\[0\]  " "Info:    -6.168      -102.684 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.053       -77.155 sw\[1\]  " "Info:    -5.053       -77.155 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269         0.000 b\[2\]  " "Info:     0.269         0.000 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.914 " "Info: Worst-case hold slack is -4.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.914      -103.574 sw\[1\]  " "Info:    -4.914      -103.574 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.945       -44.330 sw\[0\]  " "Info:    -2.945       -44.330 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 b\[2\]  " "Info:     0.327         0.000 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.832 " "Info: Worst-case recovery slack is 0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832         0.000 sw\[1\]  " "Info:     0.832         0.000 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.319 " "Info: Worst-case removal slack is -3.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.319       -40.636 sw\[1\]  " "Info:    -3.319       -40.636 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -88.921 sw\[1\]  " "Info:    -3.000       -88.921 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.000 b\[2\]  " "Info:    -3.000        -5.000 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 sw\[0\]  " "Info:    -3.000        -3.000 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: dataa  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datac  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX1_D\[0\]~4  from: datad  to: combout " "Info: Cell: HEX1_D\[0\]~4  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX3_D\[0\]~2  from: dataa  to: combout " "Info: Cell: HEX3_D\[0\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEX3_D\[0\]~2  from: datab  to: combout " "Info: Cell: HEX3_D\[0\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: dataa  to: combout " "Info: Cell: WideNor2~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datac  to: combout " "Info: Cell: WideNor2~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor2~0  from: datad  to: combout " "Info: Cell: WideNor2~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: dataa  to: combout " "Info: Cell: WideNor4~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datac  to: combout " "Info: Cell: WideNor4~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor4~0  from: datad  to: combout " "Info: Cell: WideNor4~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[1\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sw\[0\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -rise_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{b\[2\]\}\] -fall_to \[get_clocks \{sw\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.199 " "Info: Worst-case setup slack is -4.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.199       -64.131 sw\[0\]  " "Info:    -4.199       -64.131 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.503       -54.495 sw\[1\]  " "Info:    -3.503       -54.495 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548         0.000 b\[2\]  " "Info:     0.548         0.000 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.174 " "Info: Worst-case hold slack is -3.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.174       -71.754 sw\[1\]  " "Info:    -3.174       -71.754 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005       -33.993 sw\[0\]  " "Info:    -2.005       -33.993 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 b\[2\]  " "Info:     0.195         0.000 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.295 " "Info: Worst-case recovery slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295         0.000 sw\[1\]  " "Info:     0.295         0.000 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.315 " "Info: Worst-case removal slack is -2.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.315       -28.648 sw\[1\]  " "Info:    -2.315       -28.648 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -66.904 sw\[1\]  " "Info:    -3.000       -66.904 sw\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.016 sw\[0\]  " "Info:    -3.000       -20.016 sw\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.454 b\[2\]  " "Info:    -3.000        -5.454 b\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 53 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 01:26:19 2022 " "Info: Processing ended: Sun Jun 05 01:26:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 01:26:20 2022 " "Info: Processing started: Sun Jun 05 01:26:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off f1 -c f1 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off f1 -c f1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "f1_6_1200mv_85c_slow.vo D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/ simulation " "Info: Generated file f1_6_1200mv_85c_slow.vo in folder \"D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "f1_6_1200mv_0c_slow.vo D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/ simulation " "Info: Generated file f1_6_1200mv_0c_slow.vo in folder \"D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "f1_min_1200mv_0c_fast.vo D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/ simulation " "Info: Generated file f1_min_1200mv_0c_fast.vo in folder \"D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "f1.vo D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/ simulation " "Info: Generated file f1.vo in folder \"D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "f1_6_1200mv_85c_v_slow.sdo D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/ simulation " "Info: Generated file f1_6_1200mv_85c_v_slow.sdo in folder \"D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "f1_6_1200mv_0c_v_slow.sdo D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/ simulation " "Info: Generated file f1_6_1200mv_0c_v_slow.sdo in folder \"D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "f1_min_1200mv_0c_v_fast.sdo D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/ simulation " "Info: Generated file f1_min_1200mv_0c_v_fast.sdo in folder \"D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "f1_v.sdo D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/ simulation " "Info: Generated file f1_v.sdo in folder \"D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 01:26:21 2022 " "Info: Processing ended: Sun Jun 05 01:26:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 214 s " "Info: Quartus II Full Compilation was successful. 0 errors, 214 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
