// Seed: 1597859201
module module_0 ();
  id_1(
      .id_0(1), .id_1(id_2++)
  );
  wire id_4;
  assign id_3 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    output uwire id_2,
    output wire id_3,
    input uwire id_4,
    input tri0 id_5,
    output wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri id_10,
    output wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri id_14,
    input tri id_15,
    input supply0 id_16
    , id_22, id_23,
    input uwire id_17,
    input supply1 id_18,
    output tri1 id_19,
    input wor id_20
);
  wire id_24;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
