{COMPONENT C:\MEMCTRL.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Wed Aug 09 22:06:39 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK_IN {Pt "INPUT"}{Lq 0}{Ploc 100 820}}
   {P RESET_BT {Pt "INPUT"}{Lq 0}{Ploc 100 780}}
   {P DEBUG_BT {Pt "INPUT"}{Lq 0}{Ploc 100 760}}
   {P Z80_A15 {Pt "INPUT"}{Lq 0}{Ploc 100 740}}
   {P Z80_A14 {Pt "INPUT"}{Lq 0}{Ploc 100 720}}
   {P Z80_A13 {Pt "INPUT"}{Lq 0}{Ploc 100 700}}
   {P Z80_A12 {Pt "INPUT"}{Lq 0}{Ploc 100 680}}
   {P Z80_A11 {Pt "INPUT"}{Lq 0}{Ploc 100 660}}
   {P Z80_A10 {Pt "INPUT"}{Lq 0}{Ploc 100 640}}
   {P Z80_A9 {Pt "INPUT"}{Lq 0}{Ploc 100 620}}
   {P Z80_A8 {Pt "INPUT"}{Lq 0}{Ploc 100 600}}
   {P Z80_A7 {Pt "INPUT"}{Lq 0}{Ploc 100 580}}
   {P Z80_A6 {Pt "INPUT"}{Lq 0}{Ploc 100 560}}
   {P Z80_A5 {Pt "INPUT"}{Lq 0}{Ploc 100 540}}
   {P Z80_A4 {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P Z80_A3 {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P Z80_A2 {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P Z80_A1 {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P Z80_A0 {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P Z80_MEMR {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P Z80_MEMW {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P Z80_IORD {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P Z80_IOWR {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P Z80_NMI {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CASS_O0 {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P CASS_O1 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P CASS_O2 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CASS_I7 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P V64_32_V {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P UNUSED_ {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P SYS_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P UNU {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P UNUSED_P {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P UNUSE {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P UNUS {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P UNU {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P UNU {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P UNU {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P UNU {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P UNU {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P Z80_CLK {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P Z80_D7 {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P Z80_D6 {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P Z80_D5 {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P Z80_D4 {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P Z80_D3 {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P Z80_D2 {Pt "I/O"}{Lq 0}{Ploc 360 140}}
   {P Z80_D1 {Pt "I/O"}{Lq 0}{Ploc 360 160}}
   {P Z80_D0 {Pt "I/O"}{Lq 0}{Ploc 360 180}}
   {P Z80_INT {Pt "I/O"}{Lq 0}{Ploc 360 200}}
   {P SEVENSEG {Pt "I/O"}{Lq 0}{Ploc 360 220}}
   {P SEVENSE {Pt "I/O"}{Lq 0}{Ploc 360 240}}
   {P SRAM_CS {Pt "I/O"}{Lq 0}{Ploc 360 260}}
   {P FLASH_CS {Pt "I/O"}{Lq 0}{Ploc 360 280}}
   {P KEYBOARD {Pt "I/O"}{Lq 0}{Ploc 360 300}}
   {P VRAM_CS {Pt "I/O"}{Lq 0}{Ploc 360 320}}
   {P VRAM_80X {Pt "I/O"}{Lq 0}{Ploc 360 340}}
   {P SRAM_F14 {Pt "I/O"}{Lq 0}{Ploc 360 360}}
   {P SRAM_F15 {Pt "I/O"}{Lq 0}{Ploc 360 380}}
   {P SRAM_F16 {Pt "I/O"}{Lq 0}{Ploc 360 400}}
   {P SRAM_F17 {Pt "I/O"}{Lq 0}{Ploc 360 420}}
   {P SRAM_F18 {Pt "I/O"}{Lq 0}{Ploc 360 440}}
   {P UNUSED {Pt "I/O"}{Lq 0}{Ploc 360 460}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 850}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 830}
   [Ts 15][Tj "RC"]
   {Pnl 120 790}
   {Pnl 120 770}
   {Pnl 120 750}
   {Pnl 120 730}
   {Pnl 120 710}
   {Pnl 120 690}
   {Pnl 120 670}
   {Pnl 120 650}
   {Pnl 120 630}
   {Pnl 120 610}
   {Pnl 120 590}
   {Pnl 120 570}
   {Pnl 120 550}
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}
   {Pnl 340 170}
   {Pnl 340 190}
   {Pnl 340 210}
   {Pnl 340 230}
   {Pnl 340 250}
   {Pnl 340 270}
   {Pnl 340 290}
   {Pnl 340 310}
   {Pnl 340 330}
   {Pnl 340 350}
   {Pnl 340 370}
   {Pnl 340 390}
   {Pnl 340 410}
   {Pnl 340 430}
   {Pnl 340 450}
   {Pnl 340 470}

   {Sd A 83 1 2 4 5 6 8 9 10 11 12 15 16 17 18 20 21 22 24 36 37 39 40 41 45 46 48 49 60 68 69 70 73 75 76 77 79 80 81 84 25 27 28 29 30 31 33 34 35 44 50 51 54 55 56 57 58 61 63 64 65 67 74}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 840 330 0}
   {L 130 820 100 820}
   {L 130 830 140 820 130 810}
   {L 130 780 100 780}
   {L 130 760 100 760}
   {L 130 740 100 740}
   {L 130 720 100 720}
   {L 130 700 100 700}
   {L 130 680 100 680}
   {L 130 660 100 660}
   {L 130 640 100 640}
   {L 130 620 100 620}
   {L 130 600 100 600}
   {L 130 580 100 580}
   {L 130 560 100 560}
   {L 130 540 100 540}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   {L 330 160 360 160}
   {L 330 180 360 180}
   {L 330 200 360 200}
   {L 330 220 360 220}
   {L 330 240 360 240}
   {L 330 260 360 260}
   {L 330 280 360 280}
   {L 330 300 360 300}
   {L 330 320 360 320}
   {L 330 340 360 340}
   {L 330 360 360 360}
   {L 330 380 360 380}
   {L 330 400 360 400}
   {L 330 420 360 420}
   {L 330 440 360 440}
   {L 330 460 360 460}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK_IN" 140 820}
   {T "RESET_BT" 140 780}
   {T "DEBUG_BT" 140 760}
   {T "Z80_A15" 140 740}
   {T "Z80_A14" 140 720}
   {T "Z80_A13" 140 700}
   {T "Z80_A12" 140 680}
   {T "Z80_A11" 140 660}
   {T "Z80_A10" 140 640}
   {T "Z80_A9" 140 620}
   {T "Z80_A8" 140 600}
   {T "Z80_A7" 140 580}
   {T "Z80_A6" 140 560}
   {T "Z80_A5" 140 540}
   {T "Z80_A4" 140 520}
   {T "Z80_A3" 140 500}
   {T "Z80_A2" 140 480}
   {T "Z80_A1" 140 460}
   {T "Z80_A0" 140 440}
   {T "Z80_MEMR" 140 420}
   {T "Z80_MEMW" 140 400}
   {T "Z80_IORD" 140 380}
   {T "Z80_IOWR" 140 360}
   {T "Z80_NMI" 140 340}
   {T "CASS_O0" 140 320}
   {T "CASS_O1" 140 300}
   {T "CASS_O2" 140 280}
   {T "CASS_I7" 140 260}
   {T "V64_32_V" 140 240}
   {T "UNUSED_" 140 220}
   {T "SYS_RESE" 140 200}
   {T "UNU" 140 180}
   {T "UNUSED_P" 140 160}
   {T "UNUSE" 140 140}
   {T "UNUS" 140 120}
   {T "UNU" 140 100}
   {T "UNU" 140 80}
   {T "UNU" 140 60}
   {T "UNU" 140 40}
   {T "UNU" 140 20}
   [Tj "RC"]
   {T "Z80_CLK" 320 20}
   {T "Z80_D7" 320 40}
   {T "Z80_D6" 320 60}
   {T "Z80_D5" 320 80}
   {T "Z80_D4" 320 100}
   {T "Z80_D3" 320 120}
   {T "Z80_D2" 320 140}
   {T "Z80_D1" 320 160}
   {T "Z80_D0" 320 180}
   {T "Z80_INT" 320 200}
   {T "SEVENSEG" 320 220}
   {T "SEVENSE" 320 240}
   {T "SRAM_CS" 320 260}
   {T "FLASH_CS" 320 280}
   {T "KEYBOARD" 320 300}
   {T "VRAM_CS" 320 320}
   {T "VRAM_80X" 320 340}
   {T "SRAM_F14" 320 360}
   {T "SRAM_F15" 320 380}
   {T "SRAM_F16" 320 400}
   {T "SRAM_F17" 320 420}
   {T "SRAM_F18" 320 440}
   {T "UNUSED" 320 460}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPPLCC84" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\MEMCTRL 230 840}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK_IN
   }
   {N RESET_BT
   }
   {N DEBUG_BT
   }
   {N Z80_A15
   }
   {N Z80_A14
   }
   {N Z80_A13
   }
   {N Z80_A12
   }
   {N Z80_A11
   }
   {N Z80_A10
   }
   {N Z80_A9
   }
   {N Z80_A8
   }
   {N Z80_A7
   }
   {N Z80_A6
   }
   {N Z80_A5
   }
   {N Z80_A4
   }
   {N Z80_A3
   }
   {N Z80_A2
   }
   {N Z80_A1
   }
   {N Z80_A0
   }
   {N Z80_MEMR
   }
   {N Z80_MEMW
   }
   {N Z80_IORD
   }
   {N Z80_IOWR
   }
   {N Z80_NMI
   }
   {N CASS_O0
   }
   {N CASS_O1
   }
   {N CASS_O2
   }
   {N CASS_I7
   }
   {N V64_32_V
   }
   {N UNUSED_
   }
   {N SYS_RESE
   }
   {N UNU
   }
   {N UNUSED_P
   }
   {N UNUSE
   }
   {N UNUS
   }
   {N UNU
   }
   {N UNU
   }
   {N UNU
   }
   {N UNU
   }
   {N UNU
   }
   {N Z80_CLK
   }
   {N Z80_D7
   }
   {N Z80_D6
   }
   {N Z80_D5
   }
   {N Z80_D4
   }
   {N Z80_D3
   }
   {N Z80_D2
   }
   {N Z80_D1
   }
   {N Z80_D0
   }
   {N Z80_INT
   }
   {N SEVENSEG
   }
   {N SEVENSE
   }
   {N SRAM_CS
   }
   {N FLASH_CS
   }
   {N KEYBOARD
   }
   {N VRAM_CS
   }
   {N VRAM_80X
   }
   {N SRAM_F14
   }
   {N SRAM_F15
   }
   {N SRAM_F16
   }
   {N SRAM_F17
   }
   {N SRAM_F18
   }
   {N UNUSED
   }
  }

  {SUBCOMP
  }
 }
}
