#-----------------------------------------------------------
# PlanAhead v14.4
# Build 222254 by xbuild on Tue Dec 18 05:23:01 MST 2012
# Start of session at: Mon Mar 27 09:06:49 2017
# Process ID: 900
# Log file: C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/planAhead_run_1/planAhead.log
# Journal file: C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/pa.fromNetlist.tcl
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin C4 [get_ports rst]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list rst]]
startgroup
set_property package_pin L14 [get_ports {sseg[0]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {sseg[1]}]
endgroup
set_property package_pin "" [get_ports [list  {sseg[3]}]]
startgroup
set_property package_pin M14 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {sseg[6]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {sseg[6]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[5]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[4]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[2]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[0]}]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {sseg[1]}]]
startgroup
set_property package_pin T10 [get_ports {data[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {data[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {data[2]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {data[4]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {data[5]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {data[6]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {data[7]}]
endgroup
set_property package_pin "" [get_ports [list  {data[8]}]]
set_property package_pin "" [get_ports [list  {an[1]}]]
startgroup
set_property package_pin N16 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {an[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {data[15]} {data[14]} {data[13]} {data[12]} {data[11]} {data[10]} {data[9]} {data[8]} {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
save_constraints
