-makelib xcelium_lib/xil_defaultlib \
  "../../../../basicInputOutput.gen/sources_1/bd/basicInputOutput/ipshared/c63e/hdl/vhdl/basicInputOutput.vhd" \
  "../../../bd/basicInputOutput/ip/basicInputOutput_basicInputOutput_0_0/sim/basicInputOutput_basicInputOutput_0_0.vhd" \
  "../../../bd/basicInputOutput/sim/basicInputOutput.vhd" \
-endlib

