{
  "pips": {
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY34->PCIE_INT_INTERFACE_IMUX_OUT34": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY34",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT34",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX21->>PCIE_INT_INTERFACE_IMUX_OUT21": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX21",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT21",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX41->>PCIE_INT_INTERFACE_IMUX_OUT41": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX41",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT41",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX36->>PCIE_INT_INTERFACE_IMUX_OUT36": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX36",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT36",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B11->>INT_INTERFACE_LOGIC_OUTS11": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B11",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS11",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX16->>PCIE_INT_INTERFACE_IMUX_DELAY16": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX16",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY16",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX15->>PCIE_INT_INTERFACE_IMUX_DELAY15": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX15",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY15",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX38->>PCIE_INT_INTERFACE_IMUX_OUT38": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX38",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT38",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX23->>PCIE_INT_INTERFACE_IMUX_OUT23": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX23",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT23",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX6->>PCIE_INT_INTERFACE_IMUX_DELAY6": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX6",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY6",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY42->PCIE_INT_INTERFACE_IMUX_OUT42": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY42",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT42",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX47->>PCIE_INT_INTERFACE_IMUX_OUT47": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX47",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT47",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY22->PCIE_INT_INTERFACE_IMUX_OUT22": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY22",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT22",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY43->PCIE_INT_INTERFACE_IMUX_OUT43": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY43",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT43",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX16->>PCIE_INT_INTERFACE_IMUX_OUT16": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX16",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT16",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX45->>PCIE_INT_INTERFACE_IMUX_OUT45": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX45",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT45",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX29->>PCIE_INT_INTERFACE_IMUX_OUT29": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX29",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT29",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX24->>PCIE_INT_INTERFACE_IMUX_OUT24": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX24",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT24",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX40->>PCIE_INT_INTERFACE_IMUX_OUT40": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX40",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT40",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY33->PCIE_INT_INTERFACE_IMUX_OUT33": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY33",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT33",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX34->>PCIE_INT_INTERFACE_IMUX_DELAY34": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX34",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY34",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX11->>PCIE_INT_INTERFACE_IMUX_DELAY11": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX11",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY11",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY27->PCIE_INT_INTERFACE_IMUX_OUT27": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY27",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT27",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY31->PCIE_INT_INTERFACE_IMUX_OUT31": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY31",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT31",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX0->>PCIE_INT_INTERFACE_IMUX_OUT0": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX0",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT0",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B10->>INT_INTERFACE_LOGIC_OUTS10": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B10",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS10",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX37->>PCIE_INT_INTERFACE_IMUX_OUT37": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX37",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT37",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY46->PCIE_INT_INTERFACE_IMUX_OUT46": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY46",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT46",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX39->>PCIE_INT_INTERFACE_IMUX_DELAY39": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX39",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY39",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX2->>PCIE_INT_INTERFACE_IMUX_DELAY2": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX2",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY2",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX9->>PCIE_INT_INTERFACE_IMUX_DELAY9": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX9",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY9",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY16->PCIE_INT_INTERFACE_IMUX_OUT16": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY16",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT16",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY29->PCIE_INT_INTERFACE_IMUX_OUT29": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY29",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT29",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX6->>PCIE_INT_INTERFACE_IMUX_OUT6": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX6",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT6",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX9->>PCIE_INT_INTERFACE_IMUX_OUT9": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX9",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT9",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY45->PCIE_INT_INTERFACE_IMUX_OUT45": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY45",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT45",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX45->>PCIE_INT_INTERFACE_IMUX_DELAY45": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX45",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY45",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B3",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS3",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY40->PCIE_INT_INTERFACE_IMUX_OUT40": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY40",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT40",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX25->>PCIE_INT_INTERFACE_IMUX_OUT25": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX25",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT25",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX31->>PCIE_INT_INTERFACE_IMUX_OUT31": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX31",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT31",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX36->>PCIE_INT_INTERFACE_IMUX_DELAY36": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX36",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY36",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B4",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS4",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY39->PCIE_INT_INTERFACE_IMUX_OUT39": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY39",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT39",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX42->>PCIE_INT_INTERFACE_IMUX_DELAY42": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX42",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY42",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B0",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS0",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B20->>INT_INTERFACE_LOGIC_OUTS20": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B20",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS20",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX41->>PCIE_INT_INTERFACE_IMUX_DELAY41": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX41",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY41",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY17->PCIE_INT_INTERFACE_IMUX_OUT17": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY17",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT17",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY25->PCIE_INT_INTERFACE_IMUX_OUT25": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY25",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT25",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY3->PCIE_INT_INTERFACE_IMUX_OUT3": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY3",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT3",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY26->PCIE_INT_INTERFACE_IMUX_OUT26": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY26",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT26",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B16",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS16",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX26->>PCIE_INT_INTERFACE_IMUX_DELAY26": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX26",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY26",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY44->PCIE_INT_INTERFACE_IMUX_OUT44": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY44",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT44",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX35->>PCIE_INT_INTERFACE_IMUX_DELAY35": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX35",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY35",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX17->>PCIE_INT_INTERFACE_IMUX_OUT17": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX17",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT17",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX26->>PCIE_INT_INTERFACE_IMUX_OUT26": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX26",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT26",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX32->>PCIE_INT_INTERFACE_IMUX_DELAY32": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX32",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY32",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX34->>PCIE_INT_INTERFACE_IMUX_OUT34": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX34",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT34",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B2",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS2",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX25->>PCIE_INT_INTERFACE_IMUX_DELAY25": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX25",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY25",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX38->>PCIE_INT_INTERFACE_IMUX_DELAY38": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX38",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY38",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX40->>PCIE_INT_INTERFACE_IMUX_DELAY40": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX40",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY40",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX8->>PCIE_INT_INTERFACE_IMUX_DELAY8": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX8",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY8",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY37->PCIE_INT_INTERFACE_IMUX_OUT37": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY37",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT37",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX8->>PCIE_INT_INTERFACE_IMUX_OUT8": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX8",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT8",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY18->PCIE_INT_INTERFACE_IMUX_OUT18": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY18",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT18",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY28->PCIE_INT_INTERFACE_IMUX_OUT28": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY28",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT28",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY47->PCIE_INT_INTERFACE_IMUX_OUT47": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY47",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT47",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B5",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS5",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX19->>PCIE_INT_INTERFACE_IMUX_DELAY19": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX19",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY19",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX7->>PCIE_INT_INTERFACE_IMUX_DELAY7": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX7",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY7",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY10->PCIE_INT_INTERFACE_IMUX_OUT10": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY10",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT10",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX7->>PCIE_INT_INTERFACE_IMUX_OUT7": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX7",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT7",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B15->>INT_INTERFACE_LOGIC_OUTS15": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B15",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS15",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY15->PCIE_INT_INTERFACE_IMUX_OUT15": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY15",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT15",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX43->>PCIE_INT_INTERFACE_IMUX_DELAY43": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX43",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY43",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX30->>PCIE_INT_INTERFACE_IMUX_OUT30": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX30",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT30",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX5->>PCIE_INT_INTERFACE_IMUX_DELAY5": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX5",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY5",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX46->>PCIE_INT_INTERFACE_IMUX_DELAY46": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX46",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY46",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX31->>PCIE_INT_INTERFACE_IMUX_DELAY31": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX31",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY31",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX39->>PCIE_INT_INTERFACE_IMUX_OUT39": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX39",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT39",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX29->>PCIE_INT_INTERFACE_IMUX_DELAY29": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX29",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY29",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY14->PCIE_INT_INTERFACE_IMUX_OUT14": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY14",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT14",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX14->>PCIE_INT_INTERFACE_IMUX_OUT14": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX14",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT14",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX33->>PCIE_INT_INTERFACE_IMUX_OUT33": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX33",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT33",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX15->>PCIE_INT_INTERFACE_IMUX_OUT15": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX15",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT15",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX18->>PCIE_INT_INTERFACE_IMUX_OUT18": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX18",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT18",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY20->PCIE_INT_INTERFACE_IMUX_OUT20": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY20",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT20",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B22->>INT_INTERFACE_LOGIC_OUTS22": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B22",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS22",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX22->>PCIE_INT_INTERFACE_IMUX_OUT22": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX22",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT22",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY24->PCIE_INT_INTERFACE_IMUX_OUT24": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY24",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT24",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY9->PCIE_INT_INTERFACE_IMUX_OUT9": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY9",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT9",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX10->>PCIE_INT_INTERFACE_IMUX_DELAY10": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX10",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY10",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY0->PCIE_INT_INTERFACE_IMUX_OUT0": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY0",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT0",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX0->>PCIE_INT_INTERFACE_IMUX_DELAY0": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX0",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY0",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY38->PCIE_INT_INTERFACE_IMUX_OUT38": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY38",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT38",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B7",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS7",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX18->>PCIE_INT_INTERFACE_IMUX_DELAY18": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX18",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY18",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B9->>INT_INTERFACE_LOGIC_OUTS9": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B9",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS9",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B13->>INT_INTERFACE_LOGIC_OUTS13": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B13",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS13",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY36->PCIE_INT_INTERFACE_IMUX_OUT36": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY36",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT36",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX1->>PCIE_INT_INTERFACE_IMUX_DELAY1": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX1",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY1",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY13->PCIE_INT_INTERFACE_IMUX_OUT13": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY13",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT13",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B12->>INT_INTERFACE_LOGIC_OUTS12": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B12",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS12",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX33->>PCIE_INT_INTERFACE_IMUX_DELAY33": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX33",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY33",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY32->PCIE_INT_INTERFACE_IMUX_OUT32": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY32",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT32",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX44->>PCIE_INT_INTERFACE_IMUX_DELAY44": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX44",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY44",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX10->>PCIE_INT_INTERFACE_IMUX_OUT10": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX10",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT10",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX1->>PCIE_INT_INTERFACE_IMUX_OUT1": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX1",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT1",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX13->>PCIE_INT_INTERFACE_IMUX_OUT13": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX13",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT13",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY19->PCIE_INT_INTERFACE_IMUX_OUT19": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY19",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT19",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX23->>PCIE_INT_INTERFACE_IMUX_DELAY23": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX23",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY23",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX27->>PCIE_INT_INTERFACE_IMUX_DELAY27": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX27",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY27",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX5->>PCIE_INT_INTERFACE_IMUX_OUT5": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX5",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT5",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B18",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS18",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY23->PCIE_INT_INTERFACE_IMUX_OUT23": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY23",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT23",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY8->PCIE_INT_INTERFACE_IMUX_OUT8": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY8",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT8",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX27->>PCIE_INT_INTERFACE_IMUX_OUT27": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX27",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT27",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX12->>PCIE_INT_INTERFACE_IMUX_OUT12": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX12",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT12",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX19->>PCIE_INT_INTERFACE_IMUX_OUT19": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX19",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT19",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX12->>PCIE_INT_INTERFACE_IMUX_DELAY12": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX12",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY12",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX42->>PCIE_INT_INTERFACE_IMUX_OUT42": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX42",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT42",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B1",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS1",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX32->>PCIE_INT_INTERFACE_IMUX_OUT32": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX32",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT32",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX35->>PCIE_INT_INTERFACE_IMUX_OUT35": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX35",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT35",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY12->PCIE_INT_INTERFACE_IMUX_OUT12": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY12",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT12",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX20->>PCIE_INT_INTERFACE_IMUX_DELAY20": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX20",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY20",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX11->>PCIE_INT_INTERFACE_IMUX_OUT11": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX11",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT11",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY5->PCIE_INT_INTERFACE_IMUX_OUT5": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY5",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT5",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX2->>PCIE_INT_INTERFACE_IMUX_OUT2": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX2",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT2",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX37->>PCIE_INT_INTERFACE_IMUX_DELAY37": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX37",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY37",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B23",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS23",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX22->>PCIE_INT_INTERFACE_IMUX_DELAY22": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX22",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY22",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX46->>PCIE_INT_INTERFACE_IMUX_OUT46": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX46",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT46",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY2->PCIE_INT_INTERFACE_IMUX_OUT2": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY2",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT2",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX28->>PCIE_INT_INTERFACE_IMUX_OUT28": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX28",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT28",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX13->>PCIE_INT_INTERFACE_IMUX_DELAY13": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX13",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY13",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY6->PCIE_INT_INTERFACE_IMUX_OUT6": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY6",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT6",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX30->>PCIE_INT_INTERFACE_IMUX_DELAY30": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX30",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY30",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B14->>INT_INTERFACE_LOGIC_OUTS14": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B14",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS14",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY4->PCIE_INT_INTERFACE_IMUX_OUT4": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY4",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT4",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX17->>PCIE_INT_INTERFACE_IMUX_DELAY17": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX17",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY17",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B17->>INT_INTERFACE_LOGIC_OUTS17": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B17",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS17",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX44->>PCIE_INT_INTERFACE_IMUX_OUT44": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX44",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT44",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX4->>PCIE_INT_INTERFACE_IMUX_DELAY4": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX4",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY4",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX24->>PCIE_INT_INTERFACE_IMUX_DELAY24": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX24",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY24",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY11->PCIE_INT_INTERFACE_IMUX_OUT11": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY11",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT11",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY35->PCIE_INT_INTERFACE_IMUX_OUT35": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY35",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT35",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B19->>INT_INTERFACE_LOGIC_OUTS19": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B19",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS19",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B6",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS6",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY30->PCIE_INT_INTERFACE_IMUX_OUT30": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY30",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT30",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX47->>PCIE_INT_INTERFACE_IMUX_DELAY47": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX47",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY47",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX3->>PCIE_INT_INTERFACE_IMUX_OUT3": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX3",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT3",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX21->>PCIE_INT_INTERFACE_IMUX_DELAY21": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX21",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY21",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX20->>PCIE_INT_INTERFACE_IMUX_OUT20": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX20",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT20",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY1->PCIE_INT_INTERFACE_IMUX_OUT1": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY1",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT1",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY7->PCIE_INT_INTERFACE_IMUX_OUT7": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY7",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT7",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX28->>PCIE_INT_INTERFACE_IMUX_DELAY28": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX28",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY28",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B8->>INT_INTERFACE_LOGIC_OUTS8": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B8",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS8",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX14->>PCIE_INT_INTERFACE_IMUX_DELAY14": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX14",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY14",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX4->>PCIE_INT_INTERFACE_IMUX_OUT4": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX4",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT4",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX3->>PCIE_INT_INTERFACE_IMUX_DELAY3": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX3",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_DELAY3",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY41->PCIE_INT_INTERFACE_IMUX_OUT41": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY41",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT41",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX_DELAY21->PCIE_INT_INTERFACE_IMUX_OUT21": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX_DELAY21",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT21",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "INT_INTERFACE_LOGIC_OUTS_B21",
      "dst_wire": "INT_INTERFACE_LOGIC_OUTS21",
      "is_pseudo": "0"
    },
    "PCIE_INT_INTERFACE_R.PCIE_INT_INTERFACE_IMUX43->>PCIE_INT_INTERFACE_IMUX_OUT43": {
      "is_directional": "1",
      "can_invert": "0",
      "src_wire": "PCIE_INT_INTERFACE_IMUX43",
      "dst_wire": "PCIE_INT_INTERFACE_IMUX_OUT43",
      "is_pseudo": "0"
    }
  },
  "wires": [
    "PCIE_INT_INTERFACE_IMUX42",
    "PCIE_INT_INTERFACE_IMUX_OUT9",
    "INT_INTERFACE_EE4BEG3",
    "PCIE_INT_INTERFACE_IMUX_OUT7",
    "INT_INTERFACE_FAN0",
    "INT_INTERFACE_LOGIC_OUTS8",
    "INT_INTERFACE_LOGIC_OUTS13",
    "PCIE_INT_INTERFACE_IMUX_DELAY12",
    "PCIE_INT_INTERFACE_IMUX_DELAY38",
    "INT_INTERFACE_CTRL1",
    "PCIE_INT_INTERFACE_IMUX_OUT38",
    "PCIE_INT_INTERFACE_IMUX14",
    "INT_INTERFACE_SW4END3",
    "INT_INTERFACE_EE4BEG2",
    "PCIE_INT_INTERFACE_IMUX_DELAY23",
    "INT_INTERFACE_WW2END1",
    "INT_INTERFACE_WW2A3",
    "PCIE_INT_INTERFACE_IMUX_DELAY21",
    "INT_INTERFACE_LH5",
    "PCIE_INT_INTERFACE_IMUX_DELAY9",
    "PCIE_INT_INTERFACE_IMUX_DELAY0",
    "INT_INTERFACE_BLOCK_OUTS_B2",
    "INT_INTERFACE_LH3",
    "INT_INTERFACE_WW4A3",
    "INT_INTERFACE_LOGIC_OUTS_B6",
    "INT_INTERFACE_WW4END0",
    "PCIE_INT_INTERFACE_IMUX_OUT18",
    "INT_INTERFACE_LOGIC_OUTS_B23",
    "INT_INTERFACE_FAN3",
    "PCIE_INT_INTERFACE_IMUX_DELAY14",
    "PCIE_INT_INTERFACE_IMUX4",
    "INT_INTERFACE_BLOCK_OUTS_B1",
    "INT_INTERFACE_WW4END2",
    "INT_INTERFACE_LOGIC_OUTS_B1",
    "INT_INTERFACE_EL1BEG1",
    "INT_INTERFACE_SW4END0",
    "INT_INTERFACE_BYP5",
    "INT_INTERFACE_NE4C0",
    "PCIE_INT_INTERFACE_IMUX_OUT17",
    "INT_INTERFACE_LOGIC_OUTS_B19",
    "PCIE_INT_INTERFACE_IMUX15",
    "INT_INTERFACE_WW2A1",
    "PCIE_INT_INTERFACE_IMUX_OUT13",
    "PCIE_INT_INTERFACE_IMUX35",
    "PCIE_INT_INTERFACE_IMUX_OUT19",
    "INT_INTERFACE_LOGIC_OUTS20",
    "PCIE_INT_INTERFACE_IMUX_DELAY45",
    "PCIE_INT_INTERFACE_IMUX_OUT11",
    "INT_INTERFACE_LOGIC_OUTS12",
    "PCIE_INT_INTERFACE_IMUX2",
    "INT_INTERFACE_SW2A3",
    "INT_INTERFACE_EE4BEG1",
    "INT_INTERFACE_WW2A0",
    "PCIE_INT_INTERFACE_IMUX17",
    "INT_INTERFACE_LOGIC_OUTS_B15",
    "INT_INTERFACE_NW4END2",
    "PCIE_INT_INTERFACE_IMUX_OUT10",
    "PCIE_INT_INTERFACE_IMUX_DELAY17",
    "PCIE_INT_INTERFACE_IMUX_OUT39",
    "PCIE_INT_INTERFACE_IMUX16",
    "PCIE_INT_INTERFACE_IMUX41",
    "INT_INTERFACE_WW4A0",
    "PCIE_INT_INTERFACE_IMUX46",
    "INT_INTERFACE_LOGIC_OUTS_B0",
    "INT_INTERFACE_SW4END1",
    "PCIE_INT_INTERFACE_IMUX_DELAY31",
    "INT_INTERFACE_SE4C2",
    "INT_INTERFACE_LOGIC_OUTS23",
    "INT_INTERFACE_ER1BEG0",
    "PCIE_INT_INTERFACE_IMUX_OUT32",
    "INT_INTERFACE_LH2",
    "PCIE_INT_INTERFACE_IMUX_DELAY41",
    "INT_INTERFACE_BYP7",
    "INT_INTERFACE_NW4END0",
    "INT_INTERFACE_EE4C3",
    "INT_INTERFACE_EE2A0",
    "PCIE_INT_INTERFACE_IMUX_DELAY2",
    "INT_INTERFACE_BYP1",
    "INT_INTERFACE_LOGIC_OUTS7",
    "PCIE_INT_INTERFACE_IMUX1",
    "INT_INTERFACE_WW2END3",
    "PCIE_INT_INTERFACE_IMUX_OUT34",
    "PCIE_INT_INTERFACE_IMUX_DELAY8",
    "INT_INTERFACE_BLOCK_OUTS_B0",
    "PCIE_INT_INTERFACE_IMUX_OUT45",
    "PCIE_INT_INTERFACE_IMUX_OUT21",
    "INT_INTERFACE_LH6",
    "INT_INTERFACE_FAN4",
    "INT_INTERFACE_WR1END2",
    "INT_INTERFACE_LOGIC_OUTS15",
    "PCIE_INT_INTERFACE_IMUX_OUT33",
    "INT_INTERFACE_SE2A2",
    "PCIE_INT_INTERFACE_IMUX_DELAY28",
    "PCIE_INT_INTERFACE_IMUX_OUT4",
    "PCIE_INT_INTERFACE_IMUX_DELAY4",
    "INT_INTERFACE_LOGIC_OUTS19",
    "INT_INTERFACE_EE4A1",
    "PCIE_INT_INTERFACE_IMUX_OUT23",
    "INT_INTERFACE_WW4B1",
    "PCIE_INT_INTERFACE_IMUX_OUT12",
    "INT_INTERFACE_BLOCK_OUTS_B3",
    "INT_INTERFACE_LOGIC_OUTS_B7",
    "INT_INTERFACE_LH8",
    "PCIE_INT_INTERFACE_IMUX7",
    "INT_INTERFACE_BYP4",
    "PCIE_INT_INTERFACE_IMUX19",
    "INT_INTERFACE_LH10",
    "INT_INTERFACE_LOGIC_OUTS10",
    "PCIE_INT_INTERFACE_IMUX_DELAY7",
    "INT_INTERFACE_LOGIC_OUTS0",
    "PCIE_INT_INTERFACE_IMUX_DELAY30",
    "PCIE_INT_INTERFACE_IMUX47",
    "PCIE_INT_INTERFACE_IMUX_DELAY20",
    "PCIE_INT_INTERFACE_IMUX0",
    "PCIE_INT_INTERFACE_IMUX39",
    "PCIE_INT_INTERFACE_IMUX_DELAY11",
    "PCIE_INT_INTERFACE_IMUX_OUT5",
    "PCIE_INT_INTERFACE_IMUX_DELAY16",
    "PCIE_INT_INTERFACE_IMUX26",
    "INT_INTERFACE_WW4B2",
    "INT_INTERFACE_WW4A2",
    "PCIE_INT_INTERFACE_IMUX30",
    "INT_INTERFACE_SE4C0",
    "PCIE_INT_INTERFACE_IMUX11",
    "PCIE_INT_INTERFACE_IMUX45",
    "INT_INTERFACE_WW4C3",
    "INT_INTERFACE_EE2BEG0",
    "PCIE_INT_INTERFACE_IMUX5",
    "PCIE_INT_INTERFACE_IMUX_DELAY35",
    "INT_INTERFACE_WW4B0",
    "INT_INTERFACE_NW2A2",
    "PCIE_INT_INTERFACE_IMUX_DELAY1",
    "INT_INTERFACE_WW2END2",
    "PCIE_INT_INTERFACE_IMUX_OUT41",
    "PCIE_INT_INTERFACE_IMUX_DELAY24",
    "PCIE_INT_INTERFACE_IMUX12",
    "INT_INTERFACE_LOGIC_OUTS_B12",
    "PCIE_INT_INTERFACE_IMUX_OUT20",
    "PCIE_INT_INTERFACE_IMUX32",
    "PCIE_INT_INTERFACE_IMUX18",
    "INT_INTERFACE_BYP3",
    "PCIE_INT_INTERFACE_IMUX_DELAY40",
    "PCIE_INT_INTERFACE_IMUX_OUT40",
    "PCIE_INT_INTERFACE_IMUX_DELAY32",
    "PCIE_INT_INTERFACE_IMUX_OUT15",
    "INT_INTERFACE_SW4A1",
    "INT_INTERFACE_EE2A1",
    "INT_INTERFACE_LOGIC_OUTS9",
    "PCIE_INT_INTERFACE_IMUX_DELAY25",
    "INT_INTERFACE_WW2A2",
    "PCIE_INT_INTERFACE_IMUX_DELAY37",
    "INT_INTERFACE_NW4A3",
    "PCIE_INT_INTERFACE_IMUX_OUT2",
    "INT_INTERFACE_SW4END2",
    "INT_INTERFACE_LOGIC_OUTS_B9",
    "PCIE_INT_INTERFACE_IMUX_OUT36",
    "PCIE_INT_INTERFACE_IMUX43",
    "INT_INTERFACE_CLK1",
    "INT_INTERFACE_EE4C2",
    "INT_INTERFACE_BYP6",
    "PCIE_INT_INTERFACE_IMUX_DELAY6",
    "PCIE_INT_INTERFACE_IMUX_DELAY34",
    "INT_INTERFACE_NW2A3",
    "INT_INTERFACE_EE4C1",
    "INT_INTERFACE_FAN5",
    "INT_INTERFACE_EE4BEG0",
    "INT_INTERFACE_BYP0",
    "INT_INTERFACE_LOGIC_OUTS14",
    "INT_INTERFACE_EE4A0",
    "INT_INTERFACE_BYP2",
    "INT_INTERFACE_LOGIC_OUTS2",
    "PCIE_INT_INTERFACE_IMUX6",
    "INT_INTERFACE_NE4C2",
    "INT_INTERFACE_LOGIC_OUTS6",
    "INT_INTERFACE_NE2A2",
    "PCIE_INT_INTERFACE_IMUX_OUT27",
    "PCIE_INT_INTERFACE_IMUX_OUT0",
    "INT_INTERFACE_SE4BEG2",
    "PCIE_INT_INTERFACE_IMUX_OUT26",
    "INT_INTERFACE_LOGIC_OUTS22",
    "PCIE_INT_INTERFACE_IMUX_DELAY33",
    "PCIE_INT_INTERFACE_IMUX_DELAY42",
    "INT_INTERFACE_LOGIC_OUTS11",
    "PCIE_INT_INTERFACE_IMUX_OUT8",
    "PCIE_INT_INTERFACE_IMUX22",
    "INT_INTERFACE_NW4A2",
    "INT_INTERFACE_LOGIC_OUTS_B16",
    "INT_INTERFACE_WW4END3",
    "INT_INTERFACE_WW4B3",
    "INT_INTERFACE_NW4END3",
    "INT_INTERFACE_LOGIC_OUTS1",
    "INT_INTERFACE_WL1END2",
    "INT_INTERFACE_LOGIC_OUTS_B21",
    "INT_INTERFACE_NW4A0",
    "PCIE_INT_INTERFACE_IMUX27",
    "INT_INTERFACE_LOGIC_OUTS_B17",
    "INT_INTERFACE_LH4",
    "PCIE_INT_INTERFACE_IMUX34",
    "INT_INTERFACE_LH11",
    "INT_INTERFACE_EE2A3",
    "PCIE_INT_INTERFACE_IMUX_DELAY39",
    "INT_INTERFACE_NE4C3",
    "INT_INTERFACE_EE2BEG2",
    "INT_INTERFACE_WR1END3",
    "PCIE_INT_INTERFACE_IMUX_DELAY19",
    "INT_INTERFACE_LOGIC_OUTS_B14",
    "INT_INTERFACE_LOGIC_OUTS_B10",
    "INT_INTERFACE_NW4END1",
    "PCIE_INT_INTERFACE_IMUX_DELAY44",
    "PCIE_INT_INTERFACE_IMUX_OUT47",
    "PCIE_INT_INTERFACE_IMUX_DELAY43",
    "INT_INTERFACE_NW2A1",
    "INT_INTERFACE_WW4C0",
    "INT_INTERFACE_SW2A0",
    "PCIE_INT_INTERFACE_IMUX13",
    "PCIE_INT_INTERFACE_IMUX_OUT29",
    "PCIE_INT_INTERFACE_IMUX23",
    "INT_INTERFACE_NW2A0",
    "INT_INTERFACE_WL1END3",
    "PCIE_INT_INTERFACE_IMUX_DELAY27",
    "INT_INTERFACE_EL1BEG2",
    "PCIE_INT_INTERFACE_IMUX_DELAY3",
    "INT_INTERFACE_FAN2",
    "INT_INTERFACE_LOGIC_OUTS3",
    "PCIE_INT_INTERFACE_IMUX_OUT1",
    "INT_INTERFACE_EE2BEG1",
    "PCIE_INT_INTERFACE_IMUX_OUT25",
    "INT_INTERFACE_SW4A2",
    "INT_INTERFACE_EE4A2",
    "INT_INTERFACE_SE2A3",
    "INT_INTERFACE_LOGIC_OUTS_B2",
    "INT_INTERFACE_EE4B2",
    "INT_INTERFACE_LOGIC_OUTS_B13",
    "PCIE_INT_INTERFACE_IMUX_DELAY18",
    "INT_INTERFACE_LH9",
    "INT_INTERFACE_SW2A1",
    "PCIE_INT_INTERFACE_IMUX8",
    "INT_INTERFACE_NE4BEG0",
    "INT_INTERFACE_WL1END1",
    "INT_INTERFACE_LOGIC_OUTS_B5",
    "INT_INTERFACE_NW4A1",
    "INT_INTERFACE_NE4BEG3",
    "PCIE_INT_INTERFACE_IMUX_DELAY36",
    "INT_INTERFACE_CLK0",
    "INT_INTERFACE_WR1END0",
    "PCIE_INT_INTERFACE_IMUX36",
    "INT_INTERFACE_LOGIC_OUTS_B4",
    "INT_INTERFACE_SE4BEG1",
    "PCIE_INT_INTERFACE_IMUX_OUT43",
    "PCIE_INT_INTERFACE_IMUX10",
    "INT_INTERFACE_FAN1",
    "INT_INTERFACE_MONITOR_P",
    "INT_INTERFACE_LOGIC_OUTS_B8",
    "PCIE_INT_INTERFACE_IMUX_DELAY13",
    "INT_INTERFACE_LH1",
    "PCIE_INT_INTERFACE_IMUX21",
    "PCIE_INT_INTERFACE_IMUX3",
    "INT_INTERFACE_LOGIC_OUTS_B18",
    "PCIE_INT_INTERFACE_IMUX_OUT37",
    "PCIE_INT_INTERFACE_IMUX38",
    "INT_INTERFACE_EE2BEG3",
    "INT_INTERFACE_MONITOR_N",
    "INT_INTERFACE_EE2A2",
    "INT_INTERFACE_LOGIC_OUTS21",
    "PCIE_INT_INTERFACE_IMUX_DELAY5",
    "PCIE_INT_INTERFACE_IMUX_OUT30",
    "PCIE_INT_INTERFACE_IMUX_OUT44",
    "INT_INTERFACE_NE4C1",
    "INT_INTERFACE_ER1BEG2",
    "INT_INTERFACE_SE4BEG3",
    "PCIE_INT_INTERFACE_IMUX_OUT22",
    "INT_INTERFACE_NE2A3",
    "INT_INTERFACE_SE2A0",
    "PCIE_INT_INTERFACE_IMUX_DELAY26",
    "PCIE_INT_INTERFACE_IMUX31",
    "INT_INTERFACE_EE4B3",
    "PCIE_INT_INTERFACE_IMUX_OUT31",
    "INT_INTERFACE_EE4B1",
    "INT_INTERFACE_WW4END1",
    "INT_INTERFACE_SE4BEG0",
    "INT_INTERFACE_LH7",
    "PCIE_INT_INTERFACE_IMUX_DELAY47",
    "PCIE_INT_INTERFACE_IMUX_DELAY22",
    "PCIE_INT_INTERFACE_IMUX37",
    "PCIE_INT_INTERFACE_IMUX_DELAY29",
    "INT_INTERFACE_ER1BEG1",
    "INT_INTERFACE_NE4BEG1",
    "INT_INTERFACE_SW4A0",
    "PCIE_INT_INTERFACE_IMUX28",
    "INT_INTERFACE_LOGIC_OUTS_B20",
    "INT_INTERFACE_SW4A3",
    "INT_INTERFACE_LOGIC_OUTS18",
    "INT_INTERFACE_FAN7",
    "INT_INTERFACE_WW2END0",
    "INT_INTERFACE_EE4B0",
    "PCIE_INT_INTERFACE_IMUX_DELAY15",
    "PCIE_INT_INTERFACE_IMUX9",
    "INT_INTERFACE_NE2A1",
    "INT_INTERFACE_EE4C0",
    "PCIE_INT_INTERFACE_IMUX_OUT3",
    "PCIE_INT_INTERFACE_IMUX_OUT24",
    "PCIE_INT_INTERFACE_IMUX25",
    "INT_INTERFACE_SW2A2",
    "INT_INTERFACE_LOGIC_OUTS5",
    "INT_INTERFACE_NE2A0",
    "PCIE_INT_INTERFACE_IMUX40",
    "INT_INTERFACE_SE2A1",
    "PCIE_INT_INTERFACE_IMUX44",
    "INT_INTERFACE_EL1BEG0",
    "INT_INTERFACE_LOGIC_OUTS16",
    "INT_INTERFACE_LOGIC_OUTS4",
    "INT_INTERFACE_WW4C2",
    "INT_INTERFACE_WW4C1",
    "PCIE_INT_INTERFACE_IMUX_OUT35",
    "INT_INTERFACE_EE4A3",
    "INT_INTERFACE_NE4BEG2",
    "INT_INTERFACE_CTRL0",
    "PCIE_INT_INTERFACE_IMUX33",
    "PCIE_INT_INTERFACE_IMUX_OUT6",
    "INT_INTERFACE_SE4C1",
    "INT_INTERFACE_WL1END0",
    "INT_INTERFACE_WW4A1",
    "INT_INTERFACE_LOGIC_OUTS_B3",
    "PCIE_INT_INTERFACE_IMUX20",
    "INT_INTERFACE_EL1BEG3",
    "PCIE_INT_INTERFACE_IMUX_OUT28",
    "PCIE_INT_INTERFACE_IMUX_OUT46",
    "PCIE_INT_INTERFACE_IMUX_DELAY46",
    "PCIE_INT_INTERFACE_IMUX_OUT16",
    "INT_INTERFACE_FAN6",
    "INT_INTERFACE_LH12",
    "PCIE_INT_INTERFACE_IMUX_DELAY10",
    "INT_INTERFACE_WR1END1",
    "PCIE_INT_INTERFACE_IMUX_OUT14",
    "INT_INTERFACE_ER1BEG3",
    "PCIE_INT_INTERFACE_IMUX24",
    "PCIE_INT_INTERFACE_IMUX29",
    "INT_INTERFACE_SE4C3",
    "INT_INTERFACE_LOGIC_OUTS17",
    "PCIE_INT_INTERFACE_IMUX_OUT42",
    "INT_INTERFACE_LOGIC_OUTS_B11",
    "INT_INTERFACE_LOGIC_OUTS_B22"
  ],
  "tile_type": "PCIE_INT_INTERFACE_R",
  "sites": []
}