<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='7116' type='7101'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='14628'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='29079'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='11290' u='r' c='_ZN12_GLOBAL__N_111X86FastISel37fastEmit_X86ISD_FGETEXPS_MVT_v4f32_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='282074' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='282074' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1864'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5148' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5834' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
