Version 3.2 HI-TECH Software Intermediate Code
"775 /Applications/microchip/xc8/v1.32/include/plib/i2c.h
[v _IdleI2C `(v ~T0 @X0 0 ef ]
"16177 /Applications/microchip/xc8/v1.32/include/pic18f458.h
[s S968 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S968 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"16176
[u S967 `S968 1 ]
[n S967 . . ]
"16188
[v _SSPCON2bits `VS967 ~T0 @X0 0 e@4037 ]
"779 /Applications/microchip/xc8/v1.32/include/plib/i2c.h
[v _WriteI2C `(c ~T0 @X0 0 ef1`uc ]
"783
[v _ReadI2C `(uc ~T0 @X0 0 ef ]
"406 ../MPU6050.h
[s S1188 `uc 1 `uc -> 14 `i ]
[n S1188 MPU6050_t devAddr buffer ]
"657
[v _MPU6050_setClockSource `(v ~T0 @X0 0 ef1`uc ]
"432
[v _MPU6050_setFullScaleGyroRange `(v ~T0 @X0 0 ef1`uc ]
"442
[v _MPU6050_setFullScaleAccelRange `(v ~T0 @X0 0 ef1`uc ]
"651
[v _MPU6050_setSleepEnabled `(v ~T0 @X0 0 ef1`uc ]
"684
[v _MPU6050_getDeviceID `(uc ~T0 @X0 0 ef ]
"587
[v _MPU6050_getMotion6 `(v ~T0 @X0 0 ef6`*i`*i`*i`*i`*i`*i ]
"25 /Applications/microchip/xc8/v1.32/include/plib/delays.h
[v _Delay100TCYx `(v ~T0 @X0 0 ef1`uc ]
"146 ../MS5803-01BA.c
[c E8736 0 1 .. ]
[n E8736 _BOOL FALSE TRUE  ]
"10783 /Applications/microchip/xc8/v1.32/include/pic18f458.h
[v _CANCON `Vuc ~T0 @X0 0 e@3951 ]
"10705
[v _CANSTAT `Vuc ~T0 @X0 0 e@3950 ]
"13064
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"10866
[v _BRGCON1 `Vuc ~T0 @X0 0 e@3952 ]
"10927
[v _BRGCON2 `Vuc ~T0 @X0 0 e@3953 ]
"3047
[v _RXM0SIDH `Vuc ~T0 @X0 0 e@3864 ]
"3179
[v _RXM0SIDL `Vuc ~T0 @X0 0 e@3865 ]
"3531
[v _RXM1SIDH `Vuc ~T0 @X0 0 e@3868 ]
"3663
[v _RXM1SIDL `Vuc ~T0 @X0 0 e@3869 ]
"179
[v _RXF0SIDL `Vuc ~T0 @X0 0 e@3841 ]
"679
[v _RXF1SIDL `Vuc ~T0 @X0 0 e@3845 ]
"1179
[v _RXF2SIDL `Vuc ~T0 @X0 0 e@3849 ]
"1679
[v _RXF3SIDL `Vuc ~T0 @X0 0 e@3853 ]
"2179
[v _RXF4SIDL `Vuc ~T0 @X0 0 e@3857 ]
"2679
[v _RXF5SIDL `Vuc ~T0 @X0 0 e@3861 ]
"9035
[v _RXB0CON `Vuc ~T0 @X0 0 e@3936 ]
"7714
[v _RXB1CON `Vuc ~T0 @X0 0 e@3920 ]
"13075
[s S821 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S821 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"13085
[s S822 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S822 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"13074
[u S820 `S821 1 `S822 1 ]
[n S820 . . . ]
"13096
[v _TRISBbits `VS820 ~T0 @X0 0 e@3987 ]
"37 /Applications/microchip/xc8/v1.32/include/plib/delays.h
[v _Delay10KTCYx `(v ~T0 @X0 0 ef1`uc ]
"581 /Applications/microchip/xc8/v1.32/include/plib/usart.h
[v _OpenUSART `(v ~T0 @X0 0 ef2`uc`ui ]
"777 /Applications/microchip/xc8/v1.32/include/plib/i2c.h
[v _OpenI2C `(v ~T0 @X0 0 ef2`uc`uc ]
"16576 /Applications/microchip/xc8/v1.32/include/pic18f458.h
[v _SSPADD `Vuc ~T0 @X0 0 e@4040 ]
"6484
[v _TXB0CON `Vuc ~T0 @X0 0 e@3904 ]
"6719
[v _TXB0SIDL `Vuc ~T0 @X0 0 e@3906 ]
"6587
[v _TXB0SIDH `Vuc ~T0 @X0 0 e@3905 ]
"7087
[v _TXB0DLC `Vuc ~T0 @X0 0 e@3909 ]
"7175
[v _TXB0D0 `Vuc ~T0 @X0 0 e@3910 ]
"7236
[v _TXB0D1 `Vuc ~T0 @X0 0 e@3911 ]
"7297
[v _TXB0D2 `Vuc ~T0 @X0 0 e@3912 ]
"7358
[v _TXB0D3 `Vuc ~T0 @X0 0 e@3913 ]
"7419
[v _TXB0D4 `Vuc ~T0 @X0 0 e@3914 ]
"7480
[v _TXB0D5 `Vuc ~T0 @X0 0 e@3915 ]
"7541
[v _TXB0D6 `Vuc ~T0 @X0 0 e@3916 ]
"7602
[v _TXB0D7 `Vuc ~T0 @X0 0 e@3917 ]
"9303
[v _RXB0SIDL `Vuc ~T0 @X0 0 e@3938 ]
"9171
[v _RXB0SIDH `Vuc ~T0 @X0 0 e@3937 ]
"9817
[v _RXB0D0 `Vuc ~T0 @X0 0 e@3942 ]
"9928
[v _RXB0D1 `Vuc ~T0 @X0 0 e@3943 ]
"10039
[v _RXB0D2 `Vuc ~T0 @X0 0 e@3944 ]
"10150
[v _RXB0D3 `Vuc ~T0 @X0 0 e@3945 ]
"10261
[v _RXB0D4 `Vuc ~T0 @X0 0 e@3946 ]
"10372
[v _RXB0D5 `Vuc ~T0 @X0 0 e@3947 ]
"10483
[v _RXB0D6 `Vuc ~T0 @X0 0 e@3948 ]
"10594
[v _RXB0D7 `Vuc ~T0 @X0 0 e@3949 ]
"12375
[s S775 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S775 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"12385
[s S776 :1 `uc 1 ]
[n S776 . LB0 ]
"12388
[s S777 :1 `uc 1 :1 `uc 1 ]
[n S777 . . LB1 ]
"12392
[s S778 :2 `uc 1 :1 `uc 1 ]
[n S778 . . LB2 ]
"12396
[s S779 :3 `uc 1 :1 `uc 1 ]
[n S779 . . LB3 ]
"12400
[s S780 :4 `uc 1 :1 `uc 1 ]
[n S780 . . LB4 ]
"12404
[s S781 :5 `uc 1 :1 `uc 1 ]
[n S781 . . LB5 ]
"12408
[s S782 :6 `uc 1 :1 `uc 1 ]
[n S782 . . LB6 ]
"12412
[s S783 :7 `uc 1 :1 `uc 1 ]
[n S783 . . LB7 ]
"12374
[u S774 `S775 1 `S776 1 `S777 1 `S778 1 `S779 1 `S780 1 `S781 1 `S782 1 `S783 1 ]
[n S774 . . . . . . . . . . ]
"12417
[v _LATBbits `VS774 ~T0 @X0 0 e@3978 ]
[p mainexit ]
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;htc.h: 21: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 24: extern void __builtin_software_breakpoint(void);
[; ;pic18f458.h: 47: extern volatile unsigned char RXF0SIDH @ 0xF00;
"49 /Applications/microchip/xc8/v1.32/include/pic18f458.h
[; ;pic18f458.h: 49: asm("RXF0SIDH equ 0F00h");
[; <" RXF0SIDH equ 0F00h ;# ">
[; ;pic18f458.h: 52: typedef union {
[; ;pic18f458.h: 53: struct {
[; ;pic18f458.h: 54: unsigned SID3 :1;
[; ;pic18f458.h: 55: unsigned SID4 :1;
[; ;pic18f458.h: 56: unsigned SID5 :1;
[; ;pic18f458.h: 57: unsigned SID6 :1;
[; ;pic18f458.h: 58: unsigned SID7 :1;
[; ;pic18f458.h: 59: unsigned SID8 :1;
[; ;pic18f458.h: 60: unsigned SID9 :1;
[; ;pic18f458.h: 61: unsigned SID10 :1;
[; ;pic18f458.h: 62: };
[; ;pic18f458.h: 63: struct {
[; ;pic18f458.h: 64: unsigned :7;
[; ;pic18f458.h: 65: unsigned RXF0SID10 :1;
[; ;pic18f458.h: 66: };
[; ;pic18f458.h: 67: struct {
[; ;pic18f458.h: 68: unsigned RXF0SID3 :1;
[; ;pic18f458.h: 69: };
[; ;pic18f458.h: 70: struct {
[; ;pic18f458.h: 71: unsigned :1;
[; ;pic18f458.h: 72: unsigned RXF0SID4 :1;
[; ;pic18f458.h: 73: };
[; ;pic18f458.h: 74: struct {
[; ;pic18f458.h: 75: unsigned :2;
[; ;pic18f458.h: 76: unsigned RXF0SID5 :1;
[; ;pic18f458.h: 77: };
[; ;pic18f458.h: 78: struct {
[; ;pic18f458.h: 79: unsigned :3;
[; ;pic18f458.h: 80: unsigned RXF0SID6 :1;
[; ;pic18f458.h: 81: };
[; ;pic18f458.h: 82: struct {
[; ;pic18f458.h: 83: unsigned :4;
[; ;pic18f458.h: 84: unsigned RXF0SID7 :1;
[; ;pic18f458.h: 85: };
[; ;pic18f458.h: 86: struct {
[; ;pic18f458.h: 87: unsigned :5;
[; ;pic18f458.h: 88: unsigned RXF0SID8 :1;
[; ;pic18f458.h: 89: };
[; ;pic18f458.h: 90: struct {
[; ;pic18f458.h: 91: unsigned :6;
[; ;pic18f458.h: 92: unsigned RXF0SID9 :1;
[; ;pic18f458.h: 93: };
[; ;pic18f458.h: 94: } RXF0SIDHbits_t;
[; ;pic18f458.h: 95: extern volatile RXF0SIDHbits_t RXF0SIDHbits @ 0xF00;
[; ;pic18f458.h: 179: extern volatile unsigned char RXF0SIDL @ 0xF01;
"181
[; ;pic18f458.h: 181: asm("RXF0SIDL equ 0F01h");
[; <" RXF0SIDL equ 0F01h ;# ">
[; ;pic18f458.h: 184: typedef union {
[; ;pic18f458.h: 185: struct {
[; ;pic18f458.h: 186: unsigned EID16 :1;
[; ;pic18f458.h: 187: unsigned EID17 :1;
[; ;pic18f458.h: 188: unsigned :1;
[; ;pic18f458.h: 189: unsigned EXIDEN :1;
[; ;pic18f458.h: 190: unsigned :1;
[; ;pic18f458.h: 191: unsigned SID0 :1;
[; ;pic18f458.h: 192: unsigned SID1 :1;
[; ;pic18f458.h: 193: unsigned SID2 :1;
[; ;pic18f458.h: 194: };
[; ;pic18f458.h: 195: struct {
[; ;pic18f458.h: 196: unsigned RXF0EID16 :1;
[; ;pic18f458.h: 197: };
[; ;pic18f458.h: 198: struct {
[; ;pic18f458.h: 199: unsigned :1;
[; ;pic18f458.h: 200: unsigned RXF0EID17 :1;
[; ;pic18f458.h: 201: };
[; ;pic18f458.h: 202: struct {
[; ;pic18f458.h: 203: unsigned :3;
[; ;pic18f458.h: 204: unsigned RXF0EXIDEN :1;
[; ;pic18f458.h: 205: };
[; ;pic18f458.h: 206: struct {
[; ;pic18f458.h: 207: unsigned :5;
[; ;pic18f458.h: 208: unsigned RXF0SID0 :1;
[; ;pic18f458.h: 209: };
[; ;pic18f458.h: 210: struct {
[; ;pic18f458.h: 211: unsigned :6;
[; ;pic18f458.h: 212: unsigned RXF0SID1 :1;
[; ;pic18f458.h: 213: };
[; ;pic18f458.h: 214: struct {
[; ;pic18f458.h: 215: unsigned :7;
[; ;pic18f458.h: 216: unsigned RXF0SID2 :1;
[; ;pic18f458.h: 217: };
[; ;pic18f458.h: 218: } RXF0SIDLbits_t;
[; ;pic18f458.h: 219: extern volatile RXF0SIDLbits_t RXF0SIDLbits @ 0xF01;
[; ;pic18f458.h: 283: extern volatile unsigned char RXF0EIDH @ 0xF02;
"285
[; ;pic18f458.h: 285: asm("RXF0EIDH equ 0F02h");
[; <" RXF0EIDH equ 0F02h ;# ">
[; ;pic18f458.h: 288: typedef union {
[; ;pic18f458.h: 289: struct {
[; ;pic18f458.h: 290: unsigned EID8 :1;
[; ;pic18f458.h: 291: unsigned EID9 :1;
[; ;pic18f458.h: 292: unsigned EID10 :1;
[; ;pic18f458.h: 293: unsigned EID11 :1;
[; ;pic18f458.h: 294: unsigned EID12 :1;
[; ;pic18f458.h: 295: unsigned EID13 :1;
[; ;pic18f458.h: 296: unsigned EID14 :1;
[; ;pic18f458.h: 297: unsigned EID15 :1;
[; ;pic18f458.h: 298: };
[; ;pic18f458.h: 299: struct {
[; ;pic18f458.h: 300: unsigned :2;
[; ;pic18f458.h: 301: unsigned RXF0EID10 :1;
[; ;pic18f458.h: 302: };
[; ;pic18f458.h: 303: struct {
[; ;pic18f458.h: 304: unsigned :3;
[; ;pic18f458.h: 305: unsigned RXF0EID11 :1;
[; ;pic18f458.h: 306: };
[; ;pic18f458.h: 307: struct {
[; ;pic18f458.h: 308: unsigned :4;
[; ;pic18f458.h: 309: unsigned RXF0EID12 :1;
[; ;pic18f458.h: 310: };
[; ;pic18f458.h: 311: struct {
[; ;pic18f458.h: 312: unsigned :5;
[; ;pic18f458.h: 313: unsigned RXF0EID13 :1;
[; ;pic18f458.h: 314: };
[; ;pic18f458.h: 315: struct {
[; ;pic18f458.h: 316: unsigned :6;
[; ;pic18f458.h: 317: unsigned RXF0EID14 :1;
[; ;pic18f458.h: 318: };
[; ;pic18f458.h: 319: struct {
[; ;pic18f458.h: 320: unsigned :7;
[; ;pic18f458.h: 321: unsigned RXF0EID15 :1;
[; ;pic18f458.h: 322: };
[; ;pic18f458.h: 323: struct {
[; ;pic18f458.h: 324: unsigned RXF0EID8 :1;
[; ;pic18f458.h: 325: };
[; ;pic18f458.h: 326: struct {
[; ;pic18f458.h: 327: unsigned :1;
[; ;pic18f458.h: 328: unsigned RXF0EID9 :1;
[; ;pic18f458.h: 329: };
[; ;pic18f458.h: 330: } RXF0EIDHbits_t;
[; ;pic18f458.h: 331: extern volatile RXF0EIDHbits_t RXF0EIDHbits @ 0xF02;
[; ;pic18f458.h: 415: extern volatile unsigned char RXF0EIDL @ 0xF03;
"417
[; ;pic18f458.h: 417: asm("RXF0EIDL equ 0F03h");
[; <" RXF0EIDL equ 0F03h ;# ">
[; ;pic18f458.h: 420: typedef union {
[; ;pic18f458.h: 421: struct {
[; ;pic18f458.h: 422: unsigned EID0 :1;
[; ;pic18f458.h: 423: unsigned EID1 :1;
[; ;pic18f458.h: 424: unsigned EID2 :1;
[; ;pic18f458.h: 425: unsigned EID3 :1;
[; ;pic18f458.h: 426: unsigned EID4 :1;
[; ;pic18f458.h: 427: unsigned EID5 :1;
[; ;pic18f458.h: 428: unsigned EID6 :1;
[; ;pic18f458.h: 429: unsigned EID7 :1;
[; ;pic18f458.h: 430: };
[; ;pic18f458.h: 431: struct {
[; ;pic18f458.h: 432: unsigned RXF0EID0 :1;
[; ;pic18f458.h: 433: };
[; ;pic18f458.h: 434: struct {
[; ;pic18f458.h: 435: unsigned :1;
[; ;pic18f458.h: 436: unsigned RXF0EID1 :1;
[; ;pic18f458.h: 437: };
[; ;pic18f458.h: 438: struct {
[; ;pic18f458.h: 439: unsigned :2;
[; ;pic18f458.h: 440: unsigned RXF0EID2 :1;
[; ;pic18f458.h: 441: };
[; ;pic18f458.h: 442: struct {
[; ;pic18f458.h: 443: unsigned :3;
[; ;pic18f458.h: 444: unsigned RXF0EID3 :1;
[; ;pic18f458.h: 445: };
[; ;pic18f458.h: 446: struct {
[; ;pic18f458.h: 447: unsigned :4;
[; ;pic18f458.h: 448: unsigned RXF0EID4 :1;
[; ;pic18f458.h: 449: };
[; ;pic18f458.h: 450: struct {
[; ;pic18f458.h: 451: unsigned :5;
[; ;pic18f458.h: 452: unsigned RXF0EID5 :1;
[; ;pic18f458.h: 453: };
[; ;pic18f458.h: 454: struct {
[; ;pic18f458.h: 455: unsigned :6;
[; ;pic18f458.h: 456: unsigned RXF0EID6 :1;
[; ;pic18f458.h: 457: };
[; ;pic18f458.h: 458: struct {
[; ;pic18f458.h: 459: unsigned :7;
[; ;pic18f458.h: 460: unsigned RXF0EID7 :1;
[; ;pic18f458.h: 461: };
[; ;pic18f458.h: 462: } RXF0EIDLbits_t;
[; ;pic18f458.h: 463: extern volatile RXF0EIDLbits_t RXF0EIDLbits @ 0xF03;
[; ;pic18f458.h: 547: extern volatile unsigned char RXF1SIDH @ 0xF04;
"549
[; ;pic18f458.h: 549: asm("RXF1SIDH equ 0F04h");
[; <" RXF1SIDH equ 0F04h ;# ">
[; ;pic18f458.h: 552: typedef union {
[; ;pic18f458.h: 553: struct {
[; ;pic18f458.h: 554: unsigned SID3 :1;
[; ;pic18f458.h: 555: unsigned SID4 :1;
[; ;pic18f458.h: 556: unsigned SID5 :1;
[; ;pic18f458.h: 557: unsigned SID6 :1;
[; ;pic18f458.h: 558: unsigned SID7 :1;
[; ;pic18f458.h: 559: unsigned SID8 :1;
[; ;pic18f458.h: 560: unsigned SID9 :1;
[; ;pic18f458.h: 561: unsigned SID10 :1;
[; ;pic18f458.h: 562: };
[; ;pic18f458.h: 563: struct {
[; ;pic18f458.h: 564: unsigned :7;
[; ;pic18f458.h: 565: unsigned RXF1SID10 :1;
[; ;pic18f458.h: 566: };
[; ;pic18f458.h: 567: struct {
[; ;pic18f458.h: 568: unsigned RXF1SID3 :1;
[; ;pic18f458.h: 569: };
[; ;pic18f458.h: 570: struct {
[; ;pic18f458.h: 571: unsigned :1;
[; ;pic18f458.h: 572: unsigned RXF1SID4 :1;
[; ;pic18f458.h: 573: };
[; ;pic18f458.h: 574: struct {
[; ;pic18f458.h: 575: unsigned :2;
[; ;pic18f458.h: 576: unsigned RXF1SID5 :1;
[; ;pic18f458.h: 577: };
[; ;pic18f458.h: 578: struct {
[; ;pic18f458.h: 579: unsigned :3;
[; ;pic18f458.h: 580: unsigned RXF1SID6 :1;
[; ;pic18f458.h: 581: };
[; ;pic18f458.h: 582: struct {
[; ;pic18f458.h: 583: unsigned :4;
[; ;pic18f458.h: 584: unsigned RXF1SID7 :1;
[; ;pic18f458.h: 585: };
[; ;pic18f458.h: 586: struct {
[; ;pic18f458.h: 587: unsigned :5;
[; ;pic18f458.h: 588: unsigned RXF1SID8 :1;
[; ;pic18f458.h: 589: };
[; ;pic18f458.h: 590: struct {
[; ;pic18f458.h: 591: unsigned :6;
[; ;pic18f458.h: 592: unsigned RXF1SID9 :1;
[; ;pic18f458.h: 593: };
[; ;pic18f458.h: 594: } RXF1SIDHbits_t;
[; ;pic18f458.h: 595: extern volatile RXF1SIDHbits_t RXF1SIDHbits @ 0xF04;
[; ;pic18f458.h: 679: extern volatile unsigned char RXF1SIDL @ 0xF05;
"681
[; ;pic18f458.h: 681: asm("RXF1SIDL equ 0F05h");
[; <" RXF1SIDL equ 0F05h ;# ">
[; ;pic18f458.h: 684: typedef union {
[; ;pic18f458.h: 685: struct {
[; ;pic18f458.h: 686: unsigned EID16 :1;
[; ;pic18f458.h: 687: unsigned EID17 :1;
[; ;pic18f458.h: 688: unsigned :1;
[; ;pic18f458.h: 689: unsigned EXIDEN :1;
[; ;pic18f458.h: 690: unsigned :1;
[; ;pic18f458.h: 691: unsigned SID0 :1;
[; ;pic18f458.h: 692: unsigned SID1 :1;
[; ;pic18f458.h: 693: unsigned SID2 :1;
[; ;pic18f458.h: 694: };
[; ;pic18f458.h: 695: struct {
[; ;pic18f458.h: 696: unsigned RXF1EID16 :1;
[; ;pic18f458.h: 697: };
[; ;pic18f458.h: 698: struct {
[; ;pic18f458.h: 699: unsigned :1;
[; ;pic18f458.h: 700: unsigned RXF1EID17 :1;
[; ;pic18f458.h: 701: };
[; ;pic18f458.h: 702: struct {
[; ;pic18f458.h: 703: unsigned :3;
[; ;pic18f458.h: 704: unsigned RXF1EXIDEN :1;
[; ;pic18f458.h: 705: };
[; ;pic18f458.h: 706: struct {
[; ;pic18f458.h: 707: unsigned :5;
[; ;pic18f458.h: 708: unsigned RXF1SID0 :1;
[; ;pic18f458.h: 709: };
[; ;pic18f458.h: 710: struct {
[; ;pic18f458.h: 711: unsigned :6;
[; ;pic18f458.h: 712: unsigned RXF1SID1 :1;
[; ;pic18f458.h: 713: };
[; ;pic18f458.h: 714: struct {
[; ;pic18f458.h: 715: unsigned :7;
[; ;pic18f458.h: 716: unsigned RXF1SID2 :1;
[; ;pic18f458.h: 717: };
[; ;pic18f458.h: 718: } RXF1SIDLbits_t;
[; ;pic18f458.h: 719: extern volatile RXF1SIDLbits_t RXF1SIDLbits @ 0xF05;
[; ;pic18f458.h: 783: extern volatile unsigned char RXF1EIDH @ 0xF06;
"785
[; ;pic18f458.h: 785: asm("RXF1EIDH equ 0F06h");
[; <" RXF1EIDH equ 0F06h ;# ">
[; ;pic18f458.h: 788: typedef union {
[; ;pic18f458.h: 789: struct {
[; ;pic18f458.h: 790: unsigned EID8 :1;
[; ;pic18f458.h: 791: unsigned EID9 :1;
[; ;pic18f458.h: 792: unsigned EID10 :1;
[; ;pic18f458.h: 793: unsigned EID11 :1;
[; ;pic18f458.h: 794: unsigned EID12 :1;
[; ;pic18f458.h: 795: unsigned EID13 :1;
[; ;pic18f458.h: 796: unsigned EID14 :1;
[; ;pic18f458.h: 797: unsigned EID15 :1;
[; ;pic18f458.h: 798: };
[; ;pic18f458.h: 799: struct {
[; ;pic18f458.h: 800: unsigned :2;
[; ;pic18f458.h: 801: unsigned RXF1EID10 :1;
[; ;pic18f458.h: 802: };
[; ;pic18f458.h: 803: struct {
[; ;pic18f458.h: 804: unsigned :3;
[; ;pic18f458.h: 805: unsigned RXF1EID11 :1;
[; ;pic18f458.h: 806: };
[; ;pic18f458.h: 807: struct {
[; ;pic18f458.h: 808: unsigned :4;
[; ;pic18f458.h: 809: unsigned RXF1EID12 :1;
[; ;pic18f458.h: 810: };
[; ;pic18f458.h: 811: struct {
[; ;pic18f458.h: 812: unsigned :5;
[; ;pic18f458.h: 813: unsigned RXF1EID13 :1;
[; ;pic18f458.h: 814: };
[; ;pic18f458.h: 815: struct {
[; ;pic18f458.h: 816: unsigned :6;
[; ;pic18f458.h: 817: unsigned RXF1EID14 :1;
[; ;pic18f458.h: 818: };
[; ;pic18f458.h: 819: struct {
[; ;pic18f458.h: 820: unsigned :7;
[; ;pic18f458.h: 821: unsigned RXF1EID15 :1;
[; ;pic18f458.h: 822: };
[; ;pic18f458.h: 823: struct {
[; ;pic18f458.h: 824: unsigned RXF1EID8 :1;
[; ;pic18f458.h: 825: };
[; ;pic18f458.h: 826: struct {
[; ;pic18f458.h: 827: unsigned :1;
[; ;pic18f458.h: 828: unsigned RXF1EID9 :1;
[; ;pic18f458.h: 829: };
[; ;pic18f458.h: 830: } RXF1EIDHbits_t;
[; ;pic18f458.h: 831: extern volatile RXF1EIDHbits_t RXF1EIDHbits @ 0xF06;
[; ;pic18f458.h: 915: extern volatile unsigned char RXF1EIDL @ 0xF07;
"917
[; ;pic18f458.h: 917: asm("RXF1EIDL equ 0F07h");
[; <" RXF1EIDL equ 0F07h ;# ">
[; ;pic18f458.h: 920: typedef union {
[; ;pic18f458.h: 921: struct {
[; ;pic18f458.h: 922: unsigned EID0 :1;
[; ;pic18f458.h: 923: unsigned EID1 :1;
[; ;pic18f458.h: 924: unsigned EID2 :1;
[; ;pic18f458.h: 925: unsigned EID3 :1;
[; ;pic18f458.h: 926: unsigned EID4 :1;
[; ;pic18f458.h: 927: unsigned EID5 :1;
[; ;pic18f458.h: 928: unsigned EID6 :1;
[; ;pic18f458.h: 929: unsigned EID7 :1;
[; ;pic18f458.h: 930: };
[; ;pic18f458.h: 931: struct {
[; ;pic18f458.h: 932: unsigned RXF1EID0 :1;
[; ;pic18f458.h: 933: };
[; ;pic18f458.h: 934: struct {
[; ;pic18f458.h: 935: unsigned :1;
[; ;pic18f458.h: 936: unsigned RXF1EID1 :1;
[; ;pic18f458.h: 937: };
[; ;pic18f458.h: 938: struct {
[; ;pic18f458.h: 939: unsigned :2;
[; ;pic18f458.h: 940: unsigned RXF1EID2 :1;
[; ;pic18f458.h: 941: };
[; ;pic18f458.h: 942: struct {
[; ;pic18f458.h: 943: unsigned :3;
[; ;pic18f458.h: 944: unsigned RXF1EID3 :1;
[; ;pic18f458.h: 945: };
[; ;pic18f458.h: 946: struct {
[; ;pic18f458.h: 947: unsigned :4;
[; ;pic18f458.h: 948: unsigned RXF1EID4 :1;
[; ;pic18f458.h: 949: };
[; ;pic18f458.h: 950: struct {
[; ;pic18f458.h: 951: unsigned :5;
[; ;pic18f458.h: 952: unsigned RXF1EID5 :1;
[; ;pic18f458.h: 953: };
[; ;pic18f458.h: 954: struct {
[; ;pic18f458.h: 955: unsigned :6;
[; ;pic18f458.h: 956: unsigned RXF1EID6 :1;
[; ;pic18f458.h: 957: };
[; ;pic18f458.h: 958: struct {
[; ;pic18f458.h: 959: unsigned :7;
[; ;pic18f458.h: 960: unsigned RXF1EID7 :1;
[; ;pic18f458.h: 961: };
[; ;pic18f458.h: 962: } RXF1EIDLbits_t;
[; ;pic18f458.h: 963: extern volatile RXF1EIDLbits_t RXF1EIDLbits @ 0xF07;
[; ;pic18f458.h: 1047: extern volatile unsigned char RXF2SIDH @ 0xF08;
"1049
[; ;pic18f458.h: 1049: asm("RXF2SIDH equ 0F08h");
[; <" RXF2SIDH equ 0F08h ;# ">
[; ;pic18f458.h: 1052: typedef union {
[; ;pic18f458.h: 1053: struct {
[; ;pic18f458.h: 1054: unsigned SID3 :1;
[; ;pic18f458.h: 1055: unsigned SID4 :1;
[; ;pic18f458.h: 1056: unsigned SID5 :1;
[; ;pic18f458.h: 1057: unsigned SID6 :1;
[; ;pic18f458.h: 1058: unsigned SID7 :1;
[; ;pic18f458.h: 1059: unsigned SID8 :1;
[; ;pic18f458.h: 1060: unsigned SID9 :1;
[; ;pic18f458.h: 1061: unsigned SID10 :1;
[; ;pic18f458.h: 1062: };
[; ;pic18f458.h: 1063: struct {
[; ;pic18f458.h: 1064: unsigned :7;
[; ;pic18f458.h: 1065: unsigned RXF2SID10 :1;
[; ;pic18f458.h: 1066: };
[; ;pic18f458.h: 1067: struct {
[; ;pic18f458.h: 1068: unsigned RXF2SID3 :1;
[; ;pic18f458.h: 1069: };
[; ;pic18f458.h: 1070: struct {
[; ;pic18f458.h: 1071: unsigned :1;
[; ;pic18f458.h: 1072: unsigned RXF2SID4 :1;
[; ;pic18f458.h: 1073: };
[; ;pic18f458.h: 1074: struct {
[; ;pic18f458.h: 1075: unsigned :2;
[; ;pic18f458.h: 1076: unsigned RXF2SID5 :1;
[; ;pic18f458.h: 1077: };
[; ;pic18f458.h: 1078: struct {
[; ;pic18f458.h: 1079: unsigned :3;
[; ;pic18f458.h: 1080: unsigned RXF2SID6 :1;
[; ;pic18f458.h: 1081: };
[; ;pic18f458.h: 1082: struct {
[; ;pic18f458.h: 1083: unsigned :4;
[; ;pic18f458.h: 1084: unsigned RXF2SID7 :1;
[; ;pic18f458.h: 1085: };
[; ;pic18f458.h: 1086: struct {
[; ;pic18f458.h: 1087: unsigned :5;
[; ;pic18f458.h: 1088: unsigned RXF2SID8 :1;
[; ;pic18f458.h: 1089: };
[; ;pic18f458.h: 1090: struct {
[; ;pic18f458.h: 1091: unsigned :6;
[; ;pic18f458.h: 1092: unsigned RXF2SID9 :1;
[; ;pic18f458.h: 1093: };
[; ;pic18f458.h: 1094: } RXF2SIDHbits_t;
[; ;pic18f458.h: 1095: extern volatile RXF2SIDHbits_t RXF2SIDHbits @ 0xF08;
[; ;pic18f458.h: 1179: extern volatile unsigned char RXF2SIDL @ 0xF09;
"1181
[; ;pic18f458.h: 1181: asm("RXF2SIDL equ 0F09h");
[; <" RXF2SIDL equ 0F09h ;# ">
[; ;pic18f458.h: 1184: typedef union {
[; ;pic18f458.h: 1185: struct {
[; ;pic18f458.h: 1186: unsigned EID16 :1;
[; ;pic18f458.h: 1187: unsigned EID17 :1;
[; ;pic18f458.h: 1188: unsigned :1;
[; ;pic18f458.h: 1189: unsigned EXIDEN :1;
[; ;pic18f458.h: 1190: unsigned :1;
[; ;pic18f458.h: 1191: unsigned SID0 :1;
[; ;pic18f458.h: 1192: unsigned SID1 :1;
[; ;pic18f458.h: 1193: unsigned SID2 :1;
[; ;pic18f458.h: 1194: };
[; ;pic18f458.h: 1195: struct {
[; ;pic18f458.h: 1196: unsigned RXF2EID16 :1;
[; ;pic18f458.h: 1197: };
[; ;pic18f458.h: 1198: struct {
[; ;pic18f458.h: 1199: unsigned :1;
[; ;pic18f458.h: 1200: unsigned RXF2EID17 :1;
[; ;pic18f458.h: 1201: };
[; ;pic18f458.h: 1202: struct {
[; ;pic18f458.h: 1203: unsigned :3;
[; ;pic18f458.h: 1204: unsigned RXF2EXIDEN :1;
[; ;pic18f458.h: 1205: };
[; ;pic18f458.h: 1206: struct {
[; ;pic18f458.h: 1207: unsigned :5;
[; ;pic18f458.h: 1208: unsigned RXF2SID0 :1;
[; ;pic18f458.h: 1209: };
[; ;pic18f458.h: 1210: struct {
[; ;pic18f458.h: 1211: unsigned :6;
[; ;pic18f458.h: 1212: unsigned RXF2SID1 :1;
[; ;pic18f458.h: 1213: };
[; ;pic18f458.h: 1214: struct {
[; ;pic18f458.h: 1215: unsigned :7;
[; ;pic18f458.h: 1216: unsigned RXF2SID2 :1;
[; ;pic18f458.h: 1217: };
[; ;pic18f458.h: 1218: } RXF2SIDLbits_t;
[; ;pic18f458.h: 1219: extern volatile RXF2SIDLbits_t RXF2SIDLbits @ 0xF09;
[; ;pic18f458.h: 1283: extern volatile unsigned char RXF2EIDH @ 0xF0A;
"1285
[; ;pic18f458.h: 1285: asm("RXF2EIDH equ 0F0Ah");
[; <" RXF2EIDH equ 0F0Ah ;# ">
[; ;pic18f458.h: 1288: typedef union {
[; ;pic18f458.h: 1289: struct {
[; ;pic18f458.h: 1290: unsigned EID8 :1;
[; ;pic18f458.h: 1291: unsigned EID9 :1;
[; ;pic18f458.h: 1292: unsigned EID10 :1;
[; ;pic18f458.h: 1293: unsigned EID11 :1;
[; ;pic18f458.h: 1294: unsigned EID12 :1;
[; ;pic18f458.h: 1295: unsigned EID13 :1;
[; ;pic18f458.h: 1296: unsigned EID14 :1;
[; ;pic18f458.h: 1297: unsigned EID15 :1;
[; ;pic18f458.h: 1298: };
[; ;pic18f458.h: 1299: struct {
[; ;pic18f458.h: 1300: unsigned :2;
[; ;pic18f458.h: 1301: unsigned RXF2EID10 :1;
[; ;pic18f458.h: 1302: };
[; ;pic18f458.h: 1303: struct {
[; ;pic18f458.h: 1304: unsigned :3;
[; ;pic18f458.h: 1305: unsigned RXF2EID11 :1;
[; ;pic18f458.h: 1306: };
[; ;pic18f458.h: 1307: struct {
[; ;pic18f458.h: 1308: unsigned :4;
[; ;pic18f458.h: 1309: unsigned RXF2EID12 :1;
[; ;pic18f458.h: 1310: };
[; ;pic18f458.h: 1311: struct {
[; ;pic18f458.h: 1312: unsigned :5;
[; ;pic18f458.h: 1313: unsigned RXF2EID13 :1;
[; ;pic18f458.h: 1314: };
[; ;pic18f458.h: 1315: struct {
[; ;pic18f458.h: 1316: unsigned :6;
[; ;pic18f458.h: 1317: unsigned RXF2EID14 :1;
[; ;pic18f458.h: 1318: };
[; ;pic18f458.h: 1319: struct {
[; ;pic18f458.h: 1320: unsigned :7;
[; ;pic18f458.h: 1321: unsigned RXF2EID15 :1;
[; ;pic18f458.h: 1322: };
[; ;pic18f458.h: 1323: struct {
[; ;pic18f458.h: 1324: unsigned RXF2EID8 :1;
[; ;pic18f458.h: 1325: };
[; ;pic18f458.h: 1326: struct {
[; ;pic18f458.h: 1327: unsigned :1;
[; ;pic18f458.h: 1328: unsigned RXF2EID9 :1;
[; ;pic18f458.h: 1329: };
[; ;pic18f458.h: 1330: } RXF2EIDHbits_t;
[; ;pic18f458.h: 1331: extern volatile RXF2EIDHbits_t RXF2EIDHbits @ 0xF0A;
[; ;pic18f458.h: 1415: extern volatile unsigned char RXF2EIDL @ 0xF0B;
"1417
[; ;pic18f458.h: 1417: asm("RXF2EIDL equ 0F0Bh");
[; <" RXF2EIDL equ 0F0Bh ;# ">
[; ;pic18f458.h: 1420: typedef union {
[; ;pic18f458.h: 1421: struct {
[; ;pic18f458.h: 1422: unsigned EID0 :1;
[; ;pic18f458.h: 1423: unsigned EID1 :1;
[; ;pic18f458.h: 1424: unsigned EID2 :1;
[; ;pic18f458.h: 1425: unsigned EID3 :1;
[; ;pic18f458.h: 1426: unsigned EID4 :1;
[; ;pic18f458.h: 1427: unsigned EID5 :1;
[; ;pic18f458.h: 1428: unsigned EID6 :1;
[; ;pic18f458.h: 1429: unsigned EID7 :1;
[; ;pic18f458.h: 1430: };
[; ;pic18f458.h: 1431: struct {
[; ;pic18f458.h: 1432: unsigned RXF2EID0 :1;
[; ;pic18f458.h: 1433: };
[; ;pic18f458.h: 1434: struct {
[; ;pic18f458.h: 1435: unsigned :1;
[; ;pic18f458.h: 1436: unsigned RXF2EID1 :1;
[; ;pic18f458.h: 1437: };
[; ;pic18f458.h: 1438: struct {
[; ;pic18f458.h: 1439: unsigned :2;
[; ;pic18f458.h: 1440: unsigned RXF2EID2 :1;
[; ;pic18f458.h: 1441: };
[; ;pic18f458.h: 1442: struct {
[; ;pic18f458.h: 1443: unsigned :3;
[; ;pic18f458.h: 1444: unsigned RXF2EID3 :1;
[; ;pic18f458.h: 1445: };
[; ;pic18f458.h: 1446: struct {
[; ;pic18f458.h: 1447: unsigned :4;
[; ;pic18f458.h: 1448: unsigned RXF2EID4 :1;
[; ;pic18f458.h: 1449: };
[; ;pic18f458.h: 1450: struct {
[; ;pic18f458.h: 1451: unsigned :5;
[; ;pic18f458.h: 1452: unsigned RXF2EID5 :1;
[; ;pic18f458.h: 1453: };
[; ;pic18f458.h: 1454: struct {
[; ;pic18f458.h: 1455: unsigned :6;
[; ;pic18f458.h: 1456: unsigned RXF2EID6 :1;
[; ;pic18f458.h: 1457: };
[; ;pic18f458.h: 1458: struct {
[; ;pic18f458.h: 1459: unsigned :7;
[; ;pic18f458.h: 1460: unsigned RXF2EID7 :1;
[; ;pic18f458.h: 1461: };
[; ;pic18f458.h: 1462: } RXF2EIDLbits_t;
[; ;pic18f458.h: 1463: extern volatile RXF2EIDLbits_t RXF2EIDLbits @ 0xF0B;
[; ;pic18f458.h: 1547: extern volatile unsigned char RXF3SIDH @ 0xF0C;
"1549
[; ;pic18f458.h: 1549: asm("RXF3SIDH equ 0F0Ch");
[; <" RXF3SIDH equ 0F0Ch ;# ">
[; ;pic18f458.h: 1552: typedef union {
[; ;pic18f458.h: 1553: struct {
[; ;pic18f458.h: 1554: unsigned SID3 :1;
[; ;pic18f458.h: 1555: unsigned SID4 :1;
[; ;pic18f458.h: 1556: unsigned SID5 :1;
[; ;pic18f458.h: 1557: unsigned SID6 :1;
[; ;pic18f458.h: 1558: unsigned SID7 :1;
[; ;pic18f458.h: 1559: unsigned SID8 :1;
[; ;pic18f458.h: 1560: unsigned SID9 :1;
[; ;pic18f458.h: 1561: unsigned SID10 :1;
[; ;pic18f458.h: 1562: };
[; ;pic18f458.h: 1563: struct {
[; ;pic18f458.h: 1564: unsigned :7;
[; ;pic18f458.h: 1565: unsigned RXF3SID10 :1;
[; ;pic18f458.h: 1566: };
[; ;pic18f458.h: 1567: struct {
[; ;pic18f458.h: 1568: unsigned RXF3SID3 :1;
[; ;pic18f458.h: 1569: };
[; ;pic18f458.h: 1570: struct {
[; ;pic18f458.h: 1571: unsigned :1;
[; ;pic18f458.h: 1572: unsigned RXF3SID4 :1;
[; ;pic18f458.h: 1573: };
[; ;pic18f458.h: 1574: struct {
[; ;pic18f458.h: 1575: unsigned :2;
[; ;pic18f458.h: 1576: unsigned RXF3SID5 :1;
[; ;pic18f458.h: 1577: };
[; ;pic18f458.h: 1578: struct {
[; ;pic18f458.h: 1579: unsigned :3;
[; ;pic18f458.h: 1580: unsigned RXF3SID6 :1;
[; ;pic18f458.h: 1581: };
[; ;pic18f458.h: 1582: struct {
[; ;pic18f458.h: 1583: unsigned :4;
[; ;pic18f458.h: 1584: unsigned RXF3SID7 :1;
[; ;pic18f458.h: 1585: };
[; ;pic18f458.h: 1586: struct {
[; ;pic18f458.h: 1587: unsigned :5;
[; ;pic18f458.h: 1588: unsigned RXF3SID8 :1;
[; ;pic18f458.h: 1589: };
[; ;pic18f458.h: 1590: struct {
[; ;pic18f458.h: 1591: unsigned :6;
[; ;pic18f458.h: 1592: unsigned RXF3SID9 :1;
[; ;pic18f458.h: 1593: };
[; ;pic18f458.h: 1594: } RXF3SIDHbits_t;
[; ;pic18f458.h: 1595: extern volatile RXF3SIDHbits_t RXF3SIDHbits @ 0xF0C;
[; ;pic18f458.h: 1679: extern volatile unsigned char RXF3SIDL @ 0xF0D;
"1681
[; ;pic18f458.h: 1681: asm("RXF3SIDL equ 0F0Dh");
[; <" RXF3SIDL equ 0F0Dh ;# ">
[; ;pic18f458.h: 1684: typedef union {
[; ;pic18f458.h: 1685: struct {
[; ;pic18f458.h: 1686: unsigned EID16 :1;
[; ;pic18f458.h: 1687: unsigned EID17 :1;
[; ;pic18f458.h: 1688: unsigned :1;
[; ;pic18f458.h: 1689: unsigned EXIDEN :1;
[; ;pic18f458.h: 1690: unsigned :1;
[; ;pic18f458.h: 1691: unsigned SID0 :1;
[; ;pic18f458.h: 1692: unsigned SID1 :1;
[; ;pic18f458.h: 1693: unsigned SID2 :1;
[; ;pic18f458.h: 1694: };
[; ;pic18f458.h: 1695: struct {
[; ;pic18f458.h: 1696: unsigned RXF3EID16 :1;
[; ;pic18f458.h: 1697: };
[; ;pic18f458.h: 1698: struct {
[; ;pic18f458.h: 1699: unsigned :1;
[; ;pic18f458.h: 1700: unsigned RXF3EID17 :1;
[; ;pic18f458.h: 1701: };
[; ;pic18f458.h: 1702: struct {
[; ;pic18f458.h: 1703: unsigned :3;
[; ;pic18f458.h: 1704: unsigned RXF3EXIDEN :1;
[; ;pic18f458.h: 1705: };
[; ;pic18f458.h: 1706: struct {
[; ;pic18f458.h: 1707: unsigned :5;
[; ;pic18f458.h: 1708: unsigned RXF3SID0 :1;
[; ;pic18f458.h: 1709: };
[; ;pic18f458.h: 1710: struct {
[; ;pic18f458.h: 1711: unsigned :6;
[; ;pic18f458.h: 1712: unsigned RXF3SID1 :1;
[; ;pic18f458.h: 1713: };
[; ;pic18f458.h: 1714: struct {
[; ;pic18f458.h: 1715: unsigned :7;
[; ;pic18f458.h: 1716: unsigned RXF3SID2 :1;
[; ;pic18f458.h: 1717: };
[; ;pic18f458.h: 1718: } RXF3SIDLbits_t;
[; ;pic18f458.h: 1719: extern volatile RXF3SIDLbits_t RXF3SIDLbits @ 0xF0D;
[; ;pic18f458.h: 1783: extern volatile unsigned char RXF3EIDH @ 0xF0E;
"1785
[; ;pic18f458.h: 1785: asm("RXF3EIDH equ 0F0Eh");
[; <" RXF3EIDH equ 0F0Eh ;# ">
[; ;pic18f458.h: 1788: typedef union {
[; ;pic18f458.h: 1789: struct {
[; ;pic18f458.h: 1790: unsigned EID8 :1;
[; ;pic18f458.h: 1791: unsigned EID9 :1;
[; ;pic18f458.h: 1792: unsigned EID10 :1;
[; ;pic18f458.h: 1793: unsigned EID11 :1;
[; ;pic18f458.h: 1794: unsigned EID12 :1;
[; ;pic18f458.h: 1795: unsigned EID13 :1;
[; ;pic18f458.h: 1796: unsigned EID14 :1;
[; ;pic18f458.h: 1797: unsigned EID15 :1;
[; ;pic18f458.h: 1798: };
[; ;pic18f458.h: 1799: struct {
[; ;pic18f458.h: 1800: unsigned :2;
[; ;pic18f458.h: 1801: unsigned RXF3EID10 :1;
[; ;pic18f458.h: 1802: };
[; ;pic18f458.h: 1803: struct {
[; ;pic18f458.h: 1804: unsigned :3;
[; ;pic18f458.h: 1805: unsigned RXF3EID11 :1;
[; ;pic18f458.h: 1806: };
[; ;pic18f458.h: 1807: struct {
[; ;pic18f458.h: 1808: unsigned :4;
[; ;pic18f458.h: 1809: unsigned RXF3EID12 :1;
[; ;pic18f458.h: 1810: };
[; ;pic18f458.h: 1811: struct {
[; ;pic18f458.h: 1812: unsigned :5;
[; ;pic18f458.h: 1813: unsigned RXF3EID13 :1;
[; ;pic18f458.h: 1814: };
[; ;pic18f458.h: 1815: struct {
[; ;pic18f458.h: 1816: unsigned :6;
[; ;pic18f458.h: 1817: unsigned RXF3EID14 :1;
[; ;pic18f458.h: 1818: };
[; ;pic18f458.h: 1819: struct {
[; ;pic18f458.h: 1820: unsigned :7;
[; ;pic18f458.h: 1821: unsigned RXF3EID15 :1;
[; ;pic18f458.h: 1822: };
[; ;pic18f458.h: 1823: struct {
[; ;pic18f458.h: 1824: unsigned RXF3EID8 :1;
[; ;pic18f458.h: 1825: };
[; ;pic18f458.h: 1826: struct {
[; ;pic18f458.h: 1827: unsigned :1;
[; ;pic18f458.h: 1828: unsigned RXF3EID9 :1;
[; ;pic18f458.h: 1829: };
[; ;pic18f458.h: 1830: } RXF3EIDHbits_t;
[; ;pic18f458.h: 1831: extern volatile RXF3EIDHbits_t RXF3EIDHbits @ 0xF0E;
[; ;pic18f458.h: 1915: extern volatile unsigned char RXF3EIDL @ 0xF0F;
"1917
[; ;pic18f458.h: 1917: asm("RXF3EIDL equ 0F0Fh");
[; <" RXF3EIDL equ 0F0Fh ;# ">
[; ;pic18f458.h: 1920: typedef union {
[; ;pic18f458.h: 1921: struct {
[; ;pic18f458.h: 1922: unsigned EID0 :1;
[; ;pic18f458.h: 1923: unsigned EID1 :1;
[; ;pic18f458.h: 1924: unsigned EID2 :1;
[; ;pic18f458.h: 1925: unsigned EID3 :1;
[; ;pic18f458.h: 1926: unsigned EID4 :1;
[; ;pic18f458.h: 1927: unsigned EID5 :1;
[; ;pic18f458.h: 1928: unsigned EID6 :1;
[; ;pic18f458.h: 1929: unsigned EID7 :1;
[; ;pic18f458.h: 1930: };
[; ;pic18f458.h: 1931: struct {
[; ;pic18f458.h: 1932: unsigned RXF3EID0 :1;
[; ;pic18f458.h: 1933: };
[; ;pic18f458.h: 1934: struct {
[; ;pic18f458.h: 1935: unsigned :1;
[; ;pic18f458.h: 1936: unsigned RXF3EID1 :1;
[; ;pic18f458.h: 1937: };
[; ;pic18f458.h: 1938: struct {
[; ;pic18f458.h: 1939: unsigned :2;
[; ;pic18f458.h: 1940: unsigned RXF3EID2 :1;
[; ;pic18f458.h: 1941: };
[; ;pic18f458.h: 1942: struct {
[; ;pic18f458.h: 1943: unsigned :3;
[; ;pic18f458.h: 1944: unsigned RXF3EID3 :1;
[; ;pic18f458.h: 1945: };
[; ;pic18f458.h: 1946: struct {
[; ;pic18f458.h: 1947: unsigned :4;
[; ;pic18f458.h: 1948: unsigned RXF3EID4 :1;
[; ;pic18f458.h: 1949: };
[; ;pic18f458.h: 1950: struct {
[; ;pic18f458.h: 1951: unsigned :5;
[; ;pic18f458.h: 1952: unsigned RXF3EID5 :1;
[; ;pic18f458.h: 1953: };
[; ;pic18f458.h: 1954: struct {
[; ;pic18f458.h: 1955: unsigned :6;
[; ;pic18f458.h: 1956: unsigned RXF3EID6 :1;
[; ;pic18f458.h: 1957: };
[; ;pic18f458.h: 1958: struct {
[; ;pic18f458.h: 1959: unsigned :7;
[; ;pic18f458.h: 1960: unsigned RXF3EID7 :1;
[; ;pic18f458.h: 1961: };
[; ;pic18f458.h: 1962: } RXF3EIDLbits_t;
[; ;pic18f458.h: 1963: extern volatile RXF3EIDLbits_t RXF3EIDLbits @ 0xF0F;
[; ;pic18f458.h: 2047: extern volatile unsigned char RXF4SIDH @ 0xF10;
"2049
[; ;pic18f458.h: 2049: asm("RXF4SIDH equ 0F10h");
[; <" RXF4SIDH equ 0F10h ;# ">
[; ;pic18f458.h: 2052: typedef union {
[; ;pic18f458.h: 2053: struct {
[; ;pic18f458.h: 2054: unsigned SID3 :1;
[; ;pic18f458.h: 2055: unsigned SID4 :1;
[; ;pic18f458.h: 2056: unsigned SID5 :1;
[; ;pic18f458.h: 2057: unsigned SID6 :1;
[; ;pic18f458.h: 2058: unsigned SID7 :1;
[; ;pic18f458.h: 2059: unsigned SID8 :1;
[; ;pic18f458.h: 2060: unsigned SID9 :1;
[; ;pic18f458.h: 2061: unsigned SID10 :1;
[; ;pic18f458.h: 2062: };
[; ;pic18f458.h: 2063: struct {
[; ;pic18f458.h: 2064: unsigned :7;
[; ;pic18f458.h: 2065: unsigned RXF4SID10 :1;
[; ;pic18f458.h: 2066: };
[; ;pic18f458.h: 2067: struct {
[; ;pic18f458.h: 2068: unsigned RXF4SID3 :1;
[; ;pic18f458.h: 2069: };
[; ;pic18f458.h: 2070: struct {
[; ;pic18f458.h: 2071: unsigned :1;
[; ;pic18f458.h: 2072: unsigned RXF4SID4 :1;
[; ;pic18f458.h: 2073: };
[; ;pic18f458.h: 2074: struct {
[; ;pic18f458.h: 2075: unsigned :2;
[; ;pic18f458.h: 2076: unsigned RXF4SID5 :1;
[; ;pic18f458.h: 2077: };
[; ;pic18f458.h: 2078: struct {
[; ;pic18f458.h: 2079: unsigned :3;
[; ;pic18f458.h: 2080: unsigned RXF4SID6 :1;
[; ;pic18f458.h: 2081: };
[; ;pic18f458.h: 2082: struct {
[; ;pic18f458.h: 2083: unsigned :4;
[; ;pic18f458.h: 2084: unsigned RXF4SID7 :1;
[; ;pic18f458.h: 2085: };
[; ;pic18f458.h: 2086: struct {
[; ;pic18f458.h: 2087: unsigned :5;
[; ;pic18f458.h: 2088: unsigned RXF4SID8 :1;
[; ;pic18f458.h: 2089: };
[; ;pic18f458.h: 2090: struct {
[; ;pic18f458.h: 2091: unsigned :6;
[; ;pic18f458.h: 2092: unsigned RXF4SID9 :1;
[; ;pic18f458.h: 2093: };
[; ;pic18f458.h: 2094: } RXF4SIDHbits_t;
[; ;pic18f458.h: 2095: extern volatile RXF4SIDHbits_t RXF4SIDHbits @ 0xF10;
[; ;pic18f458.h: 2179: extern volatile unsigned char RXF4SIDL @ 0xF11;
"2181
[; ;pic18f458.h: 2181: asm("RXF4SIDL equ 0F11h");
[; <" RXF4SIDL equ 0F11h ;# ">
[; ;pic18f458.h: 2184: typedef union {
[; ;pic18f458.h: 2185: struct {
[; ;pic18f458.h: 2186: unsigned EID16 :1;
[; ;pic18f458.h: 2187: unsigned EID17 :1;
[; ;pic18f458.h: 2188: unsigned :1;
[; ;pic18f458.h: 2189: unsigned EXIDEN :1;
[; ;pic18f458.h: 2190: unsigned :1;
[; ;pic18f458.h: 2191: unsigned SID0 :1;
[; ;pic18f458.h: 2192: unsigned SID1 :1;
[; ;pic18f458.h: 2193: unsigned SID2 :1;
[; ;pic18f458.h: 2194: };
[; ;pic18f458.h: 2195: struct {
[; ;pic18f458.h: 2196: unsigned RXF4EID16 :1;
[; ;pic18f458.h: 2197: };
[; ;pic18f458.h: 2198: struct {
[; ;pic18f458.h: 2199: unsigned :1;
[; ;pic18f458.h: 2200: unsigned RXF4EID17 :1;
[; ;pic18f458.h: 2201: };
[; ;pic18f458.h: 2202: struct {
[; ;pic18f458.h: 2203: unsigned :3;
[; ;pic18f458.h: 2204: unsigned RXF4EXIDEN :1;
[; ;pic18f458.h: 2205: };
[; ;pic18f458.h: 2206: struct {
[; ;pic18f458.h: 2207: unsigned :5;
[; ;pic18f458.h: 2208: unsigned RXF4SID0 :1;
[; ;pic18f458.h: 2209: };
[; ;pic18f458.h: 2210: struct {
[; ;pic18f458.h: 2211: unsigned :6;
[; ;pic18f458.h: 2212: unsigned RXF4SID1 :1;
[; ;pic18f458.h: 2213: };
[; ;pic18f458.h: 2214: struct {
[; ;pic18f458.h: 2215: unsigned :7;
[; ;pic18f458.h: 2216: unsigned RXF4SID2 :1;
[; ;pic18f458.h: 2217: };
[; ;pic18f458.h: 2218: } RXF4SIDLbits_t;
[; ;pic18f458.h: 2219: extern volatile RXF4SIDLbits_t RXF4SIDLbits @ 0xF11;
[; ;pic18f458.h: 2283: extern volatile unsigned char RXF4EIDH @ 0xF12;
"2285
[; ;pic18f458.h: 2285: asm("RXF4EIDH equ 0F12h");
[; <" RXF4EIDH equ 0F12h ;# ">
[; ;pic18f458.h: 2288: typedef union {
[; ;pic18f458.h: 2289: struct {
[; ;pic18f458.h: 2290: unsigned EID8 :1;
[; ;pic18f458.h: 2291: unsigned EID9 :1;
[; ;pic18f458.h: 2292: unsigned EID10 :1;
[; ;pic18f458.h: 2293: unsigned EID11 :1;
[; ;pic18f458.h: 2294: unsigned EID12 :1;
[; ;pic18f458.h: 2295: unsigned EID13 :1;
[; ;pic18f458.h: 2296: unsigned EID14 :1;
[; ;pic18f458.h: 2297: unsigned EID15 :1;
[; ;pic18f458.h: 2298: };
[; ;pic18f458.h: 2299: struct {
[; ;pic18f458.h: 2300: unsigned :2;
[; ;pic18f458.h: 2301: unsigned RXF4EID10 :1;
[; ;pic18f458.h: 2302: };
[; ;pic18f458.h: 2303: struct {
[; ;pic18f458.h: 2304: unsigned :3;
[; ;pic18f458.h: 2305: unsigned RXF4EID11 :1;
[; ;pic18f458.h: 2306: };
[; ;pic18f458.h: 2307: struct {
[; ;pic18f458.h: 2308: unsigned :4;
[; ;pic18f458.h: 2309: unsigned RXF4EID12 :1;
[; ;pic18f458.h: 2310: };
[; ;pic18f458.h: 2311: struct {
[; ;pic18f458.h: 2312: unsigned :5;
[; ;pic18f458.h: 2313: unsigned RXF4EID13 :1;
[; ;pic18f458.h: 2314: };
[; ;pic18f458.h: 2315: struct {
[; ;pic18f458.h: 2316: unsigned :6;
[; ;pic18f458.h: 2317: unsigned RXF4EID14 :1;
[; ;pic18f458.h: 2318: };
[; ;pic18f458.h: 2319: struct {
[; ;pic18f458.h: 2320: unsigned :7;
[; ;pic18f458.h: 2321: unsigned RXF4EID15 :1;
[; ;pic18f458.h: 2322: };
[; ;pic18f458.h: 2323: struct {
[; ;pic18f458.h: 2324: unsigned RXF4EID8 :1;
[; ;pic18f458.h: 2325: };
[; ;pic18f458.h: 2326: struct {
[; ;pic18f458.h: 2327: unsigned :1;
[; ;pic18f458.h: 2328: unsigned RXF4EID9 :1;
[; ;pic18f458.h: 2329: };
[; ;pic18f458.h: 2330: } RXF4EIDHbits_t;
[; ;pic18f458.h: 2331: extern volatile RXF4EIDHbits_t RXF4EIDHbits @ 0xF12;
[; ;pic18f458.h: 2415: extern volatile unsigned char RXF4EIDL @ 0xF13;
"2417
[; ;pic18f458.h: 2417: asm("RXF4EIDL equ 0F13h");
[; <" RXF4EIDL equ 0F13h ;# ">
[; ;pic18f458.h: 2420: typedef union {
[; ;pic18f458.h: 2421: struct {
[; ;pic18f458.h: 2422: unsigned EID0 :1;
[; ;pic18f458.h: 2423: unsigned EID1 :1;
[; ;pic18f458.h: 2424: unsigned EID2 :1;
[; ;pic18f458.h: 2425: unsigned EID3 :1;
[; ;pic18f458.h: 2426: unsigned EID4 :1;
[; ;pic18f458.h: 2427: unsigned EID5 :1;
[; ;pic18f458.h: 2428: unsigned EID6 :1;
[; ;pic18f458.h: 2429: unsigned EID7 :1;
[; ;pic18f458.h: 2430: };
[; ;pic18f458.h: 2431: struct {
[; ;pic18f458.h: 2432: unsigned RXF4EID0 :1;
[; ;pic18f458.h: 2433: };
[; ;pic18f458.h: 2434: struct {
[; ;pic18f458.h: 2435: unsigned :1;
[; ;pic18f458.h: 2436: unsigned RXF4EID1 :1;
[; ;pic18f458.h: 2437: };
[; ;pic18f458.h: 2438: struct {
[; ;pic18f458.h: 2439: unsigned :2;
[; ;pic18f458.h: 2440: unsigned RXF4EID2 :1;
[; ;pic18f458.h: 2441: };
[; ;pic18f458.h: 2442: struct {
[; ;pic18f458.h: 2443: unsigned :3;
[; ;pic18f458.h: 2444: unsigned RXF4EID3 :1;
[; ;pic18f458.h: 2445: };
[; ;pic18f458.h: 2446: struct {
[; ;pic18f458.h: 2447: unsigned :4;
[; ;pic18f458.h: 2448: unsigned RXF4EID4 :1;
[; ;pic18f458.h: 2449: };
[; ;pic18f458.h: 2450: struct {
[; ;pic18f458.h: 2451: unsigned :5;
[; ;pic18f458.h: 2452: unsigned RXF4EID5 :1;
[; ;pic18f458.h: 2453: };
[; ;pic18f458.h: 2454: struct {
[; ;pic18f458.h: 2455: unsigned :6;
[; ;pic18f458.h: 2456: unsigned RXF4EID6 :1;
[; ;pic18f458.h: 2457: };
[; ;pic18f458.h: 2458: struct {
[; ;pic18f458.h: 2459: unsigned :7;
[; ;pic18f458.h: 2460: unsigned RXF4EID7 :1;
[; ;pic18f458.h: 2461: };
[; ;pic18f458.h: 2462: } RXF4EIDLbits_t;
[; ;pic18f458.h: 2463: extern volatile RXF4EIDLbits_t RXF4EIDLbits @ 0xF13;
[; ;pic18f458.h: 2547: extern volatile unsigned char RXF5SIDH @ 0xF14;
"2549
[; ;pic18f458.h: 2549: asm("RXF5SIDH equ 0F14h");
[; <" RXF5SIDH equ 0F14h ;# ">
[; ;pic18f458.h: 2552: typedef union {
[; ;pic18f458.h: 2553: struct {
[; ;pic18f458.h: 2554: unsigned SID3 :1;
[; ;pic18f458.h: 2555: unsigned SID4 :1;
[; ;pic18f458.h: 2556: unsigned SID5 :1;
[; ;pic18f458.h: 2557: unsigned SID6 :1;
[; ;pic18f458.h: 2558: unsigned SID7 :1;
[; ;pic18f458.h: 2559: unsigned SID8 :1;
[; ;pic18f458.h: 2560: unsigned SID9 :1;
[; ;pic18f458.h: 2561: unsigned SID10 :1;
[; ;pic18f458.h: 2562: };
[; ;pic18f458.h: 2563: struct {
[; ;pic18f458.h: 2564: unsigned :7;
[; ;pic18f458.h: 2565: unsigned RXF5SID10 :1;
[; ;pic18f458.h: 2566: };
[; ;pic18f458.h: 2567: struct {
[; ;pic18f458.h: 2568: unsigned RXF5SID3 :1;
[; ;pic18f458.h: 2569: };
[; ;pic18f458.h: 2570: struct {
[; ;pic18f458.h: 2571: unsigned :1;
[; ;pic18f458.h: 2572: unsigned RXF5SID4 :1;
[; ;pic18f458.h: 2573: };
[; ;pic18f458.h: 2574: struct {
[; ;pic18f458.h: 2575: unsigned :2;
[; ;pic18f458.h: 2576: unsigned RXF5SID5 :1;
[; ;pic18f458.h: 2577: };
[; ;pic18f458.h: 2578: struct {
[; ;pic18f458.h: 2579: unsigned :3;
[; ;pic18f458.h: 2580: unsigned RXF5SID6 :1;
[; ;pic18f458.h: 2581: };
[; ;pic18f458.h: 2582: struct {
[; ;pic18f458.h: 2583: unsigned :4;
[; ;pic18f458.h: 2584: unsigned RXF5SID7 :1;
[; ;pic18f458.h: 2585: };
[; ;pic18f458.h: 2586: struct {
[; ;pic18f458.h: 2587: unsigned :5;
[; ;pic18f458.h: 2588: unsigned RXF5SID8 :1;
[; ;pic18f458.h: 2589: };
[; ;pic18f458.h: 2590: struct {
[; ;pic18f458.h: 2591: unsigned :6;
[; ;pic18f458.h: 2592: unsigned RXF5SID9 :1;
[; ;pic18f458.h: 2593: };
[; ;pic18f458.h: 2594: } RXF5SIDHbits_t;
[; ;pic18f458.h: 2595: extern volatile RXF5SIDHbits_t RXF5SIDHbits @ 0xF14;
[; ;pic18f458.h: 2679: extern volatile unsigned char RXF5SIDL @ 0xF15;
"2681
[; ;pic18f458.h: 2681: asm("RXF5SIDL equ 0F15h");
[; <" RXF5SIDL equ 0F15h ;# ">
[; ;pic18f458.h: 2684: typedef union {
[; ;pic18f458.h: 2685: struct {
[; ;pic18f458.h: 2686: unsigned EID16 :1;
[; ;pic18f458.h: 2687: unsigned EID17 :1;
[; ;pic18f458.h: 2688: unsigned :1;
[; ;pic18f458.h: 2689: unsigned EXIDEN :1;
[; ;pic18f458.h: 2690: unsigned :1;
[; ;pic18f458.h: 2691: unsigned SID0 :1;
[; ;pic18f458.h: 2692: unsigned SID1 :1;
[; ;pic18f458.h: 2693: unsigned SID2 :1;
[; ;pic18f458.h: 2694: };
[; ;pic18f458.h: 2695: struct {
[; ;pic18f458.h: 2696: unsigned RXF5EID16 :1;
[; ;pic18f458.h: 2697: };
[; ;pic18f458.h: 2698: struct {
[; ;pic18f458.h: 2699: unsigned :1;
[; ;pic18f458.h: 2700: unsigned RXF5EID17 :1;
[; ;pic18f458.h: 2701: };
[; ;pic18f458.h: 2702: struct {
[; ;pic18f458.h: 2703: unsigned :3;
[; ;pic18f458.h: 2704: unsigned RXF5EXIDEN :1;
[; ;pic18f458.h: 2705: };
[; ;pic18f458.h: 2706: struct {
[; ;pic18f458.h: 2707: unsigned :5;
[; ;pic18f458.h: 2708: unsigned RXF5SID0 :1;
[; ;pic18f458.h: 2709: };
[; ;pic18f458.h: 2710: struct {
[; ;pic18f458.h: 2711: unsigned :6;
[; ;pic18f458.h: 2712: unsigned RXF5SID1 :1;
[; ;pic18f458.h: 2713: };
[; ;pic18f458.h: 2714: struct {
[; ;pic18f458.h: 2715: unsigned :7;
[; ;pic18f458.h: 2716: unsigned RXF5SID2 :1;
[; ;pic18f458.h: 2717: };
[; ;pic18f458.h: 2718: } RXF5SIDLbits_t;
[; ;pic18f458.h: 2719: extern volatile RXF5SIDLbits_t RXF5SIDLbits @ 0xF15;
[; ;pic18f458.h: 2783: extern volatile unsigned char RXF5EIDH @ 0xF16;
"2785
[; ;pic18f458.h: 2785: asm("RXF5EIDH equ 0F16h");
[; <" RXF5EIDH equ 0F16h ;# ">
[; ;pic18f458.h: 2788: typedef union {
[; ;pic18f458.h: 2789: struct {
[; ;pic18f458.h: 2790: unsigned EID8 :1;
[; ;pic18f458.h: 2791: unsigned EID9 :1;
[; ;pic18f458.h: 2792: unsigned EID10 :1;
[; ;pic18f458.h: 2793: unsigned EID11 :1;
[; ;pic18f458.h: 2794: unsigned EID12 :1;
[; ;pic18f458.h: 2795: unsigned EID13 :1;
[; ;pic18f458.h: 2796: unsigned EID14 :1;
[; ;pic18f458.h: 2797: unsigned EID15 :1;
[; ;pic18f458.h: 2798: };
[; ;pic18f458.h: 2799: struct {
[; ;pic18f458.h: 2800: unsigned :2;
[; ;pic18f458.h: 2801: unsigned RXF5EID10 :1;
[; ;pic18f458.h: 2802: };
[; ;pic18f458.h: 2803: struct {
[; ;pic18f458.h: 2804: unsigned :3;
[; ;pic18f458.h: 2805: unsigned RXF5EID11 :1;
[; ;pic18f458.h: 2806: };
[; ;pic18f458.h: 2807: struct {
[; ;pic18f458.h: 2808: unsigned :4;
[; ;pic18f458.h: 2809: unsigned RXF5EID12 :1;
[; ;pic18f458.h: 2810: };
[; ;pic18f458.h: 2811: struct {
[; ;pic18f458.h: 2812: unsigned :5;
[; ;pic18f458.h: 2813: unsigned RXF5EID13 :1;
[; ;pic18f458.h: 2814: };
[; ;pic18f458.h: 2815: struct {
[; ;pic18f458.h: 2816: unsigned :6;
[; ;pic18f458.h: 2817: unsigned RXF5EID14 :1;
[; ;pic18f458.h: 2818: };
[; ;pic18f458.h: 2819: struct {
[; ;pic18f458.h: 2820: unsigned :7;
[; ;pic18f458.h: 2821: unsigned RXF5EID15 :1;
[; ;pic18f458.h: 2822: };
[; ;pic18f458.h: 2823: struct {
[; ;pic18f458.h: 2824: unsigned RXF5EID8 :1;
[; ;pic18f458.h: 2825: };
[; ;pic18f458.h: 2826: struct {
[; ;pic18f458.h: 2827: unsigned :1;
[; ;pic18f458.h: 2828: unsigned RXF5EID9 :1;
[; ;pic18f458.h: 2829: };
[; ;pic18f458.h: 2830: } RXF5EIDHbits_t;
[; ;pic18f458.h: 2831: extern volatile RXF5EIDHbits_t RXF5EIDHbits @ 0xF16;
[; ;pic18f458.h: 2915: extern volatile unsigned char RXF5EIDL @ 0xF17;
"2917
[; ;pic18f458.h: 2917: asm("RXF5EIDL equ 0F17h");
[; <" RXF5EIDL equ 0F17h ;# ">
[; ;pic18f458.h: 2920: typedef union {
[; ;pic18f458.h: 2921: struct {
[; ;pic18f458.h: 2922: unsigned EID0 :1;
[; ;pic18f458.h: 2923: unsigned EID1 :1;
[; ;pic18f458.h: 2924: unsigned EID2 :1;
[; ;pic18f458.h: 2925: unsigned EID3 :1;
[; ;pic18f458.h: 2926: unsigned EID4 :1;
[; ;pic18f458.h: 2927: unsigned EID5 :1;
[; ;pic18f458.h: 2928: unsigned EID6 :1;
[; ;pic18f458.h: 2929: unsigned EID7 :1;
[; ;pic18f458.h: 2930: };
[; ;pic18f458.h: 2931: struct {
[; ;pic18f458.h: 2932: unsigned RXF5EID0 :1;
[; ;pic18f458.h: 2933: };
[; ;pic18f458.h: 2934: struct {
[; ;pic18f458.h: 2935: unsigned :1;
[; ;pic18f458.h: 2936: unsigned RXF5EID1 :1;
[; ;pic18f458.h: 2937: };
[; ;pic18f458.h: 2938: struct {
[; ;pic18f458.h: 2939: unsigned :2;
[; ;pic18f458.h: 2940: unsigned RXF5EID2 :1;
[; ;pic18f458.h: 2941: };
[; ;pic18f458.h: 2942: struct {
[; ;pic18f458.h: 2943: unsigned :3;
[; ;pic18f458.h: 2944: unsigned RXF5EID3 :1;
[; ;pic18f458.h: 2945: };
[; ;pic18f458.h: 2946: struct {
[; ;pic18f458.h: 2947: unsigned :4;
[; ;pic18f458.h: 2948: unsigned RXF5EID4 :1;
[; ;pic18f458.h: 2949: };
[; ;pic18f458.h: 2950: struct {
[; ;pic18f458.h: 2951: unsigned :5;
[; ;pic18f458.h: 2952: unsigned RXF5EID5 :1;
[; ;pic18f458.h: 2953: };
[; ;pic18f458.h: 2954: struct {
[; ;pic18f458.h: 2955: unsigned :6;
[; ;pic18f458.h: 2956: unsigned RXF5EID6 :1;
[; ;pic18f458.h: 2957: };
[; ;pic18f458.h: 2958: struct {
[; ;pic18f458.h: 2959: unsigned :7;
[; ;pic18f458.h: 2960: unsigned RXF5EID7 :1;
[; ;pic18f458.h: 2961: };
[; ;pic18f458.h: 2962: } RXF5EIDLbits_t;
[; ;pic18f458.h: 2963: extern volatile RXF5EIDLbits_t RXF5EIDLbits @ 0xF17;
[; ;pic18f458.h: 3047: extern volatile unsigned char RXM0SIDH @ 0xF18;
"3049
[; ;pic18f458.h: 3049: asm("RXM0SIDH equ 0F18h");
[; <" RXM0SIDH equ 0F18h ;# ">
[; ;pic18f458.h: 3052: typedef union {
[; ;pic18f458.h: 3053: struct {
[; ;pic18f458.h: 3054: unsigned SID3 :1;
[; ;pic18f458.h: 3055: unsigned SID4 :1;
[; ;pic18f458.h: 3056: unsigned SID5 :1;
[; ;pic18f458.h: 3057: unsigned SID6 :1;
[; ;pic18f458.h: 3058: unsigned SID7 :1;
[; ;pic18f458.h: 3059: unsigned SID8 :1;
[; ;pic18f458.h: 3060: unsigned SID9 :1;
[; ;pic18f458.h: 3061: unsigned SID10 :1;
[; ;pic18f458.h: 3062: };
[; ;pic18f458.h: 3063: struct {
[; ;pic18f458.h: 3064: unsigned :7;
[; ;pic18f458.h: 3065: unsigned RXM0SID10 :1;
[; ;pic18f458.h: 3066: };
[; ;pic18f458.h: 3067: struct {
[; ;pic18f458.h: 3068: unsigned RXM0SID3 :1;
[; ;pic18f458.h: 3069: };
[; ;pic18f458.h: 3070: struct {
[; ;pic18f458.h: 3071: unsigned :1;
[; ;pic18f458.h: 3072: unsigned RXM0SID4 :1;
[; ;pic18f458.h: 3073: };
[; ;pic18f458.h: 3074: struct {
[; ;pic18f458.h: 3075: unsigned :2;
[; ;pic18f458.h: 3076: unsigned RXM0SID5 :1;
[; ;pic18f458.h: 3077: };
[; ;pic18f458.h: 3078: struct {
[; ;pic18f458.h: 3079: unsigned :3;
[; ;pic18f458.h: 3080: unsigned RXM0SID6 :1;
[; ;pic18f458.h: 3081: };
[; ;pic18f458.h: 3082: struct {
[; ;pic18f458.h: 3083: unsigned :4;
[; ;pic18f458.h: 3084: unsigned RXM0SID7 :1;
[; ;pic18f458.h: 3085: };
[; ;pic18f458.h: 3086: struct {
[; ;pic18f458.h: 3087: unsigned :5;
[; ;pic18f458.h: 3088: unsigned RXM0SID8 :1;
[; ;pic18f458.h: 3089: };
[; ;pic18f458.h: 3090: struct {
[; ;pic18f458.h: 3091: unsigned :6;
[; ;pic18f458.h: 3092: unsigned RXM0SID9 :1;
[; ;pic18f458.h: 3093: };
[; ;pic18f458.h: 3094: } RXM0SIDHbits_t;
[; ;pic18f458.h: 3095: extern volatile RXM0SIDHbits_t RXM0SIDHbits @ 0xF18;
[; ;pic18f458.h: 3179: extern volatile unsigned char RXM0SIDL @ 0xF19;
"3181
[; ;pic18f458.h: 3181: asm("RXM0SIDL equ 0F19h");
[; <" RXM0SIDL equ 0F19h ;# ">
[; ;pic18f458.h: 3184: typedef union {
[; ;pic18f458.h: 3185: struct {
[; ;pic18f458.h: 3186: unsigned EID16 :1;
[; ;pic18f458.h: 3187: unsigned EID17 :1;
[; ;pic18f458.h: 3188: unsigned :3;
[; ;pic18f458.h: 3189: unsigned SID0 :1;
[; ;pic18f458.h: 3190: unsigned SID1 :1;
[; ;pic18f458.h: 3191: unsigned SID2 :1;
[; ;pic18f458.h: 3192: };
[; ;pic18f458.h: 3193: struct {
[; ;pic18f458.h: 3194: unsigned RXM0EID16 :1;
[; ;pic18f458.h: 3195: };
[; ;pic18f458.h: 3196: struct {
[; ;pic18f458.h: 3197: unsigned :1;
[; ;pic18f458.h: 3198: unsigned RXM0EID17 :1;
[; ;pic18f458.h: 3199: };
[; ;pic18f458.h: 3200: struct {
[; ;pic18f458.h: 3201: unsigned :5;
[; ;pic18f458.h: 3202: unsigned RXM0SID0 :1;
[; ;pic18f458.h: 3203: };
[; ;pic18f458.h: 3204: struct {
[; ;pic18f458.h: 3205: unsigned :6;
[; ;pic18f458.h: 3206: unsigned RXM0SID1 :1;
[; ;pic18f458.h: 3207: };
[; ;pic18f458.h: 3208: struct {
[; ;pic18f458.h: 3209: unsigned :7;
[; ;pic18f458.h: 3210: unsigned RXM0SID2 :1;
[; ;pic18f458.h: 3211: };
[; ;pic18f458.h: 3212: } RXM0SIDLbits_t;
[; ;pic18f458.h: 3213: extern volatile RXM0SIDLbits_t RXM0SIDLbits @ 0xF19;
[; ;pic18f458.h: 3267: extern volatile unsigned char RXM0EIDH @ 0xF1A;
"3269
[; ;pic18f458.h: 3269: asm("RXM0EIDH equ 0F1Ah");
[; <" RXM0EIDH equ 0F1Ah ;# ">
[; ;pic18f458.h: 3272: typedef union {
[; ;pic18f458.h: 3273: struct {
[; ;pic18f458.h: 3274: unsigned EID8 :1;
[; ;pic18f458.h: 3275: unsigned EID9 :1;
[; ;pic18f458.h: 3276: unsigned EID10 :1;
[; ;pic18f458.h: 3277: unsigned EID11 :1;
[; ;pic18f458.h: 3278: unsigned EID12 :1;
[; ;pic18f458.h: 3279: unsigned EID13 :1;
[; ;pic18f458.h: 3280: unsigned EID14 :1;
[; ;pic18f458.h: 3281: unsigned EID15 :1;
[; ;pic18f458.h: 3282: };
[; ;pic18f458.h: 3283: struct {
[; ;pic18f458.h: 3284: unsigned :2;
[; ;pic18f458.h: 3285: unsigned RXM0EID10 :1;
[; ;pic18f458.h: 3286: };
[; ;pic18f458.h: 3287: struct {
[; ;pic18f458.h: 3288: unsigned :3;
[; ;pic18f458.h: 3289: unsigned RXM0EID11 :1;
[; ;pic18f458.h: 3290: };
[; ;pic18f458.h: 3291: struct {
[; ;pic18f458.h: 3292: unsigned :4;
[; ;pic18f458.h: 3293: unsigned RXM0EID12 :1;
[; ;pic18f458.h: 3294: };
[; ;pic18f458.h: 3295: struct {
[; ;pic18f458.h: 3296: unsigned :5;
[; ;pic18f458.h: 3297: unsigned RXM0EID13 :1;
[; ;pic18f458.h: 3298: };
[; ;pic18f458.h: 3299: struct {
[; ;pic18f458.h: 3300: unsigned :6;
[; ;pic18f458.h: 3301: unsigned RXM0EID14 :1;
[; ;pic18f458.h: 3302: };
[; ;pic18f458.h: 3303: struct {
[; ;pic18f458.h: 3304: unsigned :7;
[; ;pic18f458.h: 3305: unsigned RXM0EID15 :1;
[; ;pic18f458.h: 3306: };
[; ;pic18f458.h: 3307: struct {
[; ;pic18f458.h: 3308: unsigned RXM0EID8 :1;
[; ;pic18f458.h: 3309: };
[; ;pic18f458.h: 3310: struct {
[; ;pic18f458.h: 3311: unsigned :1;
[; ;pic18f458.h: 3312: unsigned RXM0EID9 :1;
[; ;pic18f458.h: 3313: };
[; ;pic18f458.h: 3314: } RXM0EIDHbits_t;
[; ;pic18f458.h: 3315: extern volatile RXM0EIDHbits_t RXM0EIDHbits @ 0xF1A;
[; ;pic18f458.h: 3399: extern volatile unsigned char RXM0EIDL @ 0xF1B;
"3401
[; ;pic18f458.h: 3401: asm("RXM0EIDL equ 0F1Bh");
[; <" RXM0EIDL equ 0F1Bh ;# ">
[; ;pic18f458.h: 3404: typedef union {
[; ;pic18f458.h: 3405: struct {
[; ;pic18f458.h: 3406: unsigned EID0 :1;
[; ;pic18f458.h: 3407: unsigned EID1 :1;
[; ;pic18f458.h: 3408: unsigned EID2 :1;
[; ;pic18f458.h: 3409: unsigned EID3 :1;
[; ;pic18f458.h: 3410: unsigned EID4 :1;
[; ;pic18f458.h: 3411: unsigned EID5 :1;
[; ;pic18f458.h: 3412: unsigned EID6 :1;
[; ;pic18f458.h: 3413: unsigned EID7 :1;
[; ;pic18f458.h: 3414: };
[; ;pic18f458.h: 3415: struct {
[; ;pic18f458.h: 3416: unsigned RXM0EID0 :1;
[; ;pic18f458.h: 3417: };
[; ;pic18f458.h: 3418: struct {
[; ;pic18f458.h: 3419: unsigned :1;
[; ;pic18f458.h: 3420: unsigned RXM0EID1 :1;
[; ;pic18f458.h: 3421: };
[; ;pic18f458.h: 3422: struct {
[; ;pic18f458.h: 3423: unsigned :2;
[; ;pic18f458.h: 3424: unsigned RXM0EID2 :1;
[; ;pic18f458.h: 3425: };
[; ;pic18f458.h: 3426: struct {
[; ;pic18f458.h: 3427: unsigned :3;
[; ;pic18f458.h: 3428: unsigned RXM0EID3 :1;
[; ;pic18f458.h: 3429: };
[; ;pic18f458.h: 3430: struct {
[; ;pic18f458.h: 3431: unsigned :4;
[; ;pic18f458.h: 3432: unsigned RXM0EID4 :1;
[; ;pic18f458.h: 3433: };
[; ;pic18f458.h: 3434: struct {
[; ;pic18f458.h: 3435: unsigned :5;
[; ;pic18f458.h: 3436: unsigned RXM0EID5 :1;
[; ;pic18f458.h: 3437: };
[; ;pic18f458.h: 3438: struct {
[; ;pic18f458.h: 3439: unsigned :6;
[; ;pic18f458.h: 3440: unsigned RXM0EID6 :1;
[; ;pic18f458.h: 3441: };
[; ;pic18f458.h: 3442: struct {
[; ;pic18f458.h: 3443: unsigned :7;
[; ;pic18f458.h: 3444: unsigned RXM0EID7 :1;
[; ;pic18f458.h: 3445: };
[; ;pic18f458.h: 3446: } RXM0EIDLbits_t;
[; ;pic18f458.h: 3447: extern volatile RXM0EIDLbits_t RXM0EIDLbits @ 0xF1B;
[; ;pic18f458.h: 3531: extern volatile unsigned char RXM1SIDH @ 0xF1C;
"3533
[; ;pic18f458.h: 3533: asm("RXM1SIDH equ 0F1Ch");
[; <" RXM1SIDH equ 0F1Ch ;# ">
[; ;pic18f458.h: 3536: typedef union {
[; ;pic18f458.h: 3537: struct {
[; ;pic18f458.h: 3538: unsigned SID3 :1;
[; ;pic18f458.h: 3539: unsigned SID4 :1;
[; ;pic18f458.h: 3540: unsigned SID5 :1;
[; ;pic18f458.h: 3541: unsigned SID6 :1;
[; ;pic18f458.h: 3542: unsigned SID7 :1;
[; ;pic18f458.h: 3543: unsigned SID8 :1;
[; ;pic18f458.h: 3544: unsigned SID9 :1;
[; ;pic18f458.h: 3545: unsigned SID10 :1;
[; ;pic18f458.h: 3546: };
[; ;pic18f458.h: 3547: struct {
[; ;pic18f458.h: 3548: unsigned :7;
[; ;pic18f458.h: 3549: unsigned RXM1SID10 :1;
[; ;pic18f458.h: 3550: };
[; ;pic18f458.h: 3551: struct {
[; ;pic18f458.h: 3552: unsigned RXM1SID3 :1;
[; ;pic18f458.h: 3553: };
[; ;pic18f458.h: 3554: struct {
[; ;pic18f458.h: 3555: unsigned :1;
[; ;pic18f458.h: 3556: unsigned RXM1SID4 :1;
[; ;pic18f458.h: 3557: };
[; ;pic18f458.h: 3558: struct {
[; ;pic18f458.h: 3559: unsigned :2;
[; ;pic18f458.h: 3560: unsigned RXM1SID5 :1;
[; ;pic18f458.h: 3561: };
[; ;pic18f458.h: 3562: struct {
[; ;pic18f458.h: 3563: unsigned :3;
[; ;pic18f458.h: 3564: unsigned RXM1SID6 :1;
[; ;pic18f458.h: 3565: };
[; ;pic18f458.h: 3566: struct {
[; ;pic18f458.h: 3567: unsigned :4;
[; ;pic18f458.h: 3568: unsigned RXM1SID7 :1;
[; ;pic18f458.h: 3569: };
[; ;pic18f458.h: 3570: struct {
[; ;pic18f458.h: 3571: unsigned :5;
[; ;pic18f458.h: 3572: unsigned RXM1SID8 :1;
[; ;pic18f458.h: 3573: };
[; ;pic18f458.h: 3574: struct {
[; ;pic18f458.h: 3575: unsigned :6;
[; ;pic18f458.h: 3576: unsigned RXM1SID9 :1;
[; ;pic18f458.h: 3577: };
[; ;pic18f458.h: 3578: } RXM1SIDHbits_t;
[; ;pic18f458.h: 3579: extern volatile RXM1SIDHbits_t RXM1SIDHbits @ 0xF1C;
[; ;pic18f458.h: 3663: extern volatile unsigned char RXM1SIDL @ 0xF1D;
"3665
[; ;pic18f458.h: 3665: asm("RXM1SIDL equ 0F1Dh");
[; <" RXM1SIDL equ 0F1Dh ;# ">
[; ;pic18f458.h: 3668: typedef union {
[; ;pic18f458.h: 3669: struct {
[; ;pic18f458.h: 3670: unsigned EID16 :1;
[; ;pic18f458.h: 3671: unsigned EID17 :1;
[; ;pic18f458.h: 3672: unsigned :3;
[; ;pic18f458.h: 3673: unsigned SID0 :1;
[; ;pic18f458.h: 3674: unsigned SID1 :1;
[; ;pic18f458.h: 3675: unsigned SID2 :1;
[; ;pic18f458.h: 3676: };
[; ;pic18f458.h: 3677: struct {
[; ;pic18f458.h: 3678: unsigned RXM1EID16 :1;
[; ;pic18f458.h: 3679: };
[; ;pic18f458.h: 3680: struct {
[; ;pic18f458.h: 3681: unsigned :1;
[; ;pic18f458.h: 3682: unsigned RXM1EID17 :1;
[; ;pic18f458.h: 3683: };
[; ;pic18f458.h: 3684: struct {
[; ;pic18f458.h: 3685: unsigned :5;
[; ;pic18f458.h: 3686: unsigned RXM1SID0 :1;
[; ;pic18f458.h: 3687: };
[; ;pic18f458.h: 3688: struct {
[; ;pic18f458.h: 3689: unsigned :6;
[; ;pic18f458.h: 3690: unsigned RXM1SID1 :1;
[; ;pic18f458.h: 3691: };
[; ;pic18f458.h: 3692: struct {
[; ;pic18f458.h: 3693: unsigned :7;
[; ;pic18f458.h: 3694: unsigned RXM1SID2 :1;
[; ;pic18f458.h: 3695: };
[; ;pic18f458.h: 3696: } RXM1SIDLbits_t;
[; ;pic18f458.h: 3697: extern volatile RXM1SIDLbits_t RXM1SIDLbits @ 0xF1D;
[; ;pic18f458.h: 3751: extern volatile unsigned char RXM1EIDH @ 0xF1E;
"3753
[; ;pic18f458.h: 3753: asm("RXM1EIDH equ 0F1Eh");
[; <" RXM1EIDH equ 0F1Eh ;# ">
[; ;pic18f458.h: 3756: typedef union {
[; ;pic18f458.h: 3757: struct {
[; ;pic18f458.h: 3758: unsigned EID8 :1;
[; ;pic18f458.h: 3759: unsigned EID9 :1;
[; ;pic18f458.h: 3760: unsigned EID10 :1;
[; ;pic18f458.h: 3761: unsigned EID11 :1;
[; ;pic18f458.h: 3762: unsigned EID12 :1;
[; ;pic18f458.h: 3763: unsigned EID13 :1;
[; ;pic18f458.h: 3764: unsigned EID14 :1;
[; ;pic18f458.h: 3765: unsigned EID15 :1;
[; ;pic18f458.h: 3766: };
[; ;pic18f458.h: 3767: struct {
[; ;pic18f458.h: 3768: unsigned :2;
[; ;pic18f458.h: 3769: unsigned RXM1EID10 :1;
[; ;pic18f458.h: 3770: };
[; ;pic18f458.h: 3771: struct {
[; ;pic18f458.h: 3772: unsigned :3;
[; ;pic18f458.h: 3773: unsigned RXM1EID11 :1;
[; ;pic18f458.h: 3774: };
[; ;pic18f458.h: 3775: struct {
[; ;pic18f458.h: 3776: unsigned :4;
[; ;pic18f458.h: 3777: unsigned RXM1EID12 :1;
[; ;pic18f458.h: 3778: };
[; ;pic18f458.h: 3779: struct {
[; ;pic18f458.h: 3780: unsigned :5;
[; ;pic18f458.h: 3781: unsigned RXM1EID13 :1;
[; ;pic18f458.h: 3782: };
[; ;pic18f458.h: 3783: struct {
[; ;pic18f458.h: 3784: unsigned :6;
[; ;pic18f458.h: 3785: unsigned RXM1EID14 :1;
[; ;pic18f458.h: 3786: };
[; ;pic18f458.h: 3787: struct {
[; ;pic18f458.h: 3788: unsigned :7;
[; ;pic18f458.h: 3789: unsigned RXM1EID15 :1;
[; ;pic18f458.h: 3790: };
[; ;pic18f458.h: 3791: struct {
[; ;pic18f458.h: 3792: unsigned RXM1EID8 :1;
[; ;pic18f458.h: 3793: };
[; ;pic18f458.h: 3794: struct {
[; ;pic18f458.h: 3795: unsigned :1;
[; ;pic18f458.h: 3796: unsigned RXM1EID9 :1;
[; ;pic18f458.h: 3797: };
[; ;pic18f458.h: 3798: } RXM1EIDHbits_t;
[; ;pic18f458.h: 3799: extern volatile RXM1EIDHbits_t RXM1EIDHbits @ 0xF1E;
[; ;pic18f458.h: 3883: extern volatile unsigned char RXM1EIDL @ 0xF1F;
"3885
[; ;pic18f458.h: 3885: asm("RXM1EIDL equ 0F1Fh");
[; <" RXM1EIDL equ 0F1Fh ;# ">
[; ;pic18f458.h: 3888: typedef union {
[; ;pic18f458.h: 3889: struct {
[; ;pic18f458.h: 3890: unsigned EID0 :1;
[; ;pic18f458.h: 3891: unsigned EID1 :1;
[; ;pic18f458.h: 3892: unsigned EID2 :1;
[; ;pic18f458.h: 3893: unsigned EID3 :1;
[; ;pic18f458.h: 3894: unsigned EID4 :1;
[; ;pic18f458.h: 3895: unsigned EID5 :1;
[; ;pic18f458.h: 3896: unsigned EID6 :1;
[; ;pic18f458.h: 3897: unsigned EID7 :1;
[; ;pic18f458.h: 3898: };
[; ;pic18f458.h: 3899: struct {
[; ;pic18f458.h: 3900: unsigned RXM1EID0 :1;
[; ;pic18f458.h: 3901: };
[; ;pic18f458.h: 3902: struct {
[; ;pic18f458.h: 3903: unsigned :1;
[; ;pic18f458.h: 3904: unsigned RXM1EID1 :1;
[; ;pic18f458.h: 3905: };
[; ;pic18f458.h: 3906: struct {
[; ;pic18f458.h: 3907: unsigned :2;
[; ;pic18f458.h: 3908: unsigned RXM1EID2 :1;
[; ;pic18f458.h: 3909: };
[; ;pic18f458.h: 3910: struct {
[; ;pic18f458.h: 3911: unsigned :3;
[; ;pic18f458.h: 3912: unsigned RXM1EID3 :1;
[; ;pic18f458.h: 3913: };
[; ;pic18f458.h: 3914: struct {
[; ;pic18f458.h: 3915: unsigned :4;
[; ;pic18f458.h: 3916: unsigned RXM1EID4 :1;
[; ;pic18f458.h: 3917: };
[; ;pic18f458.h: 3918: struct {
[; ;pic18f458.h: 3919: unsigned :5;
[; ;pic18f458.h: 3920: unsigned RXM1EID5 :1;
[; ;pic18f458.h: 3921: };
[; ;pic18f458.h: 3922: struct {
[; ;pic18f458.h: 3923: unsigned :6;
[; ;pic18f458.h: 3924: unsigned RXM1EID6 :1;
[; ;pic18f458.h: 3925: };
[; ;pic18f458.h: 3926: struct {
[; ;pic18f458.h: 3927: unsigned :7;
[; ;pic18f458.h: 3928: unsigned RXM1EID7 :1;
[; ;pic18f458.h: 3929: };
[; ;pic18f458.h: 3930: } RXM1EIDLbits_t;
[; ;pic18f458.h: 3931: extern volatile RXM1EIDLbits_t RXM1EIDLbits @ 0xF1F;
[; ;pic18f458.h: 4015: extern volatile unsigned char TXB2CON @ 0xF20;
"4017
[; ;pic18f458.h: 4017: asm("TXB2CON equ 0F20h");
[; <" TXB2CON equ 0F20h ;# ">
[; ;pic18f458.h: 4020: typedef union {
[; ;pic18f458.h: 4021: struct {
[; ;pic18f458.h: 4022: unsigned TXPRI0 :1;
[; ;pic18f458.h: 4023: unsigned TXPRI1 :1;
[; ;pic18f458.h: 4024: unsigned :1;
[; ;pic18f458.h: 4025: unsigned TXREQ :1;
[; ;pic18f458.h: 4026: unsigned TXERR :1;
[; ;pic18f458.h: 4027: unsigned TXLARB :1;
[; ;pic18f458.h: 4028: unsigned TXABT :1;
[; ;pic18f458.h: 4029: };
[; ;pic18f458.h: 4030: struct {
[; ;pic18f458.h: 4031: unsigned :6;
[; ;pic18f458.h: 4032: unsigned TXB2ABT :1;
[; ;pic18f458.h: 4033: };
[; ;pic18f458.h: 4034: struct {
[; ;pic18f458.h: 4035: unsigned :4;
[; ;pic18f458.h: 4036: unsigned TXB2ERR :1;
[; ;pic18f458.h: 4037: };
[; ;pic18f458.h: 4038: struct {
[; ;pic18f458.h: 4039: unsigned :5;
[; ;pic18f458.h: 4040: unsigned TXB2LARB :1;
[; ;pic18f458.h: 4041: };
[; ;pic18f458.h: 4042: struct {
[; ;pic18f458.h: 4043: unsigned TXB2PRI0 :1;
[; ;pic18f458.h: 4044: };
[; ;pic18f458.h: 4045: struct {
[; ;pic18f458.h: 4046: unsigned :1;
[; ;pic18f458.h: 4047: unsigned TXB2PRI1 :1;
[; ;pic18f458.h: 4048: };
[; ;pic18f458.h: 4049: struct {
[; ;pic18f458.h: 4050: unsigned :3;
[; ;pic18f458.h: 4051: unsigned TXB2REQ :1;
[; ;pic18f458.h: 4052: };
[; ;pic18f458.h: 4053: } TXB2CONbits_t;
[; ;pic18f458.h: 4054: extern volatile TXB2CONbits_t TXB2CONbits @ 0xF20;
[; ;pic18f458.h: 4118: extern volatile unsigned char TXB2SIDH @ 0xF21;
"4120
[; ;pic18f458.h: 4120: asm("TXB2SIDH equ 0F21h");
[; <" TXB2SIDH equ 0F21h ;# ">
[; ;pic18f458.h: 4123: typedef union {
[; ;pic18f458.h: 4124: struct {
[; ;pic18f458.h: 4125: unsigned SID3 :1;
[; ;pic18f458.h: 4126: unsigned SID4 :1;
[; ;pic18f458.h: 4127: unsigned SID5 :1;
[; ;pic18f458.h: 4128: unsigned SID6 :1;
[; ;pic18f458.h: 4129: unsigned SID7 :1;
[; ;pic18f458.h: 4130: unsigned SID8 :1;
[; ;pic18f458.h: 4131: unsigned SID9 :1;
[; ;pic18f458.h: 4132: unsigned SID10 :1;
[; ;pic18f458.h: 4133: };
[; ;pic18f458.h: 4134: struct {
[; ;pic18f458.h: 4135: unsigned :7;
[; ;pic18f458.h: 4136: unsigned TXB2SID10 :1;
[; ;pic18f458.h: 4137: };
[; ;pic18f458.h: 4138: struct {
[; ;pic18f458.h: 4139: unsigned TXB2SID3 :1;
[; ;pic18f458.h: 4140: };
[; ;pic18f458.h: 4141: struct {
[; ;pic18f458.h: 4142: unsigned :1;
[; ;pic18f458.h: 4143: unsigned TXB2SID4 :1;
[; ;pic18f458.h: 4144: };
[; ;pic18f458.h: 4145: struct {
[; ;pic18f458.h: 4146: unsigned :2;
[; ;pic18f458.h: 4147: unsigned TXB2SID5 :1;
[; ;pic18f458.h: 4148: };
[; ;pic18f458.h: 4149: struct {
[; ;pic18f458.h: 4150: unsigned :3;
[; ;pic18f458.h: 4151: unsigned TXB2SID6 :1;
[; ;pic18f458.h: 4152: };
[; ;pic18f458.h: 4153: struct {
[; ;pic18f458.h: 4154: unsigned :4;
[; ;pic18f458.h: 4155: unsigned TXB2SID7 :1;
[; ;pic18f458.h: 4156: };
[; ;pic18f458.h: 4157: struct {
[; ;pic18f458.h: 4158: unsigned :5;
[; ;pic18f458.h: 4159: unsigned TXB2SID8 :1;
[; ;pic18f458.h: 4160: };
[; ;pic18f458.h: 4161: struct {
[; ;pic18f458.h: 4162: unsigned :6;
[; ;pic18f458.h: 4163: unsigned TXB2SID9 :1;
[; ;pic18f458.h: 4164: };
[; ;pic18f458.h: 4165: } TXB2SIDHbits_t;
[; ;pic18f458.h: 4166: extern volatile TXB2SIDHbits_t TXB2SIDHbits @ 0xF21;
[; ;pic18f458.h: 4250: extern volatile unsigned char TXB2SIDL @ 0xF22;
"4252
[; ;pic18f458.h: 4252: asm("TXB2SIDL equ 0F22h");
[; <" TXB2SIDL equ 0F22h ;# ">
[; ;pic18f458.h: 4255: typedef union {
[; ;pic18f458.h: 4256: struct {
[; ;pic18f458.h: 4257: unsigned EID16 :1;
[; ;pic18f458.h: 4258: unsigned EID17 :1;
[; ;pic18f458.h: 4259: unsigned :1;
[; ;pic18f458.h: 4260: unsigned EXIDE :1;
[; ;pic18f458.h: 4261: unsigned :1;
[; ;pic18f458.h: 4262: unsigned SID0 :1;
[; ;pic18f458.h: 4263: unsigned SID1 :1;
[; ;pic18f458.h: 4264: unsigned SID2 :1;
[; ;pic18f458.h: 4265: };
[; ;pic18f458.h: 4266: struct {
[; ;pic18f458.h: 4267: unsigned TXB2EID16 :1;
[; ;pic18f458.h: 4268: };
[; ;pic18f458.h: 4269: struct {
[; ;pic18f458.h: 4270: unsigned :1;
[; ;pic18f458.h: 4271: unsigned TXB2EID17 :1;
[; ;pic18f458.h: 4272: };
[; ;pic18f458.h: 4273: struct {
[; ;pic18f458.h: 4274: unsigned :3;
[; ;pic18f458.h: 4275: unsigned TXB2EXIDE :1;
[; ;pic18f458.h: 4276: };
[; ;pic18f458.h: 4277: struct {
[; ;pic18f458.h: 4278: unsigned :5;
[; ;pic18f458.h: 4279: unsigned TXB2SID0 :1;
[; ;pic18f458.h: 4280: };
[; ;pic18f458.h: 4281: struct {
[; ;pic18f458.h: 4282: unsigned :6;
[; ;pic18f458.h: 4283: unsigned TXB2SID1 :1;
[; ;pic18f458.h: 4284: };
[; ;pic18f458.h: 4285: struct {
[; ;pic18f458.h: 4286: unsigned :7;
[; ;pic18f458.h: 4287: unsigned TXB2SID2 :1;
[; ;pic18f458.h: 4288: };
[; ;pic18f458.h: 4289: } TXB2SIDLbits_t;
[; ;pic18f458.h: 4290: extern volatile TXB2SIDLbits_t TXB2SIDLbits @ 0xF22;
[; ;pic18f458.h: 4354: extern volatile unsigned char TXB2EIDH @ 0xF23;
"4356
[; ;pic18f458.h: 4356: asm("TXB2EIDH equ 0F23h");
[; <" TXB2EIDH equ 0F23h ;# ">
[; ;pic18f458.h: 4359: typedef union {
[; ;pic18f458.h: 4360: struct {
[; ;pic18f458.h: 4361: unsigned EID8 :1;
[; ;pic18f458.h: 4362: unsigned EID9 :1;
[; ;pic18f458.h: 4363: unsigned EID10 :1;
[; ;pic18f458.h: 4364: unsigned EID11 :1;
[; ;pic18f458.h: 4365: unsigned EID12 :1;
[; ;pic18f458.h: 4366: unsigned EID13 :1;
[; ;pic18f458.h: 4367: unsigned EID14 :1;
[; ;pic18f458.h: 4368: unsigned EID15 :1;
[; ;pic18f458.h: 4369: };
[; ;pic18f458.h: 4370: struct {
[; ;pic18f458.h: 4371: unsigned :2;
[; ;pic18f458.h: 4372: unsigned TXB2EID10 :1;
[; ;pic18f458.h: 4373: };
[; ;pic18f458.h: 4374: struct {
[; ;pic18f458.h: 4375: unsigned :3;
[; ;pic18f458.h: 4376: unsigned TXB2EID11 :1;
[; ;pic18f458.h: 4377: };
[; ;pic18f458.h: 4378: struct {
[; ;pic18f458.h: 4379: unsigned :4;
[; ;pic18f458.h: 4380: unsigned TXB2EID12 :1;
[; ;pic18f458.h: 4381: };
[; ;pic18f458.h: 4382: struct {
[; ;pic18f458.h: 4383: unsigned :5;
[; ;pic18f458.h: 4384: unsigned TXB2EID13 :1;
[; ;pic18f458.h: 4385: };
[; ;pic18f458.h: 4386: struct {
[; ;pic18f458.h: 4387: unsigned :6;
[; ;pic18f458.h: 4388: unsigned TXB2EID14 :1;
[; ;pic18f458.h: 4389: };
[; ;pic18f458.h: 4390: struct {
[; ;pic18f458.h: 4391: unsigned :7;
[; ;pic18f458.h: 4392: unsigned TXB2EID15 :1;
[; ;pic18f458.h: 4393: };
[; ;pic18f458.h: 4394: struct {
[; ;pic18f458.h: 4395: unsigned TXB2EID8 :1;
[; ;pic18f458.h: 4396: };
[; ;pic18f458.h: 4397: struct {
[; ;pic18f458.h: 4398: unsigned :1;
[; ;pic18f458.h: 4399: unsigned TXB2EID9 :1;
[; ;pic18f458.h: 4400: };
[; ;pic18f458.h: 4401: } TXB2EIDHbits_t;
[; ;pic18f458.h: 4402: extern volatile TXB2EIDHbits_t TXB2EIDHbits @ 0xF23;
[; ;pic18f458.h: 4486: extern volatile unsigned char TXB2EIDL @ 0xF24;
"4488
[; ;pic18f458.h: 4488: asm("TXB2EIDL equ 0F24h");
[; <" TXB2EIDL equ 0F24h ;# ">
[; ;pic18f458.h: 4491: typedef union {
[; ;pic18f458.h: 4492: struct {
[; ;pic18f458.h: 4493: unsigned EID0 :1;
[; ;pic18f458.h: 4494: unsigned EID1 :1;
[; ;pic18f458.h: 4495: unsigned EID2 :1;
[; ;pic18f458.h: 4496: unsigned EID3 :1;
[; ;pic18f458.h: 4497: unsigned EID4 :1;
[; ;pic18f458.h: 4498: unsigned EID5 :1;
[; ;pic18f458.h: 4499: unsigned EID6 :1;
[; ;pic18f458.h: 4500: unsigned EID7 :1;
[; ;pic18f458.h: 4501: };
[; ;pic18f458.h: 4502: struct {
[; ;pic18f458.h: 4503: unsigned TXB2EID0 :1;
[; ;pic18f458.h: 4504: };
[; ;pic18f458.h: 4505: struct {
[; ;pic18f458.h: 4506: unsigned :1;
[; ;pic18f458.h: 4507: unsigned TXB2EID1 :1;
[; ;pic18f458.h: 4508: };
[; ;pic18f458.h: 4509: struct {
[; ;pic18f458.h: 4510: unsigned :2;
[; ;pic18f458.h: 4511: unsigned TXB2EID2 :1;
[; ;pic18f458.h: 4512: };
[; ;pic18f458.h: 4513: struct {
[; ;pic18f458.h: 4514: unsigned :3;
[; ;pic18f458.h: 4515: unsigned TXB2EID3 :1;
[; ;pic18f458.h: 4516: };
[; ;pic18f458.h: 4517: struct {
[; ;pic18f458.h: 4518: unsigned :4;
[; ;pic18f458.h: 4519: unsigned TXB2EID4 :1;
[; ;pic18f458.h: 4520: };
[; ;pic18f458.h: 4521: struct {
[; ;pic18f458.h: 4522: unsigned :5;
[; ;pic18f458.h: 4523: unsigned TXB2EID5 :1;
[; ;pic18f458.h: 4524: };
[; ;pic18f458.h: 4525: struct {
[; ;pic18f458.h: 4526: unsigned :6;
[; ;pic18f458.h: 4527: unsigned TXB2EID6 :1;
[; ;pic18f458.h: 4528: };
[; ;pic18f458.h: 4529: struct {
[; ;pic18f458.h: 4530: unsigned :7;
[; ;pic18f458.h: 4531: unsigned TXB2EID7 :1;
[; ;pic18f458.h: 4532: };
[; ;pic18f458.h: 4533: } TXB2EIDLbits_t;
[; ;pic18f458.h: 4534: extern volatile TXB2EIDLbits_t TXB2EIDLbits @ 0xF24;
[; ;pic18f458.h: 4618: extern volatile unsigned char TXB2DLC @ 0xF25;
"4620
[; ;pic18f458.h: 4620: asm("TXB2DLC equ 0F25h");
[; <" TXB2DLC equ 0F25h ;# ">
[; ;pic18f458.h: 4623: typedef union {
[; ;pic18f458.h: 4624: struct {
[; ;pic18f458.h: 4625: unsigned DLC0 :1;
[; ;pic18f458.h: 4626: unsigned DLC1 :1;
[; ;pic18f458.h: 4627: unsigned DLC2 :1;
[; ;pic18f458.h: 4628: unsigned DLC3 :1;
[; ;pic18f458.h: 4629: unsigned :2;
[; ;pic18f458.h: 4630: unsigned TXRTR :1;
[; ;pic18f458.h: 4631: };
[; ;pic18f458.h: 4632: struct {
[; ;pic18f458.h: 4633: unsigned TXB2DLC0 :1;
[; ;pic18f458.h: 4634: };
[; ;pic18f458.h: 4635: struct {
[; ;pic18f458.h: 4636: unsigned :1;
[; ;pic18f458.h: 4637: unsigned TXB2DLC1 :1;
[; ;pic18f458.h: 4638: };
[; ;pic18f458.h: 4639: struct {
[; ;pic18f458.h: 4640: unsigned :2;
[; ;pic18f458.h: 4641: unsigned TXB2DLC2 :1;
[; ;pic18f458.h: 4642: };
[; ;pic18f458.h: 4643: struct {
[; ;pic18f458.h: 4644: unsigned :3;
[; ;pic18f458.h: 4645: unsigned TXB2DLC3 :1;
[; ;pic18f458.h: 4646: };
[; ;pic18f458.h: 4647: struct {
[; ;pic18f458.h: 4648: unsigned :6;
[; ;pic18f458.h: 4649: unsigned TXB2RTR :1;
[; ;pic18f458.h: 4650: };
[; ;pic18f458.h: 4651: } TXB2DLCbits_t;
[; ;pic18f458.h: 4652: extern volatile TXB2DLCbits_t TXB2DLCbits @ 0xF25;
[; ;pic18f458.h: 4706: extern volatile unsigned char TXB2D0 @ 0xF26;
"4708
[; ;pic18f458.h: 4708: asm("TXB2D0 equ 0F26h");
[; <" TXB2D0 equ 0F26h ;# ">
[; ;pic18f458.h: 4711: typedef union {
[; ;pic18f458.h: 4712: struct {
[; ;pic18f458.h: 4713: unsigned TXB2D00 :1;
[; ;pic18f458.h: 4714: unsigned TXB2D01 :1;
[; ;pic18f458.h: 4715: unsigned TXB2D02 :1;
[; ;pic18f458.h: 4716: unsigned TXB2D03 :1;
[; ;pic18f458.h: 4717: unsigned TXB2D04 :1;
[; ;pic18f458.h: 4718: unsigned TXB2D05 :1;
[; ;pic18f458.h: 4719: unsigned TXB2D06 :1;
[; ;pic18f458.h: 4720: unsigned TXB2D07 :1;
[; ;pic18f458.h: 4721: };
[; ;pic18f458.h: 4722: } TXB2D0bits_t;
[; ;pic18f458.h: 4723: extern volatile TXB2D0bits_t TXB2D0bits @ 0xF26;
[; ;pic18f458.h: 4767: extern volatile unsigned char TXB2D1 @ 0xF27;
"4769
[; ;pic18f458.h: 4769: asm("TXB2D1 equ 0F27h");
[; <" TXB2D1 equ 0F27h ;# ">
[; ;pic18f458.h: 4772: typedef union {
[; ;pic18f458.h: 4773: struct {
[; ;pic18f458.h: 4774: unsigned TXB2D10 :1;
[; ;pic18f458.h: 4775: unsigned TXB2D11 :1;
[; ;pic18f458.h: 4776: unsigned TXB2D12 :1;
[; ;pic18f458.h: 4777: unsigned TXB2D13 :1;
[; ;pic18f458.h: 4778: unsigned TXB2D14 :1;
[; ;pic18f458.h: 4779: unsigned TXB2D15 :1;
[; ;pic18f458.h: 4780: unsigned TXB2D16 :1;
[; ;pic18f458.h: 4781: unsigned TXB2D17 :1;
[; ;pic18f458.h: 4782: };
[; ;pic18f458.h: 4783: } TXB2D1bits_t;
[; ;pic18f458.h: 4784: extern volatile TXB2D1bits_t TXB2D1bits @ 0xF27;
[; ;pic18f458.h: 4828: extern volatile unsigned char TXB2D2 @ 0xF28;
"4830
[; ;pic18f458.h: 4830: asm("TXB2D2 equ 0F28h");
[; <" TXB2D2 equ 0F28h ;# ">
[; ;pic18f458.h: 4833: typedef union {
[; ;pic18f458.h: 4834: struct {
[; ;pic18f458.h: 4835: unsigned TXB2D20 :1;
[; ;pic18f458.h: 4836: unsigned TXB2D21 :1;
[; ;pic18f458.h: 4837: unsigned TXB2D22 :1;
[; ;pic18f458.h: 4838: unsigned TXB2D23 :1;
[; ;pic18f458.h: 4839: unsigned TXB2D24 :1;
[; ;pic18f458.h: 4840: unsigned TXB2D25 :1;
[; ;pic18f458.h: 4841: unsigned TXB2D26 :1;
[; ;pic18f458.h: 4842: unsigned TXB2D27 :1;
[; ;pic18f458.h: 4843: };
[; ;pic18f458.h: 4844: } TXB2D2bits_t;
[; ;pic18f458.h: 4845: extern volatile TXB2D2bits_t TXB2D2bits @ 0xF28;
[; ;pic18f458.h: 4889: extern volatile unsigned char TXB2D3 @ 0xF29;
"4891
[; ;pic18f458.h: 4891: asm("TXB2D3 equ 0F29h");
[; <" TXB2D3 equ 0F29h ;# ">
[; ;pic18f458.h: 4894: typedef union {
[; ;pic18f458.h: 4895: struct {
[; ;pic18f458.h: 4896: unsigned TXB2D30 :1;
[; ;pic18f458.h: 4897: unsigned TXB2D31 :1;
[; ;pic18f458.h: 4898: unsigned TXB2D32 :1;
[; ;pic18f458.h: 4899: unsigned TXB2D33 :1;
[; ;pic18f458.h: 4900: unsigned TXB2D34 :1;
[; ;pic18f458.h: 4901: unsigned TXB2D35 :1;
[; ;pic18f458.h: 4902: unsigned TXB2D36 :1;
[; ;pic18f458.h: 4903: unsigned TXB2D37 :1;
[; ;pic18f458.h: 4904: };
[; ;pic18f458.h: 4905: } TXB2D3bits_t;
[; ;pic18f458.h: 4906: extern volatile TXB2D3bits_t TXB2D3bits @ 0xF29;
[; ;pic18f458.h: 4950: extern volatile unsigned char TXB2D4 @ 0xF2A;
"4952
[; ;pic18f458.h: 4952: asm("TXB2D4 equ 0F2Ah");
[; <" TXB2D4 equ 0F2Ah ;# ">
[; ;pic18f458.h: 4955: typedef union {
[; ;pic18f458.h: 4956: struct {
[; ;pic18f458.h: 4957: unsigned TXB2D40 :1;
[; ;pic18f458.h: 4958: unsigned TXB2D41 :1;
[; ;pic18f458.h: 4959: unsigned TXB2D42 :1;
[; ;pic18f458.h: 4960: unsigned TXB2D43 :1;
[; ;pic18f458.h: 4961: unsigned TXB2D44 :1;
[; ;pic18f458.h: 4962: unsigned TXB2D45 :1;
[; ;pic18f458.h: 4963: unsigned TXB2D46 :1;
[; ;pic18f458.h: 4964: unsigned TXB2D47 :1;
[; ;pic18f458.h: 4965: };
[; ;pic18f458.h: 4966: } TXB2D4bits_t;
[; ;pic18f458.h: 4967: extern volatile TXB2D4bits_t TXB2D4bits @ 0xF2A;
[; ;pic18f458.h: 5011: extern volatile unsigned char TXB2D5 @ 0xF2B;
"5013
[; ;pic18f458.h: 5013: asm("TXB2D5 equ 0F2Bh");
[; <" TXB2D5 equ 0F2Bh ;# ">
[; ;pic18f458.h: 5016: typedef union {
[; ;pic18f458.h: 5017: struct {
[; ;pic18f458.h: 5018: unsigned TXB2D50 :1;
[; ;pic18f458.h: 5019: unsigned TXB2D51 :1;
[; ;pic18f458.h: 5020: unsigned TXB2D52 :1;
[; ;pic18f458.h: 5021: unsigned TXB2D53 :1;
[; ;pic18f458.h: 5022: unsigned TXB2D54 :1;
[; ;pic18f458.h: 5023: unsigned TXB2D55 :1;
[; ;pic18f458.h: 5024: unsigned TXB2D56 :1;
[; ;pic18f458.h: 5025: unsigned TXB2D57 :1;
[; ;pic18f458.h: 5026: };
[; ;pic18f458.h: 5027: } TXB2D5bits_t;
[; ;pic18f458.h: 5028: extern volatile TXB2D5bits_t TXB2D5bits @ 0xF2B;
[; ;pic18f458.h: 5072: extern volatile unsigned char TXB2D6 @ 0xF2C;
"5074
[; ;pic18f458.h: 5074: asm("TXB2D6 equ 0F2Ch");
[; <" TXB2D6 equ 0F2Ch ;# ">
[; ;pic18f458.h: 5077: typedef union {
[; ;pic18f458.h: 5078: struct {
[; ;pic18f458.h: 5079: unsigned TXB2D60 :1;
[; ;pic18f458.h: 5080: unsigned TXB2D61 :1;
[; ;pic18f458.h: 5081: unsigned TXB2D62 :1;
[; ;pic18f458.h: 5082: unsigned TXB2D63 :1;
[; ;pic18f458.h: 5083: unsigned TXB2D64 :1;
[; ;pic18f458.h: 5084: unsigned TXB2D65 :1;
[; ;pic18f458.h: 5085: unsigned TXB2D66 :1;
[; ;pic18f458.h: 5086: unsigned TXB2D67 :1;
[; ;pic18f458.h: 5087: };
[; ;pic18f458.h: 5088: } TXB2D6bits_t;
[; ;pic18f458.h: 5089: extern volatile TXB2D6bits_t TXB2D6bits @ 0xF2C;
[; ;pic18f458.h: 5133: extern volatile unsigned char TXB2D7 @ 0xF2D;
"5135
[; ;pic18f458.h: 5135: asm("TXB2D7 equ 0F2Dh");
[; <" TXB2D7 equ 0F2Dh ;# ">
[; ;pic18f458.h: 5138: typedef union {
[; ;pic18f458.h: 5139: struct {
[; ;pic18f458.h: 5140: unsigned TXB2D70 :1;
[; ;pic18f458.h: 5141: unsigned TXB2D71 :1;
[; ;pic18f458.h: 5142: unsigned TXB2D72 :1;
[; ;pic18f458.h: 5143: unsigned TXB2D73 :1;
[; ;pic18f458.h: 5144: unsigned TXB2D74 :1;
[; ;pic18f458.h: 5145: unsigned TXB2D75 :1;
[; ;pic18f458.h: 5146: unsigned TXB2D76 :1;
[; ;pic18f458.h: 5147: unsigned TXB2D77 :1;
[; ;pic18f458.h: 5148: };
[; ;pic18f458.h: 5149: } TXB2D7bits_t;
[; ;pic18f458.h: 5150: extern volatile TXB2D7bits_t TXB2D7bits @ 0xF2D;
[; ;pic18f458.h: 5194: extern volatile unsigned char CANSTATRO4 @ 0xF2E;
"5196
[; ;pic18f458.h: 5196: asm("CANSTATRO4 equ 0F2Eh");
[; <" CANSTATRO4 equ 0F2Eh ;# ">
[; ;pic18f458.h: 5199: typedef union {
[; ;pic18f458.h: 5200: struct {
[; ;pic18f458.h: 5201: unsigned :1;
[; ;pic18f458.h: 5202: unsigned ICODE0 :1;
[; ;pic18f458.h: 5203: unsigned ICODE1 :1;
[; ;pic18f458.h: 5204: unsigned ICODE2 :1;
[; ;pic18f458.h: 5205: unsigned :1;
[; ;pic18f458.h: 5206: unsigned OPMODE0 :1;
[; ;pic18f458.h: 5207: unsigned OPMODE1 :1;
[; ;pic18f458.h: 5208: unsigned OPMODE2 :1;
[; ;pic18f458.h: 5209: };
[; ;pic18f458.h: 5210: } CANSTATRO4bits_t;
[; ;pic18f458.h: 5211: extern volatile CANSTATRO4bits_t CANSTATRO4bits @ 0xF2E;
[; ;pic18f458.h: 5245: extern volatile unsigned char TXB1CON @ 0xF30;
"5247
[; ;pic18f458.h: 5247: asm("TXB1CON equ 0F30h");
[; <" TXB1CON equ 0F30h ;# ">
[; ;pic18f458.h: 5250: typedef union {
[; ;pic18f458.h: 5251: struct {
[; ;pic18f458.h: 5252: unsigned TXPRI0 :1;
[; ;pic18f458.h: 5253: unsigned TXPRI1 :1;
[; ;pic18f458.h: 5254: unsigned :1;
[; ;pic18f458.h: 5255: unsigned TXREQ :1;
[; ;pic18f458.h: 5256: unsigned TXERR :1;
[; ;pic18f458.h: 5257: unsigned TXLARB :1;
[; ;pic18f458.h: 5258: unsigned TXABT :1;
[; ;pic18f458.h: 5259: };
[; ;pic18f458.h: 5260: struct {
[; ;pic18f458.h: 5261: unsigned :6;
[; ;pic18f458.h: 5262: unsigned TXB1ABT :1;
[; ;pic18f458.h: 5263: };
[; ;pic18f458.h: 5264: struct {
[; ;pic18f458.h: 5265: unsigned :4;
[; ;pic18f458.h: 5266: unsigned TXB1ERR :1;
[; ;pic18f458.h: 5267: };
[; ;pic18f458.h: 5268: struct {
[; ;pic18f458.h: 5269: unsigned :5;
[; ;pic18f458.h: 5270: unsigned TXB1LARB :1;
[; ;pic18f458.h: 5271: };
[; ;pic18f458.h: 5272: struct {
[; ;pic18f458.h: 5273: unsigned TXB1PRI0 :1;
[; ;pic18f458.h: 5274: };
[; ;pic18f458.h: 5275: struct {
[; ;pic18f458.h: 5276: unsigned :1;
[; ;pic18f458.h: 5277: unsigned TXB1PRI1 :1;
[; ;pic18f458.h: 5278: };
[; ;pic18f458.h: 5279: struct {
[; ;pic18f458.h: 5280: unsigned :3;
[; ;pic18f458.h: 5281: unsigned TXB1REQ :1;
[; ;pic18f458.h: 5282: };
[; ;pic18f458.h: 5283: } TXB1CONbits_t;
[; ;pic18f458.h: 5284: extern volatile TXB1CONbits_t TXB1CONbits @ 0xF30;
[; ;pic18f458.h: 5348: extern volatile unsigned char TXB1SIDH @ 0xF31;
"5350
[; ;pic18f458.h: 5350: asm("TXB1SIDH equ 0F31h");
[; <" TXB1SIDH equ 0F31h ;# ">
[; ;pic18f458.h: 5353: typedef union {
[; ;pic18f458.h: 5354: struct {
[; ;pic18f458.h: 5355: unsigned SID3 :1;
[; ;pic18f458.h: 5356: unsigned SID4 :1;
[; ;pic18f458.h: 5357: unsigned SID5 :1;
[; ;pic18f458.h: 5358: unsigned SID6 :1;
[; ;pic18f458.h: 5359: unsigned SID7 :1;
[; ;pic18f458.h: 5360: unsigned SID8 :1;
[; ;pic18f458.h: 5361: unsigned SID9 :1;
[; ;pic18f458.h: 5362: unsigned SID10 :1;
[; ;pic18f458.h: 5363: };
[; ;pic18f458.h: 5364: struct {
[; ;pic18f458.h: 5365: unsigned :7;
[; ;pic18f458.h: 5366: unsigned TXB1SID10 :1;
[; ;pic18f458.h: 5367: };
[; ;pic18f458.h: 5368: struct {
[; ;pic18f458.h: 5369: unsigned TXB1SID3 :1;
[; ;pic18f458.h: 5370: };
[; ;pic18f458.h: 5371: struct {
[; ;pic18f458.h: 5372: unsigned :1;
[; ;pic18f458.h: 5373: unsigned TXB1SID4 :1;
[; ;pic18f458.h: 5374: };
[; ;pic18f458.h: 5375: struct {
[; ;pic18f458.h: 5376: unsigned :2;
[; ;pic18f458.h: 5377: unsigned TXB1SID5 :1;
[; ;pic18f458.h: 5378: };
[; ;pic18f458.h: 5379: struct {
[; ;pic18f458.h: 5380: unsigned :3;
[; ;pic18f458.h: 5381: unsigned TXB1SID6 :1;
[; ;pic18f458.h: 5382: };
[; ;pic18f458.h: 5383: struct {
[; ;pic18f458.h: 5384: unsigned :4;
[; ;pic18f458.h: 5385: unsigned TXB1SID7 :1;
[; ;pic18f458.h: 5386: };
[; ;pic18f458.h: 5387: struct {
[; ;pic18f458.h: 5388: unsigned :5;
[; ;pic18f458.h: 5389: unsigned TXB1SID8 :1;
[; ;pic18f458.h: 5390: };
[; ;pic18f458.h: 5391: struct {
[; ;pic18f458.h: 5392: unsigned :6;
[; ;pic18f458.h: 5393: unsigned TXB1SID9 :1;
[; ;pic18f458.h: 5394: };
[; ;pic18f458.h: 5395: } TXB1SIDHbits_t;
[; ;pic18f458.h: 5396: extern volatile TXB1SIDHbits_t TXB1SIDHbits @ 0xF31;
[; ;pic18f458.h: 5480: extern volatile unsigned char TXB1SIDL @ 0xF32;
"5482
[; ;pic18f458.h: 5482: asm("TXB1SIDL equ 0F32h");
[; <" TXB1SIDL equ 0F32h ;# ">
[; ;pic18f458.h: 5485: typedef union {
[; ;pic18f458.h: 5486: struct {
[; ;pic18f458.h: 5487: unsigned EID16 :1;
[; ;pic18f458.h: 5488: unsigned EID17 :1;
[; ;pic18f458.h: 5489: unsigned :1;
[; ;pic18f458.h: 5490: unsigned EXIDE :1;
[; ;pic18f458.h: 5491: unsigned :1;
[; ;pic18f458.h: 5492: unsigned SID0 :1;
[; ;pic18f458.h: 5493: unsigned SID1 :1;
[; ;pic18f458.h: 5494: unsigned SID2 :1;
[; ;pic18f458.h: 5495: };
[; ;pic18f458.h: 5496: struct {
[; ;pic18f458.h: 5497: unsigned TXB1EID16 :1;
[; ;pic18f458.h: 5498: };
[; ;pic18f458.h: 5499: struct {
[; ;pic18f458.h: 5500: unsigned :1;
[; ;pic18f458.h: 5501: unsigned TXB1EID17 :1;
[; ;pic18f458.h: 5502: };
[; ;pic18f458.h: 5503: struct {
[; ;pic18f458.h: 5504: unsigned :3;
[; ;pic18f458.h: 5505: unsigned TXB1EXIDE :1;
[; ;pic18f458.h: 5506: };
[; ;pic18f458.h: 5507: struct {
[; ;pic18f458.h: 5508: unsigned :5;
[; ;pic18f458.h: 5509: unsigned TXB1SID0 :1;
[; ;pic18f458.h: 5510: };
[; ;pic18f458.h: 5511: struct {
[; ;pic18f458.h: 5512: unsigned :6;
[; ;pic18f458.h: 5513: unsigned TXB1SID1 :1;
[; ;pic18f458.h: 5514: };
[; ;pic18f458.h: 5515: struct {
[; ;pic18f458.h: 5516: unsigned :7;
[; ;pic18f458.h: 5517: unsigned TXB1SID2 :1;
[; ;pic18f458.h: 5518: };
[; ;pic18f458.h: 5519: } TXB1SIDLbits_t;
[; ;pic18f458.h: 5520: extern volatile TXB1SIDLbits_t TXB1SIDLbits @ 0xF32;
[; ;pic18f458.h: 5584: extern volatile unsigned char TXB1EIDH @ 0xF33;
"5586
[; ;pic18f458.h: 5586: asm("TXB1EIDH equ 0F33h");
[; <" TXB1EIDH equ 0F33h ;# ">
[; ;pic18f458.h: 5589: typedef union {
[; ;pic18f458.h: 5590: struct {
[; ;pic18f458.h: 5591: unsigned EID8 :1;
[; ;pic18f458.h: 5592: unsigned EID9 :1;
[; ;pic18f458.h: 5593: unsigned EID10 :1;
[; ;pic18f458.h: 5594: unsigned EID11 :1;
[; ;pic18f458.h: 5595: unsigned EID12 :1;
[; ;pic18f458.h: 5596: unsigned EID13 :1;
[; ;pic18f458.h: 5597: unsigned EID14 :1;
[; ;pic18f458.h: 5598: unsigned EID15 :1;
[; ;pic18f458.h: 5599: };
[; ;pic18f458.h: 5600: struct {
[; ;pic18f458.h: 5601: unsigned :2;
[; ;pic18f458.h: 5602: unsigned TXB1EID10 :1;
[; ;pic18f458.h: 5603: };
[; ;pic18f458.h: 5604: struct {
[; ;pic18f458.h: 5605: unsigned :3;
[; ;pic18f458.h: 5606: unsigned TXB1EID11 :1;
[; ;pic18f458.h: 5607: };
[; ;pic18f458.h: 5608: struct {
[; ;pic18f458.h: 5609: unsigned :4;
[; ;pic18f458.h: 5610: unsigned TXB1EID12 :1;
[; ;pic18f458.h: 5611: };
[; ;pic18f458.h: 5612: struct {
[; ;pic18f458.h: 5613: unsigned :5;
[; ;pic18f458.h: 5614: unsigned TXB1EID13 :1;
[; ;pic18f458.h: 5615: };
[; ;pic18f458.h: 5616: struct {
[; ;pic18f458.h: 5617: unsigned :6;
[; ;pic18f458.h: 5618: unsigned TXB1EID14 :1;
[; ;pic18f458.h: 5619: };
[; ;pic18f458.h: 5620: struct {
[; ;pic18f458.h: 5621: unsigned :7;
[; ;pic18f458.h: 5622: unsigned TXB1EID15 :1;
[; ;pic18f458.h: 5623: };
[; ;pic18f458.h: 5624: struct {
[; ;pic18f458.h: 5625: unsigned TXB1EID8 :1;
[; ;pic18f458.h: 5626: };
[; ;pic18f458.h: 5627: struct {
[; ;pic18f458.h: 5628: unsigned :1;
[; ;pic18f458.h: 5629: unsigned TXB1EID9 :1;
[; ;pic18f458.h: 5630: };
[; ;pic18f458.h: 5631: } TXB1EIDHbits_t;
[; ;pic18f458.h: 5632: extern volatile TXB1EIDHbits_t TXB1EIDHbits @ 0xF33;
[; ;pic18f458.h: 5716: extern volatile unsigned char TXB1EIDL @ 0xF34;
"5718
[; ;pic18f458.h: 5718: asm("TXB1EIDL equ 0F34h");
[; <" TXB1EIDL equ 0F34h ;# ">
[; ;pic18f458.h: 5721: typedef union {
[; ;pic18f458.h: 5722: struct {
[; ;pic18f458.h: 5723: unsigned EID0 :1;
[; ;pic18f458.h: 5724: unsigned EID1 :1;
[; ;pic18f458.h: 5725: unsigned EID2 :1;
[; ;pic18f458.h: 5726: unsigned EID3 :1;
[; ;pic18f458.h: 5727: unsigned EID4 :1;
[; ;pic18f458.h: 5728: unsigned EID5 :1;
[; ;pic18f458.h: 5729: unsigned EID6 :1;
[; ;pic18f458.h: 5730: unsigned EID7 :1;
[; ;pic18f458.h: 5731: };
[; ;pic18f458.h: 5732: struct {
[; ;pic18f458.h: 5733: unsigned TXB1EID0 :1;
[; ;pic18f458.h: 5734: };
[; ;pic18f458.h: 5735: struct {
[; ;pic18f458.h: 5736: unsigned :1;
[; ;pic18f458.h: 5737: unsigned TXB1EID1 :1;
[; ;pic18f458.h: 5738: };
[; ;pic18f458.h: 5739: struct {
[; ;pic18f458.h: 5740: unsigned :2;
[; ;pic18f458.h: 5741: unsigned TXB1EID2 :1;
[; ;pic18f458.h: 5742: };
[; ;pic18f458.h: 5743: struct {
[; ;pic18f458.h: 5744: unsigned :3;
[; ;pic18f458.h: 5745: unsigned TXB1EID3 :1;
[; ;pic18f458.h: 5746: };
[; ;pic18f458.h: 5747: struct {
[; ;pic18f458.h: 5748: unsigned :4;
[; ;pic18f458.h: 5749: unsigned TXB1EID4 :1;
[; ;pic18f458.h: 5750: };
[; ;pic18f458.h: 5751: struct {
[; ;pic18f458.h: 5752: unsigned :5;
[; ;pic18f458.h: 5753: unsigned TXB1EID5 :1;
[; ;pic18f458.h: 5754: };
[; ;pic18f458.h: 5755: struct {
[; ;pic18f458.h: 5756: unsigned :6;
[; ;pic18f458.h: 5757: unsigned TXB1EID6 :1;
[; ;pic18f458.h: 5758: };
[; ;pic18f458.h: 5759: struct {
[; ;pic18f458.h: 5760: unsigned :7;
[; ;pic18f458.h: 5761: unsigned TXB1EID7 :1;
[; ;pic18f458.h: 5762: };
[; ;pic18f458.h: 5763: } TXB1EIDLbits_t;
[; ;pic18f458.h: 5764: extern volatile TXB1EIDLbits_t TXB1EIDLbits @ 0xF34;
[; ;pic18f458.h: 5848: extern volatile unsigned char TXB1DLC @ 0xF35;
"5850
[; ;pic18f458.h: 5850: asm("TXB1DLC equ 0F35h");
[; <" TXB1DLC equ 0F35h ;# ">
[; ;pic18f458.h: 5853: typedef union {
[; ;pic18f458.h: 5854: struct {
[; ;pic18f458.h: 5855: unsigned DLC0 :1;
[; ;pic18f458.h: 5856: unsigned DLC1 :1;
[; ;pic18f458.h: 5857: unsigned DLC2 :1;
[; ;pic18f458.h: 5858: unsigned DLC3 :1;
[; ;pic18f458.h: 5859: unsigned :2;
[; ;pic18f458.h: 5860: unsigned TXRTR :1;
[; ;pic18f458.h: 5861: };
[; ;pic18f458.h: 5862: struct {
[; ;pic18f458.h: 5863: unsigned TXB1DLC0 :1;
[; ;pic18f458.h: 5864: };
[; ;pic18f458.h: 5865: struct {
[; ;pic18f458.h: 5866: unsigned :1;
[; ;pic18f458.h: 5867: unsigned TXB1DLC1 :1;
[; ;pic18f458.h: 5868: };
[; ;pic18f458.h: 5869: struct {
[; ;pic18f458.h: 5870: unsigned :2;
[; ;pic18f458.h: 5871: unsigned TXB1DLC2 :1;
[; ;pic18f458.h: 5872: };
[; ;pic18f458.h: 5873: struct {
[; ;pic18f458.h: 5874: unsigned :3;
[; ;pic18f458.h: 5875: unsigned TXB1DLC3 :1;
[; ;pic18f458.h: 5876: };
[; ;pic18f458.h: 5877: struct {
[; ;pic18f458.h: 5878: unsigned :6;
[; ;pic18f458.h: 5879: unsigned TXB1RTR :1;
[; ;pic18f458.h: 5880: };
[; ;pic18f458.h: 5881: } TXB1DLCbits_t;
[; ;pic18f458.h: 5882: extern volatile TXB1DLCbits_t TXB1DLCbits @ 0xF35;
[; ;pic18f458.h: 5936: extern volatile unsigned char TXB1D0 @ 0xF36;
"5938
[; ;pic18f458.h: 5938: asm("TXB1D0 equ 0F36h");
[; <" TXB1D0 equ 0F36h ;# ">
[; ;pic18f458.h: 5941: typedef union {
[; ;pic18f458.h: 5942: struct {
[; ;pic18f458.h: 5943: unsigned TXB1D00 :1;
[; ;pic18f458.h: 5944: unsigned TXB1D01 :1;
[; ;pic18f458.h: 5945: unsigned TXB1D02 :1;
[; ;pic18f458.h: 5946: unsigned TXB1D03 :1;
[; ;pic18f458.h: 5947: unsigned TXB1D04 :1;
[; ;pic18f458.h: 5948: unsigned TXB1D05 :1;
[; ;pic18f458.h: 5949: unsigned TXB1D06 :1;
[; ;pic18f458.h: 5950: unsigned TXB1D07 :1;
[; ;pic18f458.h: 5951: };
[; ;pic18f458.h: 5952: } TXB1D0bits_t;
[; ;pic18f458.h: 5953: extern volatile TXB1D0bits_t TXB1D0bits @ 0xF36;
[; ;pic18f458.h: 5997: extern volatile unsigned char TXB1D1 @ 0xF37;
"5999
[; ;pic18f458.h: 5999: asm("TXB1D1 equ 0F37h");
[; <" TXB1D1 equ 0F37h ;# ">
[; ;pic18f458.h: 6002: typedef union {
[; ;pic18f458.h: 6003: struct {
[; ;pic18f458.h: 6004: unsigned TXB1D10 :1;
[; ;pic18f458.h: 6005: unsigned TXB1D11 :1;
[; ;pic18f458.h: 6006: unsigned TXB1D12 :1;
[; ;pic18f458.h: 6007: unsigned TXB1D13 :1;
[; ;pic18f458.h: 6008: unsigned TXB1D14 :1;
[; ;pic18f458.h: 6009: unsigned TXB1D15 :1;
[; ;pic18f458.h: 6010: unsigned TXB1D16 :1;
[; ;pic18f458.h: 6011: unsigned TXB1D17 :1;
[; ;pic18f458.h: 6012: };
[; ;pic18f458.h: 6013: } TXB1D1bits_t;
[; ;pic18f458.h: 6014: extern volatile TXB1D1bits_t TXB1D1bits @ 0xF37;
[; ;pic18f458.h: 6058: extern volatile unsigned char TXB1D2 @ 0xF38;
"6060
[; ;pic18f458.h: 6060: asm("TXB1D2 equ 0F38h");
[; <" TXB1D2 equ 0F38h ;# ">
[; ;pic18f458.h: 6063: typedef union {
[; ;pic18f458.h: 6064: struct {
[; ;pic18f458.h: 6065: unsigned TXB1D20 :1;
[; ;pic18f458.h: 6066: unsigned TXB1D21 :1;
[; ;pic18f458.h: 6067: unsigned TXB1D22 :1;
[; ;pic18f458.h: 6068: unsigned TXB1D23 :1;
[; ;pic18f458.h: 6069: unsigned TXB1D24 :1;
[; ;pic18f458.h: 6070: unsigned TXB1D25 :1;
[; ;pic18f458.h: 6071: unsigned TXB1D26 :1;
[; ;pic18f458.h: 6072: unsigned TXB1D27 :1;
[; ;pic18f458.h: 6073: };
[; ;pic18f458.h: 6074: struct {
[; ;pic18f458.h: 6075: unsigned :3;
[; ;pic18f458.h: 6076: unsigned TBB1D23 :1;
[; ;pic18f458.h: 6077: };
[; ;pic18f458.h: 6078: } TXB1D2bits_t;
[; ;pic18f458.h: 6079: extern volatile TXB1D2bits_t TXB1D2bits @ 0xF38;
[; ;pic18f458.h: 6128: extern volatile unsigned char TXB1D3 @ 0xF39;
"6130
[; ;pic18f458.h: 6130: asm("TXB1D3 equ 0F39h");
[; <" TXB1D3 equ 0F39h ;# ">
[; ;pic18f458.h: 6133: typedef union {
[; ;pic18f458.h: 6134: struct {
[; ;pic18f458.h: 6135: unsigned TXB1D30 :1;
[; ;pic18f458.h: 6136: unsigned TXB1D31 :1;
[; ;pic18f458.h: 6137: unsigned TXB1D32 :1;
[; ;pic18f458.h: 6138: unsigned TXB1D33 :1;
[; ;pic18f458.h: 6139: unsigned TXB1D34 :1;
[; ;pic18f458.h: 6140: unsigned TXB1D35 :1;
[; ;pic18f458.h: 6141: unsigned TXB1D36 :1;
[; ;pic18f458.h: 6142: unsigned TXB1D37 :1;
[; ;pic18f458.h: 6143: };
[; ;pic18f458.h: 6144: } TXB1D3bits_t;
[; ;pic18f458.h: 6145: extern volatile TXB1D3bits_t TXB1D3bits @ 0xF39;
[; ;pic18f458.h: 6189: extern volatile unsigned char TXB1D4 @ 0xF3A;
"6191
[; ;pic18f458.h: 6191: asm("TXB1D4 equ 0F3Ah");
[; <" TXB1D4 equ 0F3Ah ;# ">
[; ;pic18f458.h: 6194: typedef union {
[; ;pic18f458.h: 6195: struct {
[; ;pic18f458.h: 6196: unsigned TXB1D40 :1;
[; ;pic18f458.h: 6197: unsigned TXB1D41 :1;
[; ;pic18f458.h: 6198: unsigned TXB1D42 :1;
[; ;pic18f458.h: 6199: unsigned TXB1D43 :1;
[; ;pic18f458.h: 6200: unsigned TXB1D44 :1;
[; ;pic18f458.h: 6201: unsigned TXB1D45 :1;
[; ;pic18f458.h: 6202: unsigned TXB1D46 :1;
[; ;pic18f458.h: 6203: unsigned TXB1D47 :1;
[; ;pic18f458.h: 6204: };
[; ;pic18f458.h: 6205: } TXB1D4bits_t;
[; ;pic18f458.h: 6206: extern volatile TXB1D4bits_t TXB1D4bits @ 0xF3A;
[; ;pic18f458.h: 6250: extern volatile unsigned char TXB1D5 @ 0xF3B;
"6252
[; ;pic18f458.h: 6252: asm("TXB1D5 equ 0F3Bh");
[; <" TXB1D5 equ 0F3Bh ;# ">
[; ;pic18f458.h: 6255: typedef union {
[; ;pic18f458.h: 6256: struct {
[; ;pic18f458.h: 6257: unsigned TXB1D50 :1;
[; ;pic18f458.h: 6258: unsigned TXB1D51 :1;
[; ;pic18f458.h: 6259: unsigned TXB1D52 :1;
[; ;pic18f458.h: 6260: unsigned TXB1D53 :1;
[; ;pic18f458.h: 6261: unsigned TXB1D54 :1;
[; ;pic18f458.h: 6262: unsigned TXB1D55 :1;
[; ;pic18f458.h: 6263: unsigned TXB1D56 :1;
[; ;pic18f458.h: 6264: unsigned TXB1D57 :1;
[; ;pic18f458.h: 6265: };
[; ;pic18f458.h: 6266: } TXB1D5bits_t;
[; ;pic18f458.h: 6267: extern volatile TXB1D5bits_t TXB1D5bits @ 0xF3B;
[; ;pic18f458.h: 6311: extern volatile unsigned char TXB1D6 @ 0xF3C;
"6313
[; ;pic18f458.h: 6313: asm("TXB1D6 equ 0F3Ch");
[; <" TXB1D6 equ 0F3Ch ;# ">
[; ;pic18f458.h: 6316: typedef union {
[; ;pic18f458.h: 6317: struct {
[; ;pic18f458.h: 6318: unsigned TXB1D60 :1;
[; ;pic18f458.h: 6319: unsigned TXB1D61 :1;
[; ;pic18f458.h: 6320: unsigned TXB1D62 :1;
[; ;pic18f458.h: 6321: unsigned TXB1D63 :1;
[; ;pic18f458.h: 6322: unsigned TXB1D64 :1;
[; ;pic18f458.h: 6323: unsigned TXB1D65 :1;
[; ;pic18f458.h: 6324: unsigned TXB1D66 :1;
[; ;pic18f458.h: 6325: unsigned TXB1D67 :1;
[; ;pic18f458.h: 6326: };
[; ;pic18f458.h: 6327: } TXB1D6bits_t;
[; ;pic18f458.h: 6328: extern volatile TXB1D6bits_t TXB1D6bits @ 0xF3C;
[; ;pic18f458.h: 6372: extern volatile unsigned char TXB1D7 @ 0xF3D;
"6374
[; ;pic18f458.h: 6374: asm("TXB1D7 equ 0F3Dh");
[; <" TXB1D7 equ 0F3Dh ;# ">
[; ;pic18f458.h: 6377: typedef union {
[; ;pic18f458.h: 6378: struct {
[; ;pic18f458.h: 6379: unsigned TXB1D70 :1;
[; ;pic18f458.h: 6380: unsigned TXB1D71 :1;
[; ;pic18f458.h: 6381: unsigned TXB1D72 :1;
[; ;pic18f458.h: 6382: unsigned TXB1D73 :1;
[; ;pic18f458.h: 6383: unsigned TXB1D74 :1;
[; ;pic18f458.h: 6384: unsigned TXB1D75 :1;
[; ;pic18f458.h: 6385: unsigned TXB1D76 :1;
[; ;pic18f458.h: 6386: unsigned TXB1D77 :1;
[; ;pic18f458.h: 6387: };
[; ;pic18f458.h: 6388: } TXB1D7bits_t;
[; ;pic18f458.h: 6389: extern volatile TXB1D7bits_t TXB1D7bits @ 0xF3D;
[; ;pic18f458.h: 6433: extern volatile unsigned char CANSTATRO3 @ 0xF3E;
"6435
[; ;pic18f458.h: 6435: asm("CANSTATRO3 equ 0F3Eh");
[; <" CANSTATRO3 equ 0F3Eh ;# ">
[; ;pic18f458.h: 6438: typedef union {
[; ;pic18f458.h: 6439: struct {
[; ;pic18f458.h: 6440: unsigned :1;
[; ;pic18f458.h: 6441: unsigned ICODE0 :1;
[; ;pic18f458.h: 6442: unsigned ICODE1 :1;
[; ;pic18f458.h: 6443: unsigned ICODE2 :1;
[; ;pic18f458.h: 6444: unsigned :1;
[; ;pic18f458.h: 6445: unsigned OPMODE0 :1;
[; ;pic18f458.h: 6446: unsigned OPMODE1 :1;
[; ;pic18f458.h: 6447: unsigned OPMODE2 :1;
[; ;pic18f458.h: 6448: };
[; ;pic18f458.h: 6449: } CANSTATRO3bits_t;
[; ;pic18f458.h: 6450: extern volatile CANSTATRO3bits_t CANSTATRO3bits @ 0xF3E;
[; ;pic18f458.h: 6484: extern volatile unsigned char TXB0CON @ 0xF40;
"6486
[; ;pic18f458.h: 6486: asm("TXB0CON equ 0F40h");
[; <" TXB0CON equ 0F40h ;# ">
[; ;pic18f458.h: 6489: typedef union {
[; ;pic18f458.h: 6490: struct {
[; ;pic18f458.h: 6491: unsigned TXPRI0 :1;
[; ;pic18f458.h: 6492: unsigned TXPRI1 :1;
[; ;pic18f458.h: 6493: unsigned :1;
[; ;pic18f458.h: 6494: unsigned TXREQ :1;
[; ;pic18f458.h: 6495: unsigned TXERR :1;
[; ;pic18f458.h: 6496: unsigned TXLARB :1;
[; ;pic18f458.h: 6497: unsigned TXABT :1;
[; ;pic18f458.h: 6498: };
[; ;pic18f458.h: 6499: struct {
[; ;pic18f458.h: 6500: unsigned :6;
[; ;pic18f458.h: 6501: unsigned TXB0ABT :1;
[; ;pic18f458.h: 6502: };
[; ;pic18f458.h: 6503: struct {
[; ;pic18f458.h: 6504: unsigned :4;
[; ;pic18f458.h: 6505: unsigned TXB0ERR :1;
[; ;pic18f458.h: 6506: };
[; ;pic18f458.h: 6507: struct {
[; ;pic18f458.h: 6508: unsigned :5;
[; ;pic18f458.h: 6509: unsigned TXB0LARB :1;
[; ;pic18f458.h: 6510: };
[; ;pic18f458.h: 6511: struct {
[; ;pic18f458.h: 6512: unsigned TXB0PRI0 :1;
[; ;pic18f458.h: 6513: };
[; ;pic18f458.h: 6514: struct {
[; ;pic18f458.h: 6515: unsigned :1;
[; ;pic18f458.h: 6516: unsigned TXB0PRI1 :1;
[; ;pic18f458.h: 6517: };
[; ;pic18f458.h: 6518: struct {
[; ;pic18f458.h: 6519: unsigned :3;
[; ;pic18f458.h: 6520: unsigned TXB0REQ :1;
[; ;pic18f458.h: 6521: };
[; ;pic18f458.h: 6522: } TXB0CONbits_t;
[; ;pic18f458.h: 6523: extern volatile TXB0CONbits_t TXB0CONbits @ 0xF40;
[; ;pic18f458.h: 6587: extern volatile unsigned char TXB0SIDH @ 0xF41;
"6589
[; ;pic18f458.h: 6589: asm("TXB0SIDH equ 0F41h");
[; <" TXB0SIDH equ 0F41h ;# ">
[; ;pic18f458.h: 6592: typedef union {
[; ;pic18f458.h: 6593: struct {
[; ;pic18f458.h: 6594: unsigned SID3 :1;
[; ;pic18f458.h: 6595: unsigned SID4 :1;
[; ;pic18f458.h: 6596: unsigned SID5 :1;
[; ;pic18f458.h: 6597: unsigned SID6 :1;
[; ;pic18f458.h: 6598: unsigned SID7 :1;
[; ;pic18f458.h: 6599: unsigned SID8 :1;
[; ;pic18f458.h: 6600: unsigned SID9 :1;
[; ;pic18f458.h: 6601: unsigned SID10 :1;
[; ;pic18f458.h: 6602: };
[; ;pic18f458.h: 6603: struct {
[; ;pic18f458.h: 6604: unsigned :7;
[; ;pic18f458.h: 6605: unsigned TXB0SID10 :1;
[; ;pic18f458.h: 6606: };
[; ;pic18f458.h: 6607: struct {
[; ;pic18f458.h: 6608: unsigned TXB0SID3 :1;
[; ;pic18f458.h: 6609: };
[; ;pic18f458.h: 6610: struct {
[; ;pic18f458.h: 6611: unsigned :1;
[; ;pic18f458.h: 6612: unsigned TXB0SID4 :1;
[; ;pic18f458.h: 6613: };
[; ;pic18f458.h: 6614: struct {
[; ;pic18f458.h: 6615: unsigned :2;
[; ;pic18f458.h: 6616: unsigned TXB0SID5 :1;
[; ;pic18f458.h: 6617: };
[; ;pic18f458.h: 6618: struct {
[; ;pic18f458.h: 6619: unsigned :3;
[; ;pic18f458.h: 6620: unsigned TXB0SID6 :1;
[; ;pic18f458.h: 6621: };
[; ;pic18f458.h: 6622: struct {
[; ;pic18f458.h: 6623: unsigned :4;
[; ;pic18f458.h: 6624: unsigned TXB0SID7 :1;
[; ;pic18f458.h: 6625: };
[; ;pic18f458.h: 6626: struct {
[; ;pic18f458.h: 6627: unsigned :5;
[; ;pic18f458.h: 6628: unsigned TXB0SID8 :1;
[; ;pic18f458.h: 6629: };
[; ;pic18f458.h: 6630: struct {
[; ;pic18f458.h: 6631: unsigned :6;
[; ;pic18f458.h: 6632: unsigned TXB0SID9 :1;
[; ;pic18f458.h: 6633: };
[; ;pic18f458.h: 6634: } TXB0SIDHbits_t;
[; ;pic18f458.h: 6635: extern volatile TXB0SIDHbits_t TXB0SIDHbits @ 0xF41;
[; ;pic18f458.h: 6719: extern volatile unsigned char TXB0SIDL @ 0xF42;
"6721
[; ;pic18f458.h: 6721: asm("TXB0SIDL equ 0F42h");
[; <" TXB0SIDL equ 0F42h ;# ">
[; ;pic18f458.h: 6724: typedef union {
[; ;pic18f458.h: 6725: struct {
[; ;pic18f458.h: 6726: unsigned EID16 :1;
[; ;pic18f458.h: 6727: unsigned EID17 :1;
[; ;pic18f458.h: 6728: unsigned :1;
[; ;pic18f458.h: 6729: unsigned EXIDE :1;
[; ;pic18f458.h: 6730: unsigned :1;
[; ;pic18f458.h: 6731: unsigned SID0 :1;
[; ;pic18f458.h: 6732: unsigned SID1 :1;
[; ;pic18f458.h: 6733: unsigned SID2 :1;
[; ;pic18f458.h: 6734: };
[; ;pic18f458.h: 6735: struct {
[; ;pic18f458.h: 6736: unsigned TXB0EID16 :1;
[; ;pic18f458.h: 6737: };
[; ;pic18f458.h: 6738: struct {
[; ;pic18f458.h: 6739: unsigned :1;
[; ;pic18f458.h: 6740: unsigned TXB0EID17 :1;
[; ;pic18f458.h: 6741: };
[; ;pic18f458.h: 6742: struct {
[; ;pic18f458.h: 6743: unsigned :3;
[; ;pic18f458.h: 6744: unsigned TXB0EXIDE :1;
[; ;pic18f458.h: 6745: };
[; ;pic18f458.h: 6746: struct {
[; ;pic18f458.h: 6747: unsigned :5;
[; ;pic18f458.h: 6748: unsigned TXB0SID0 :1;
[; ;pic18f458.h: 6749: };
[; ;pic18f458.h: 6750: struct {
[; ;pic18f458.h: 6751: unsigned :6;
[; ;pic18f458.h: 6752: unsigned TXB0SID1 :1;
[; ;pic18f458.h: 6753: };
[; ;pic18f458.h: 6754: struct {
[; ;pic18f458.h: 6755: unsigned :7;
[; ;pic18f458.h: 6756: unsigned TXB0SID2 :1;
[; ;pic18f458.h: 6757: };
[; ;pic18f458.h: 6758: } TXB0SIDLbits_t;
[; ;pic18f458.h: 6759: extern volatile TXB0SIDLbits_t TXB0SIDLbits @ 0xF42;
[; ;pic18f458.h: 6823: extern volatile unsigned char TXB0EIDH @ 0xF43;
"6825
[; ;pic18f458.h: 6825: asm("TXB0EIDH equ 0F43h");
[; <" TXB0EIDH equ 0F43h ;# ">
[; ;pic18f458.h: 6828: typedef union {
[; ;pic18f458.h: 6829: struct {
[; ;pic18f458.h: 6830: unsigned EID8 :1;
[; ;pic18f458.h: 6831: unsigned EID9 :1;
[; ;pic18f458.h: 6832: unsigned EID10 :1;
[; ;pic18f458.h: 6833: unsigned EID11 :1;
[; ;pic18f458.h: 6834: unsigned EID12 :1;
[; ;pic18f458.h: 6835: unsigned EID13 :1;
[; ;pic18f458.h: 6836: unsigned EID14 :1;
[; ;pic18f458.h: 6837: unsigned EID15 :1;
[; ;pic18f458.h: 6838: };
[; ;pic18f458.h: 6839: struct {
[; ;pic18f458.h: 6840: unsigned :2;
[; ;pic18f458.h: 6841: unsigned TXB0EID10 :1;
[; ;pic18f458.h: 6842: };
[; ;pic18f458.h: 6843: struct {
[; ;pic18f458.h: 6844: unsigned :3;
[; ;pic18f458.h: 6845: unsigned TXB0EID11 :1;
[; ;pic18f458.h: 6846: };
[; ;pic18f458.h: 6847: struct {
[; ;pic18f458.h: 6848: unsigned :4;
[; ;pic18f458.h: 6849: unsigned TXB0EID12 :1;
[; ;pic18f458.h: 6850: };
[; ;pic18f458.h: 6851: struct {
[; ;pic18f458.h: 6852: unsigned :5;
[; ;pic18f458.h: 6853: unsigned TXB0EID13 :1;
[; ;pic18f458.h: 6854: };
[; ;pic18f458.h: 6855: struct {
[; ;pic18f458.h: 6856: unsigned :6;
[; ;pic18f458.h: 6857: unsigned TXB0EID14 :1;
[; ;pic18f458.h: 6858: };
[; ;pic18f458.h: 6859: struct {
[; ;pic18f458.h: 6860: unsigned :7;
[; ;pic18f458.h: 6861: unsigned TXB0EID15 :1;
[; ;pic18f458.h: 6862: };
[; ;pic18f458.h: 6863: struct {
[; ;pic18f458.h: 6864: unsigned TXB0EID8 :1;
[; ;pic18f458.h: 6865: };
[; ;pic18f458.h: 6866: struct {
[; ;pic18f458.h: 6867: unsigned :1;
[; ;pic18f458.h: 6868: unsigned TXB0EID9 :1;
[; ;pic18f458.h: 6869: };
[; ;pic18f458.h: 6870: } TXB0EIDHbits_t;
[; ;pic18f458.h: 6871: extern volatile TXB0EIDHbits_t TXB0EIDHbits @ 0xF43;
[; ;pic18f458.h: 6955: extern volatile unsigned char TXB0EIDL @ 0xF44;
"6957
[; ;pic18f458.h: 6957: asm("TXB0EIDL equ 0F44h");
[; <" TXB0EIDL equ 0F44h ;# ">
[; ;pic18f458.h: 6960: typedef union {
[; ;pic18f458.h: 6961: struct {
[; ;pic18f458.h: 6962: unsigned EID0 :1;
[; ;pic18f458.h: 6963: unsigned EID1 :1;
[; ;pic18f458.h: 6964: unsigned EID2 :1;
[; ;pic18f458.h: 6965: unsigned EID3 :1;
[; ;pic18f458.h: 6966: unsigned EID4 :1;
[; ;pic18f458.h: 6967: unsigned EID5 :1;
[; ;pic18f458.h: 6968: unsigned EID6 :1;
[; ;pic18f458.h: 6969: unsigned EID7 :1;
[; ;pic18f458.h: 6970: };
[; ;pic18f458.h: 6971: struct {
[; ;pic18f458.h: 6972: unsigned TXB0EID0 :1;
[; ;pic18f458.h: 6973: };
[; ;pic18f458.h: 6974: struct {
[; ;pic18f458.h: 6975: unsigned :1;
[; ;pic18f458.h: 6976: unsigned TXB0EID1 :1;
[; ;pic18f458.h: 6977: };
[; ;pic18f458.h: 6978: struct {
[; ;pic18f458.h: 6979: unsigned :2;
[; ;pic18f458.h: 6980: unsigned TXB0EID2 :1;
[; ;pic18f458.h: 6981: };
[; ;pic18f458.h: 6982: struct {
[; ;pic18f458.h: 6983: unsigned :3;
[; ;pic18f458.h: 6984: unsigned TXB0EID3 :1;
[; ;pic18f458.h: 6985: };
[; ;pic18f458.h: 6986: struct {
[; ;pic18f458.h: 6987: unsigned :4;
[; ;pic18f458.h: 6988: unsigned TXB0EID4 :1;
[; ;pic18f458.h: 6989: };
[; ;pic18f458.h: 6990: struct {
[; ;pic18f458.h: 6991: unsigned :5;
[; ;pic18f458.h: 6992: unsigned TXB0EID5 :1;
[; ;pic18f458.h: 6993: };
[; ;pic18f458.h: 6994: struct {
[; ;pic18f458.h: 6995: unsigned :6;
[; ;pic18f458.h: 6996: unsigned TXB0EID6 :1;
[; ;pic18f458.h: 6997: };
[; ;pic18f458.h: 6998: struct {
[; ;pic18f458.h: 6999: unsigned :7;
[; ;pic18f458.h: 7000: unsigned TXB0EID7 :1;
[; ;pic18f458.h: 7001: };
[; ;pic18f458.h: 7002: } TXB0EIDLbits_t;
[; ;pic18f458.h: 7003: extern volatile TXB0EIDLbits_t TXB0EIDLbits @ 0xF44;
[; ;pic18f458.h: 7087: extern volatile unsigned char TXB0DLC @ 0xF45;
"7089
[; ;pic18f458.h: 7089: asm("TXB0DLC equ 0F45h");
[; <" TXB0DLC equ 0F45h ;# ">
[; ;pic18f458.h: 7092: typedef union {
[; ;pic18f458.h: 7093: struct {
[; ;pic18f458.h: 7094: unsigned DLC0 :1;
[; ;pic18f458.h: 7095: unsigned DLC1 :1;
[; ;pic18f458.h: 7096: unsigned DLC2 :1;
[; ;pic18f458.h: 7097: unsigned DLC3 :1;
[; ;pic18f458.h: 7098: unsigned :2;
[; ;pic18f458.h: 7099: unsigned TXRTR :1;
[; ;pic18f458.h: 7100: };
[; ;pic18f458.h: 7101: struct {
[; ;pic18f458.h: 7102: unsigned TXB0DLC0 :1;
[; ;pic18f458.h: 7103: };
[; ;pic18f458.h: 7104: struct {
[; ;pic18f458.h: 7105: unsigned :1;
[; ;pic18f458.h: 7106: unsigned TXB0DLC1 :1;
[; ;pic18f458.h: 7107: };
[; ;pic18f458.h: 7108: struct {
[; ;pic18f458.h: 7109: unsigned :2;
[; ;pic18f458.h: 7110: unsigned TXB0DLC2 :1;
[; ;pic18f458.h: 7111: };
[; ;pic18f458.h: 7112: struct {
[; ;pic18f458.h: 7113: unsigned :3;
[; ;pic18f458.h: 7114: unsigned TXB0DLC3 :1;
[; ;pic18f458.h: 7115: };
[; ;pic18f458.h: 7116: struct {
[; ;pic18f458.h: 7117: unsigned :6;
[; ;pic18f458.h: 7118: unsigned TXB0RTR :1;
[; ;pic18f458.h: 7119: };
[; ;pic18f458.h: 7120: } TXB0DLCbits_t;
[; ;pic18f458.h: 7121: extern volatile TXB0DLCbits_t TXB0DLCbits @ 0xF45;
[; ;pic18f458.h: 7175: extern volatile unsigned char TXB0D0 @ 0xF46;
"7177
[; ;pic18f458.h: 7177: asm("TXB0D0 equ 0F46h");
[; <" TXB0D0 equ 0F46h ;# ">
[; ;pic18f458.h: 7180: typedef union {
[; ;pic18f458.h: 7181: struct {
[; ;pic18f458.h: 7182: unsigned TXB0D00 :1;
[; ;pic18f458.h: 7183: unsigned TXB0D01 :1;
[; ;pic18f458.h: 7184: unsigned TXB0D02 :1;
[; ;pic18f458.h: 7185: unsigned TXB0D03 :1;
[; ;pic18f458.h: 7186: unsigned TXB0D04 :1;
[; ;pic18f458.h: 7187: unsigned TXB0D05 :1;
[; ;pic18f458.h: 7188: unsigned TXB0D06 :1;
[; ;pic18f458.h: 7189: unsigned TXB0D07 :1;
[; ;pic18f458.h: 7190: };
[; ;pic18f458.h: 7191: } TXB0D0bits_t;
[; ;pic18f458.h: 7192: extern volatile TXB0D0bits_t TXB0D0bits @ 0xF46;
[; ;pic18f458.h: 7236: extern volatile unsigned char TXB0D1 @ 0xF47;
"7238
[; ;pic18f458.h: 7238: asm("TXB0D1 equ 0F47h");
[; <" TXB0D1 equ 0F47h ;# ">
[; ;pic18f458.h: 7241: typedef union {
[; ;pic18f458.h: 7242: struct {
[; ;pic18f458.h: 7243: unsigned TXB0D10 :1;
[; ;pic18f458.h: 7244: unsigned TXB0D11 :1;
[; ;pic18f458.h: 7245: unsigned TXB0D12 :1;
[; ;pic18f458.h: 7246: unsigned TXB0D13 :1;
[; ;pic18f458.h: 7247: unsigned TXB0D14 :1;
[; ;pic18f458.h: 7248: unsigned TXB0D15 :1;
[; ;pic18f458.h: 7249: unsigned TXB0D16 :1;
[; ;pic18f458.h: 7250: unsigned TXB0D17 :1;
[; ;pic18f458.h: 7251: };
[; ;pic18f458.h: 7252: } TXB0D1bits_t;
[; ;pic18f458.h: 7253: extern volatile TXB0D1bits_t TXB0D1bits @ 0xF47;
[; ;pic18f458.h: 7297: extern volatile unsigned char TXB0D2 @ 0xF48;
"7299
[; ;pic18f458.h: 7299: asm("TXB0D2 equ 0F48h");
[; <" TXB0D2 equ 0F48h ;# ">
[; ;pic18f458.h: 7302: typedef union {
[; ;pic18f458.h: 7303: struct {
[; ;pic18f458.h: 7304: unsigned TXB0D20 :1;
[; ;pic18f458.h: 7305: unsigned TXB0D21 :1;
[; ;pic18f458.h: 7306: unsigned TXB0D22 :1;
[; ;pic18f458.h: 7307: unsigned TXB0D23 :1;
[; ;pic18f458.h: 7308: unsigned TXB0D24 :1;
[; ;pic18f458.h: 7309: unsigned TXB0D25 :1;
[; ;pic18f458.h: 7310: unsigned TXB0D26 :1;
[; ;pic18f458.h: 7311: unsigned TXB0D27 :1;
[; ;pic18f458.h: 7312: };
[; ;pic18f458.h: 7313: } TXB0D2bits_t;
[; ;pic18f458.h: 7314: extern volatile TXB0D2bits_t TXB0D2bits @ 0xF48;
[; ;pic18f458.h: 7358: extern volatile unsigned char TXB0D3 @ 0xF49;
"7360
[; ;pic18f458.h: 7360: asm("TXB0D3 equ 0F49h");
[; <" TXB0D3 equ 0F49h ;# ">
[; ;pic18f458.h: 7363: typedef union {
[; ;pic18f458.h: 7364: struct {
[; ;pic18f458.h: 7365: unsigned TXB0D30 :1;
[; ;pic18f458.h: 7366: unsigned TXB0D31 :1;
[; ;pic18f458.h: 7367: unsigned TXB0D32 :1;
[; ;pic18f458.h: 7368: unsigned TXB0D33 :1;
[; ;pic18f458.h: 7369: unsigned TXB0D34 :1;
[; ;pic18f458.h: 7370: unsigned TXB0D35 :1;
[; ;pic18f458.h: 7371: unsigned TXB0D36 :1;
[; ;pic18f458.h: 7372: unsigned TXB0D37 :1;
[; ;pic18f458.h: 7373: };
[; ;pic18f458.h: 7374: } TXB0D3bits_t;
[; ;pic18f458.h: 7375: extern volatile TXB0D3bits_t TXB0D3bits @ 0xF49;
[; ;pic18f458.h: 7419: extern volatile unsigned char TXB0D4 @ 0xF4A;
"7421
[; ;pic18f458.h: 7421: asm("TXB0D4 equ 0F4Ah");
[; <" TXB0D4 equ 0F4Ah ;# ">
[; ;pic18f458.h: 7424: typedef union {
[; ;pic18f458.h: 7425: struct {
[; ;pic18f458.h: 7426: unsigned TXB0D40 :1;
[; ;pic18f458.h: 7427: unsigned TXB0D41 :1;
[; ;pic18f458.h: 7428: unsigned TXB0D42 :1;
[; ;pic18f458.h: 7429: unsigned TXB0D43 :1;
[; ;pic18f458.h: 7430: unsigned TXB0D44 :1;
[; ;pic18f458.h: 7431: unsigned TXB0D45 :1;
[; ;pic18f458.h: 7432: unsigned TXB0D46 :1;
[; ;pic18f458.h: 7433: unsigned TXB0D47 :1;
[; ;pic18f458.h: 7434: };
[; ;pic18f458.h: 7435: } TXB0D4bits_t;
[; ;pic18f458.h: 7436: extern volatile TXB0D4bits_t TXB0D4bits @ 0xF4A;
[; ;pic18f458.h: 7480: extern volatile unsigned char TXB0D5 @ 0xF4B;
"7482
[; ;pic18f458.h: 7482: asm("TXB0D5 equ 0F4Bh");
[; <" TXB0D5 equ 0F4Bh ;# ">
[; ;pic18f458.h: 7485: typedef union {
[; ;pic18f458.h: 7486: struct {
[; ;pic18f458.h: 7487: unsigned TXB0D50 :1;
[; ;pic18f458.h: 7488: unsigned TXB0D51 :1;
[; ;pic18f458.h: 7489: unsigned TXB0D52 :1;
[; ;pic18f458.h: 7490: unsigned TXB0D53 :1;
[; ;pic18f458.h: 7491: unsigned TXB0D54 :1;
[; ;pic18f458.h: 7492: unsigned TXB0D55 :1;
[; ;pic18f458.h: 7493: unsigned TXB0D56 :1;
[; ;pic18f458.h: 7494: unsigned TXB0D57 :1;
[; ;pic18f458.h: 7495: };
[; ;pic18f458.h: 7496: } TXB0D5bits_t;
[; ;pic18f458.h: 7497: extern volatile TXB0D5bits_t TXB0D5bits @ 0xF4B;
[; ;pic18f458.h: 7541: extern volatile unsigned char TXB0D6 @ 0xF4C;
"7543
[; ;pic18f458.h: 7543: asm("TXB0D6 equ 0F4Ch");
[; <" TXB0D6 equ 0F4Ch ;# ">
[; ;pic18f458.h: 7546: typedef union {
[; ;pic18f458.h: 7547: struct {
[; ;pic18f458.h: 7548: unsigned TXB0D60 :1;
[; ;pic18f458.h: 7549: unsigned TXB0D61 :1;
[; ;pic18f458.h: 7550: unsigned TXB0D62 :1;
[; ;pic18f458.h: 7551: unsigned TXB0D63 :1;
[; ;pic18f458.h: 7552: unsigned TXB0D64 :1;
[; ;pic18f458.h: 7553: unsigned TXB0D65 :1;
[; ;pic18f458.h: 7554: unsigned TXB0D66 :1;
[; ;pic18f458.h: 7555: unsigned TXB0D67 :1;
[; ;pic18f458.h: 7556: };
[; ;pic18f458.h: 7557: } TXB0D6bits_t;
[; ;pic18f458.h: 7558: extern volatile TXB0D6bits_t TXB0D6bits @ 0xF4C;
[; ;pic18f458.h: 7602: extern volatile unsigned char TXB0D7 @ 0xF4D;
"7604
[; ;pic18f458.h: 7604: asm("TXB0D7 equ 0F4Dh");
[; <" TXB0D7 equ 0F4Dh ;# ">
[; ;pic18f458.h: 7607: typedef union {
[; ;pic18f458.h: 7608: struct {
[; ;pic18f458.h: 7609: unsigned TXB0D70 :1;
[; ;pic18f458.h: 7610: unsigned TXB0D71 :1;
[; ;pic18f458.h: 7611: unsigned TXB0D72 :1;
[; ;pic18f458.h: 7612: unsigned TXB0D73 :1;
[; ;pic18f458.h: 7613: unsigned TXB0D74 :1;
[; ;pic18f458.h: 7614: unsigned TXB0D75 :1;
[; ;pic18f458.h: 7615: unsigned TXB0D76 :1;
[; ;pic18f458.h: 7616: unsigned TXB0D77 :1;
[; ;pic18f458.h: 7617: };
[; ;pic18f458.h: 7618: } TXB0D7bits_t;
[; ;pic18f458.h: 7619: extern volatile TXB0D7bits_t TXB0D7bits @ 0xF4D;
[; ;pic18f458.h: 7663: extern volatile unsigned char CANSTATRO2 @ 0xF4E;
"7665
[; ;pic18f458.h: 7665: asm("CANSTATRO2 equ 0F4Eh");
[; <" CANSTATRO2 equ 0F4Eh ;# ">
[; ;pic18f458.h: 7668: typedef union {
[; ;pic18f458.h: 7669: struct {
[; ;pic18f458.h: 7670: unsigned :1;
[; ;pic18f458.h: 7671: unsigned ICODE0 :1;
[; ;pic18f458.h: 7672: unsigned ICODE1 :1;
[; ;pic18f458.h: 7673: unsigned ICODE2 :1;
[; ;pic18f458.h: 7674: unsigned :1;
[; ;pic18f458.h: 7675: unsigned OPMODE0 :1;
[; ;pic18f458.h: 7676: unsigned OPMODE1 :1;
[; ;pic18f458.h: 7677: unsigned OPMODE2 :1;
[; ;pic18f458.h: 7678: };
[; ;pic18f458.h: 7679: } CANSTATRO2bits_t;
[; ;pic18f458.h: 7680: extern volatile CANSTATRO2bits_t CANSTATRO2bits @ 0xF4E;
[; ;pic18f458.h: 7714: extern volatile unsigned char RXB1CON @ 0xF50;
"7716
[; ;pic18f458.h: 7716: asm("RXB1CON equ 0F50h");
[; <" RXB1CON equ 0F50h ;# ">
[; ;pic18f458.h: 7719: typedef union {
[; ;pic18f458.h: 7720: struct {
[; ;pic18f458.h: 7721: unsigned FILHIT0 :1;
[; ;pic18f458.h: 7722: unsigned FILHIT1 :1;
[; ;pic18f458.h: 7723: unsigned FILHIT2 :1;
[; ;pic18f458.h: 7724: unsigned RXRTRRO :1;
[; ;pic18f458.h: 7725: unsigned :1;
[; ;pic18f458.h: 7726: unsigned RXM0 :1;
[; ;pic18f458.h: 7727: unsigned RXM1 :1;
[; ;pic18f458.h: 7728: unsigned RXFUL :1;
[; ;pic18f458.h: 7729: };
[; ;pic18f458.h: 7730: struct {
[; ;pic18f458.h: 7731: unsigned RXB1FILHIT0 :1;
[; ;pic18f458.h: 7732: };
[; ;pic18f458.h: 7733: struct {
[; ;pic18f458.h: 7734: unsigned :1;
[; ;pic18f458.h: 7735: unsigned RXB1FILHIT1 :1;
[; ;pic18f458.h: 7736: };
[; ;pic18f458.h: 7737: struct {
[; ;pic18f458.h: 7738: unsigned :2;
[; ;pic18f458.h: 7739: unsigned RXB1FILHIT2 :1;
[; ;pic18f458.h: 7740: };
[; ;pic18f458.h: 7741: struct {
[; ;pic18f458.h: 7742: unsigned :3;
[; ;pic18f458.h: 7743: unsigned RXB1FILHIT3 :1;
[; ;pic18f458.h: 7744: };
[; ;pic18f458.h: 7745: struct {
[; ;pic18f458.h: 7746: unsigned :7;
[; ;pic18f458.h: 7747: unsigned RXB1FUL :1;
[; ;pic18f458.h: 7748: };
[; ;pic18f458.h: 7749: struct {
[; ;pic18f458.h: 7750: unsigned :5;
[; ;pic18f458.h: 7751: unsigned RXB1M0 :1;
[; ;pic18f458.h: 7752: };
[; ;pic18f458.h: 7753: struct {
[; ;pic18f458.h: 7754: unsigned :6;
[; ;pic18f458.h: 7755: unsigned RXB1M1 :1;
[; ;pic18f458.h: 7756: };
[; ;pic18f458.h: 7757: struct {
[; ;pic18f458.h: 7758: unsigned :3;
[; ;pic18f458.h: 7759: unsigned RXB1RTRR0 :1;
[; ;pic18f458.h: 7760: };
[; ;pic18f458.h: 7761: struct {
[; ;pic18f458.h: 7762: unsigned :5;
[; ;pic18f458.h: 7763: unsigned RXB1RTRRO :1;
[; ;pic18f458.h: 7764: };
[; ;pic18f458.h: 7765: } RXB1CONbits_t;
[; ;pic18f458.h: 7766: extern volatile RXB1CONbits_t RXB1CONbits @ 0xF50;
[; ;pic18f458.h: 7850: extern volatile unsigned char RXB1SIDH @ 0xF51;
"7852
[; ;pic18f458.h: 7852: asm("RXB1SIDH equ 0F51h");
[; <" RXB1SIDH equ 0F51h ;# ">
[; ;pic18f458.h: 7855: typedef union {
[; ;pic18f458.h: 7856: struct {
[; ;pic18f458.h: 7857: unsigned SID3 :1;
[; ;pic18f458.h: 7858: unsigned SID4 :1;
[; ;pic18f458.h: 7859: unsigned SID5 :1;
[; ;pic18f458.h: 7860: unsigned SID6 :1;
[; ;pic18f458.h: 7861: unsigned SID7 :1;
[; ;pic18f458.h: 7862: unsigned SID8 :1;
[; ;pic18f458.h: 7863: unsigned SID9 :1;
[; ;pic18f458.h: 7864: unsigned SID10 :1;
[; ;pic18f458.h: 7865: };
[; ;pic18f458.h: 7866: struct {
[; ;pic18f458.h: 7867: unsigned :7;
[; ;pic18f458.h: 7868: unsigned RXB1SID10 :1;
[; ;pic18f458.h: 7869: };
[; ;pic18f458.h: 7870: struct {
[; ;pic18f458.h: 7871: unsigned RXB1SID3 :1;
[; ;pic18f458.h: 7872: };
[; ;pic18f458.h: 7873: struct {
[; ;pic18f458.h: 7874: unsigned :1;
[; ;pic18f458.h: 7875: unsigned RXB1SID4 :1;
[; ;pic18f458.h: 7876: };
[; ;pic18f458.h: 7877: struct {
[; ;pic18f458.h: 7878: unsigned :2;
[; ;pic18f458.h: 7879: unsigned RXB1SID5 :1;
[; ;pic18f458.h: 7880: };
[; ;pic18f458.h: 7881: struct {
[; ;pic18f458.h: 7882: unsigned :3;
[; ;pic18f458.h: 7883: unsigned RXB1SID6 :1;
[; ;pic18f458.h: 7884: };
[; ;pic18f458.h: 7885: struct {
[; ;pic18f458.h: 7886: unsigned :4;
[; ;pic18f458.h: 7887: unsigned RXB1SID7 :1;
[; ;pic18f458.h: 7888: };
[; ;pic18f458.h: 7889: struct {
[; ;pic18f458.h: 7890: unsigned :5;
[; ;pic18f458.h: 7891: unsigned RXB1SID8 :1;
[; ;pic18f458.h: 7892: };
[; ;pic18f458.h: 7893: struct {
[; ;pic18f458.h: 7894: unsigned :6;
[; ;pic18f458.h: 7895: unsigned RXB1SID9 :1;
[; ;pic18f458.h: 7896: };
[; ;pic18f458.h: 7897: } RXB1SIDHbits_t;
[; ;pic18f458.h: 7898: extern volatile RXB1SIDHbits_t RXB1SIDHbits @ 0xF51;
[; ;pic18f458.h: 7982: extern volatile unsigned char RXB1SIDL @ 0xF52;
"7984
[; ;pic18f458.h: 7984: asm("RXB1SIDL equ 0F52h");
[; <" RXB1SIDL equ 0F52h ;# ">
[; ;pic18f458.h: 7987: typedef union {
[; ;pic18f458.h: 7988: struct {
[; ;pic18f458.h: 7989: unsigned EID16 :1;
[; ;pic18f458.h: 7990: unsigned EID17 :1;
[; ;pic18f458.h: 7991: unsigned :1;
[; ;pic18f458.h: 7992: unsigned EXID :1;
[; ;pic18f458.h: 7993: unsigned SRR :1;
[; ;pic18f458.h: 7994: unsigned SID0 :1;
[; ;pic18f458.h: 7995: unsigned SID1 :1;
[; ;pic18f458.h: 7996: unsigned SID2 :1;
[; ;pic18f458.h: 7997: };
[; ;pic18f458.h: 7998: struct {
[; ;pic18f458.h: 7999: unsigned RXB1EID16 :1;
[; ;pic18f458.h: 8000: };
[; ;pic18f458.h: 8001: struct {
[; ;pic18f458.h: 8002: unsigned :1;
[; ;pic18f458.h: 8003: unsigned RXB1EID17 :1;
[; ;pic18f458.h: 8004: };
[; ;pic18f458.h: 8005: struct {
[; ;pic18f458.h: 8006: unsigned :3;
[; ;pic18f458.h: 8007: unsigned RXB1EXID :1;
[; ;pic18f458.h: 8008: };
[; ;pic18f458.h: 8009: struct {
[; ;pic18f458.h: 8010: unsigned :5;
[; ;pic18f458.h: 8011: unsigned RXB1SID0 :1;
[; ;pic18f458.h: 8012: };
[; ;pic18f458.h: 8013: struct {
[; ;pic18f458.h: 8014: unsigned :6;
[; ;pic18f458.h: 8015: unsigned RXB1SID1 :1;
[; ;pic18f458.h: 8016: };
[; ;pic18f458.h: 8017: struct {
[; ;pic18f458.h: 8018: unsigned :7;
[; ;pic18f458.h: 8019: unsigned RXB1SID2 :1;
[; ;pic18f458.h: 8020: };
[; ;pic18f458.h: 8021: struct {
[; ;pic18f458.h: 8022: unsigned :4;
[; ;pic18f458.h: 8023: unsigned RXB1SRR :1;
[; ;pic18f458.h: 8024: };
[; ;pic18f458.h: 8025: } RXB1SIDLbits_t;
[; ;pic18f458.h: 8026: extern volatile RXB1SIDLbits_t RXB1SIDLbits @ 0xF52;
[; ;pic18f458.h: 8100: extern volatile unsigned char RXB1EIDH @ 0xF53;
"8102
[; ;pic18f458.h: 8102: asm("RXB1EIDH equ 0F53h");
[; <" RXB1EIDH equ 0F53h ;# ">
[; ;pic18f458.h: 8105: typedef union {
[; ;pic18f458.h: 8106: struct {
[; ;pic18f458.h: 8107: unsigned EID8 :1;
[; ;pic18f458.h: 8108: unsigned EID9 :1;
[; ;pic18f458.h: 8109: unsigned EID10 :1;
[; ;pic18f458.h: 8110: unsigned EID11 :1;
[; ;pic18f458.h: 8111: unsigned EID12 :1;
[; ;pic18f458.h: 8112: unsigned EID13 :1;
[; ;pic18f458.h: 8113: unsigned EID14 :1;
[; ;pic18f458.h: 8114: unsigned EID15 :1;
[; ;pic18f458.h: 8115: };
[; ;pic18f458.h: 8116: struct {
[; ;pic18f458.h: 8117: unsigned :2;
[; ;pic18f458.h: 8118: unsigned RXB1EID10 :1;
[; ;pic18f458.h: 8119: };
[; ;pic18f458.h: 8120: struct {
[; ;pic18f458.h: 8121: unsigned :3;
[; ;pic18f458.h: 8122: unsigned RXB1EID11 :1;
[; ;pic18f458.h: 8123: };
[; ;pic18f458.h: 8124: struct {
[; ;pic18f458.h: 8125: unsigned :4;
[; ;pic18f458.h: 8126: unsigned RXB1EID12 :1;
[; ;pic18f458.h: 8127: };
[; ;pic18f458.h: 8128: struct {
[; ;pic18f458.h: 8129: unsigned :5;
[; ;pic18f458.h: 8130: unsigned RXB1EID13 :1;
[; ;pic18f458.h: 8131: };
[; ;pic18f458.h: 8132: struct {
[; ;pic18f458.h: 8133: unsigned :6;
[; ;pic18f458.h: 8134: unsigned RXB1EID14 :1;
[; ;pic18f458.h: 8135: };
[; ;pic18f458.h: 8136: struct {
[; ;pic18f458.h: 8137: unsigned :7;
[; ;pic18f458.h: 8138: unsigned RXB1EID15 :1;
[; ;pic18f458.h: 8139: };
[; ;pic18f458.h: 8140: struct {
[; ;pic18f458.h: 8141: unsigned RXB1EID8 :1;
[; ;pic18f458.h: 8142: };
[; ;pic18f458.h: 8143: struct {
[; ;pic18f458.h: 8144: unsigned :1;
[; ;pic18f458.h: 8145: unsigned RXB1EID9 :1;
[; ;pic18f458.h: 8146: };
[; ;pic18f458.h: 8147: } RXB1EIDHbits_t;
[; ;pic18f458.h: 8148: extern volatile RXB1EIDHbits_t RXB1EIDHbits @ 0xF53;
[; ;pic18f458.h: 8232: extern volatile unsigned char RXB1EIDL @ 0xF54;
"8234
[; ;pic18f458.h: 8234: asm("RXB1EIDL equ 0F54h");
[; <" RXB1EIDL equ 0F54h ;# ">
[; ;pic18f458.h: 8237: typedef union {
[; ;pic18f458.h: 8238: struct {
[; ;pic18f458.h: 8239: unsigned EID0 :1;
[; ;pic18f458.h: 8240: unsigned EID1 :1;
[; ;pic18f458.h: 8241: unsigned EID2 :1;
[; ;pic18f458.h: 8242: unsigned EID3 :1;
[; ;pic18f458.h: 8243: unsigned EID4 :1;
[; ;pic18f458.h: 8244: unsigned EID5 :1;
[; ;pic18f458.h: 8245: unsigned EID6 :1;
[; ;pic18f458.h: 8246: unsigned EID7 :1;
[; ;pic18f458.h: 8247: };
[; ;pic18f458.h: 8248: struct {
[; ;pic18f458.h: 8249: unsigned RXB1EID0 :1;
[; ;pic18f458.h: 8250: };
[; ;pic18f458.h: 8251: struct {
[; ;pic18f458.h: 8252: unsigned :1;
[; ;pic18f458.h: 8253: unsigned RXB1EID1 :1;
[; ;pic18f458.h: 8254: };
[; ;pic18f458.h: 8255: struct {
[; ;pic18f458.h: 8256: unsigned :2;
[; ;pic18f458.h: 8257: unsigned RXB1EID2 :1;
[; ;pic18f458.h: 8258: };
[; ;pic18f458.h: 8259: struct {
[; ;pic18f458.h: 8260: unsigned :3;
[; ;pic18f458.h: 8261: unsigned RXB1EID3 :1;
[; ;pic18f458.h: 8262: };
[; ;pic18f458.h: 8263: struct {
[; ;pic18f458.h: 8264: unsigned :4;
[; ;pic18f458.h: 8265: unsigned RXB1EID4 :1;
[; ;pic18f458.h: 8266: };
[; ;pic18f458.h: 8267: struct {
[; ;pic18f458.h: 8268: unsigned :5;
[; ;pic18f458.h: 8269: unsigned RXB1EID5 :1;
[; ;pic18f458.h: 8270: };
[; ;pic18f458.h: 8271: struct {
[; ;pic18f458.h: 8272: unsigned :6;
[; ;pic18f458.h: 8273: unsigned RXB1EID6 :1;
[; ;pic18f458.h: 8274: };
[; ;pic18f458.h: 8275: struct {
[; ;pic18f458.h: 8276: unsigned :7;
[; ;pic18f458.h: 8277: unsigned RXB1EID7 :1;
[; ;pic18f458.h: 8278: };
[; ;pic18f458.h: 8279: } RXB1EIDLbits_t;
[; ;pic18f458.h: 8280: extern volatile RXB1EIDLbits_t RXB1EIDLbits @ 0xF54;
[; ;pic18f458.h: 8364: extern volatile unsigned char RXB1DLC @ 0xF55;
"8366
[; ;pic18f458.h: 8366: asm("RXB1DLC equ 0F55h");
[; <" RXB1DLC equ 0F55h ;# ">
[; ;pic18f458.h: 8369: typedef union {
[; ;pic18f458.h: 8370: struct {
[; ;pic18f458.h: 8371: unsigned DLC0 :1;
[; ;pic18f458.h: 8372: unsigned DLC1 :1;
[; ;pic18f458.h: 8373: unsigned DLC2 :1;
[; ;pic18f458.h: 8374: unsigned DLC3 :1;
[; ;pic18f458.h: 8375: unsigned RB0 :1;
[; ;pic18f458.h: 8376: unsigned RB1 :1;
[; ;pic18f458.h: 8377: unsigned RXRTR :1;
[; ;pic18f458.h: 8378: };
[; ;pic18f458.h: 8379: struct {
[; ;pic18f458.h: 8380: unsigned :4;
[; ;pic18f458.h: 8381: unsigned RESB0 :1;
[; ;pic18f458.h: 8382: unsigned RESB1 :1;
[; ;pic18f458.h: 8383: };
[; ;pic18f458.h: 8384: struct {
[; ;pic18f458.h: 8385: unsigned RXB1DLC0 :1;
[; ;pic18f458.h: 8386: };
[; ;pic18f458.h: 8387: struct {
[; ;pic18f458.h: 8388: unsigned :1;
[; ;pic18f458.h: 8389: unsigned RXB1DLC1 :1;
[; ;pic18f458.h: 8390: };
[; ;pic18f458.h: 8391: struct {
[; ;pic18f458.h: 8392: unsigned :2;
[; ;pic18f458.h: 8393: unsigned RXB1DLC2 :1;
[; ;pic18f458.h: 8394: };
[; ;pic18f458.h: 8395: struct {
[; ;pic18f458.h: 8396: unsigned :3;
[; ;pic18f458.h: 8397: unsigned RXB1DLC3 :1;
[; ;pic18f458.h: 8398: };
[; ;pic18f458.h: 8399: struct {
[; ;pic18f458.h: 8400: unsigned :4;
[; ;pic18f458.h: 8401: unsigned RXB1RB0 :1;
[; ;pic18f458.h: 8402: };
[; ;pic18f458.h: 8403: struct {
[; ;pic18f458.h: 8404: unsigned :5;
[; ;pic18f458.h: 8405: unsigned RXB1RB1 :1;
[; ;pic18f458.h: 8406: };
[; ;pic18f458.h: 8407: struct {
[; ;pic18f458.h: 8408: unsigned :6;
[; ;pic18f458.h: 8409: unsigned RXB1RTR :1;
[; ;pic18f458.h: 8410: };
[; ;pic18f458.h: 8411: } RXB1DLCbits_t;
[; ;pic18f458.h: 8412: extern volatile RXB1DLCbits_t RXB1DLCbits @ 0xF55;
[; ;pic18f458.h: 8496: extern volatile unsigned char RXB1D0 @ 0xF56;
"8498
[; ;pic18f458.h: 8498: asm("RXB1D0 equ 0F56h");
[; <" RXB1D0 equ 0F56h ;# ">
[; ;pic18f458.h: 8501: typedef union {
[; ;pic18f458.h: 8502: struct {
[; ;pic18f458.h: 8503: unsigned RXB1D00 :1;
[; ;pic18f458.h: 8504: unsigned RXB1D01 :1;
[; ;pic18f458.h: 8505: unsigned RXB1D02 :1;
[; ;pic18f458.h: 8506: unsigned RXB1D03 :1;
[; ;pic18f458.h: 8507: unsigned RXB1D04 :1;
[; ;pic18f458.h: 8508: unsigned RXB1D05 :1;
[; ;pic18f458.h: 8509: unsigned RXB1D06 :1;
[; ;pic18f458.h: 8510: unsigned RXB1D07 :1;
[; ;pic18f458.h: 8511: };
[; ;pic18f458.h: 8512: } RXB1D0bits_t;
[; ;pic18f458.h: 8513: extern volatile RXB1D0bits_t RXB1D0bits @ 0xF56;
[; ;pic18f458.h: 8557: extern volatile unsigned char RXB1D1 @ 0xF57;
"8559
[; ;pic18f458.h: 8559: asm("RXB1D1 equ 0F57h");
[; <" RXB1D1 equ 0F57h ;# ">
[; ;pic18f458.h: 8562: typedef union {
[; ;pic18f458.h: 8563: struct {
[; ;pic18f458.h: 8564: unsigned RXB1D10 :1;
[; ;pic18f458.h: 8565: unsigned RXB1D11 :1;
[; ;pic18f458.h: 8566: unsigned RXB1D12 :1;
[; ;pic18f458.h: 8567: unsigned RXB1D13 :1;
[; ;pic18f458.h: 8568: unsigned RXB1D14 :1;
[; ;pic18f458.h: 8569: unsigned RXB1D15 :1;
[; ;pic18f458.h: 8570: unsigned RXB1D16 :1;
[; ;pic18f458.h: 8571: unsigned RXB1D17 :1;
[; ;pic18f458.h: 8572: };
[; ;pic18f458.h: 8573: } RXB1D1bits_t;
[; ;pic18f458.h: 8574: extern volatile RXB1D1bits_t RXB1D1bits @ 0xF57;
[; ;pic18f458.h: 8618: extern volatile unsigned char RXB1D2 @ 0xF58;
"8620
[; ;pic18f458.h: 8620: asm("RXB1D2 equ 0F58h");
[; <" RXB1D2 equ 0F58h ;# ">
[; ;pic18f458.h: 8623: typedef union {
[; ;pic18f458.h: 8624: struct {
[; ;pic18f458.h: 8625: unsigned RXB1D20 :1;
[; ;pic18f458.h: 8626: unsigned RXB1D21 :1;
[; ;pic18f458.h: 8627: unsigned RXB1D22 :1;
[; ;pic18f458.h: 8628: unsigned RXB1D23 :1;
[; ;pic18f458.h: 8629: unsigned RXB1D24 :1;
[; ;pic18f458.h: 8630: unsigned RXB1D25 :1;
[; ;pic18f458.h: 8631: unsigned RXB1D26 :1;
[; ;pic18f458.h: 8632: unsigned RXB1D27 :1;
[; ;pic18f458.h: 8633: };
[; ;pic18f458.h: 8634: } RXB1D2bits_t;
[; ;pic18f458.h: 8635: extern volatile RXB1D2bits_t RXB1D2bits @ 0xF58;
[; ;pic18f458.h: 8679: extern volatile unsigned char RXB1D3 @ 0xF59;
"8681
[; ;pic18f458.h: 8681: asm("RXB1D3 equ 0F59h");
[; <" RXB1D3 equ 0F59h ;# ">
[; ;pic18f458.h: 8684: typedef union {
[; ;pic18f458.h: 8685: struct {
[; ;pic18f458.h: 8686: unsigned RXB1D30 :1;
[; ;pic18f458.h: 8687: unsigned RXB1D31 :1;
[; ;pic18f458.h: 8688: unsigned RXB1D32 :1;
[; ;pic18f458.h: 8689: unsigned RXB1D33 :1;
[; ;pic18f458.h: 8690: unsigned RXB1D34 :1;
[; ;pic18f458.h: 8691: unsigned RXB1D35 :1;
[; ;pic18f458.h: 8692: unsigned RXB1D36 :1;
[; ;pic18f458.h: 8693: unsigned RXB1D37 :1;
[; ;pic18f458.h: 8694: };
[; ;pic18f458.h: 8695: } RXB1D3bits_t;
[; ;pic18f458.h: 8696: extern volatile RXB1D3bits_t RXB1D3bits @ 0xF59;
[; ;pic18f458.h: 8740: extern volatile unsigned char RXB1D4 @ 0xF5A;
"8742
[; ;pic18f458.h: 8742: asm("RXB1D4 equ 0F5Ah");
[; <" RXB1D4 equ 0F5Ah ;# ">
[; ;pic18f458.h: 8745: typedef union {
[; ;pic18f458.h: 8746: struct {
[; ;pic18f458.h: 8747: unsigned RXB1D40 :1;
[; ;pic18f458.h: 8748: unsigned RXB1D41 :1;
[; ;pic18f458.h: 8749: unsigned RXB1D42 :1;
[; ;pic18f458.h: 8750: unsigned RXB1D43 :1;
[; ;pic18f458.h: 8751: unsigned RXB1D44 :1;
[; ;pic18f458.h: 8752: unsigned RXB1D45 :1;
[; ;pic18f458.h: 8753: unsigned RXB1D46 :1;
[; ;pic18f458.h: 8754: unsigned RXB1D47 :1;
[; ;pic18f458.h: 8755: };
[; ;pic18f458.h: 8756: } RXB1D4bits_t;
[; ;pic18f458.h: 8757: extern volatile RXB1D4bits_t RXB1D4bits @ 0xF5A;
[; ;pic18f458.h: 8801: extern volatile unsigned char RXB1D5 @ 0xF5B;
"8803
[; ;pic18f458.h: 8803: asm("RXB1D5 equ 0F5Bh");
[; <" RXB1D5 equ 0F5Bh ;# ">
[; ;pic18f458.h: 8806: typedef union {
[; ;pic18f458.h: 8807: struct {
[; ;pic18f458.h: 8808: unsigned RXB1D50 :1;
[; ;pic18f458.h: 8809: unsigned RXB1D51 :1;
[; ;pic18f458.h: 8810: unsigned RXB1D52 :1;
[; ;pic18f458.h: 8811: unsigned RXB1D53 :1;
[; ;pic18f458.h: 8812: unsigned RXB1D54 :1;
[; ;pic18f458.h: 8813: unsigned RXB1D55 :1;
[; ;pic18f458.h: 8814: unsigned RXB1D56 :1;
[; ;pic18f458.h: 8815: unsigned RXB1D57 :1;
[; ;pic18f458.h: 8816: };
[; ;pic18f458.h: 8817: } RXB1D5bits_t;
[; ;pic18f458.h: 8818: extern volatile RXB1D5bits_t RXB1D5bits @ 0xF5B;
[; ;pic18f458.h: 8862: extern volatile unsigned char RXB1D6 @ 0xF5C;
"8864
[; ;pic18f458.h: 8864: asm("RXB1D6 equ 0F5Ch");
[; <" RXB1D6 equ 0F5Ch ;# ">
[; ;pic18f458.h: 8867: typedef union {
[; ;pic18f458.h: 8868: struct {
[; ;pic18f458.h: 8869: unsigned RXB1D60 :1;
[; ;pic18f458.h: 8870: unsigned RXB1D61 :1;
[; ;pic18f458.h: 8871: unsigned RXB1D62 :1;
[; ;pic18f458.h: 8872: unsigned RXB1D63 :1;
[; ;pic18f458.h: 8873: unsigned RXB1D64 :1;
[; ;pic18f458.h: 8874: unsigned RXB1D65 :1;
[; ;pic18f458.h: 8875: unsigned RXB1D66 :1;
[; ;pic18f458.h: 8876: unsigned RXB1D67 :1;
[; ;pic18f458.h: 8877: };
[; ;pic18f458.h: 8878: } RXB1D6bits_t;
[; ;pic18f458.h: 8879: extern volatile RXB1D6bits_t RXB1D6bits @ 0xF5C;
[; ;pic18f458.h: 8923: extern volatile unsigned char RXB1D7 @ 0xF5D;
"8925
[; ;pic18f458.h: 8925: asm("RXB1D7 equ 0F5Dh");
[; <" RXB1D7 equ 0F5Dh ;# ">
[; ;pic18f458.h: 8928: typedef union {
[; ;pic18f458.h: 8929: struct {
[; ;pic18f458.h: 8930: unsigned RXB1D70 :1;
[; ;pic18f458.h: 8931: unsigned RXB1D71 :1;
[; ;pic18f458.h: 8932: unsigned RXB1D72 :1;
[; ;pic18f458.h: 8933: unsigned RXB1D73 :1;
[; ;pic18f458.h: 8934: unsigned RXB1D74 :1;
[; ;pic18f458.h: 8935: unsigned RXB1D75 :1;
[; ;pic18f458.h: 8936: unsigned RXB1D76 :1;
[; ;pic18f458.h: 8937: unsigned RXB1D77 :1;
[; ;pic18f458.h: 8938: };
[; ;pic18f458.h: 8939: } RXB1D7bits_t;
[; ;pic18f458.h: 8940: extern volatile RXB1D7bits_t RXB1D7bits @ 0xF5D;
[; ;pic18f458.h: 8984: extern volatile unsigned char CANSTATRO1 @ 0xF5E;
"8986
[; ;pic18f458.h: 8986: asm("CANSTATRO1 equ 0F5Eh");
[; <" CANSTATRO1 equ 0F5Eh ;# ">
[; ;pic18f458.h: 8989: typedef union {
[; ;pic18f458.h: 8990: struct {
[; ;pic18f458.h: 8991: unsigned :1;
[; ;pic18f458.h: 8992: unsigned ICODE0 :1;
[; ;pic18f458.h: 8993: unsigned ICODE1 :1;
[; ;pic18f458.h: 8994: unsigned ICODE2 :1;
[; ;pic18f458.h: 8995: unsigned :1;
[; ;pic18f458.h: 8996: unsigned OPMODE0 :1;
[; ;pic18f458.h: 8997: unsigned OPMODE1 :1;
[; ;pic18f458.h: 8998: unsigned OPMODE2 :1;
[; ;pic18f458.h: 8999: };
[; ;pic18f458.h: 9000: } CANSTATRO1bits_t;
[; ;pic18f458.h: 9001: extern volatile CANSTATRO1bits_t CANSTATRO1bits @ 0xF5E;
[; ;pic18f458.h: 9035: extern volatile unsigned char RXB0CON @ 0xF60;
"9037
[; ;pic18f458.h: 9037: asm("RXB0CON equ 0F60h");
[; <" RXB0CON equ 0F60h ;# ">
[; ;pic18f458.h: 9040: typedef union {
[; ;pic18f458.h: 9041: struct {
[; ;pic18f458.h: 9042: unsigned FILHIT0 :1;
[; ;pic18f458.h: 9043: unsigned JTOFF :1;
[; ;pic18f458.h: 9044: unsigned RXB0DBEN :1;
[; ;pic18f458.h: 9045: unsigned RXRTRRO :1;
[; ;pic18f458.h: 9046: unsigned :1;
[; ;pic18f458.h: 9047: unsigned RXM0 :1;
[; ;pic18f458.h: 9048: unsigned RXM1 :1;
[; ;pic18f458.h: 9049: unsigned RXFUL :1;
[; ;pic18f458.h: 9050: };
[; ;pic18f458.h: 9051: struct {
[; ;pic18f458.h: 9052: unsigned RXB0FILHIT0 :1;
[; ;pic18f458.h: 9053: };
[; ;pic18f458.h: 9054: struct {
[; ;pic18f458.h: 9055: unsigned :1;
[; ;pic18f458.h: 9056: unsigned RXB0FILHIT1 :1;
[; ;pic18f458.h: 9057: };
[; ;pic18f458.h: 9058: struct {
[; ;pic18f458.h: 9059: unsigned :2;
[; ;pic18f458.h: 9060: unsigned RXB0FILHIT2 :1;
[; ;pic18f458.h: 9061: };
[; ;pic18f458.h: 9062: struct {
[; ;pic18f458.h: 9063: unsigned :3;
[; ;pic18f458.h: 9064: unsigned RXB0FILHIT3 :1;
[; ;pic18f458.h: 9065: };
[; ;pic18f458.h: 9066: struct {
[; ;pic18f458.h: 9067: unsigned :7;
[; ;pic18f458.h: 9068: unsigned RXB0FUL :1;
[; ;pic18f458.h: 9069: };
[; ;pic18f458.h: 9070: struct {
[; ;pic18f458.h: 9071: unsigned :5;
[; ;pic18f458.h: 9072: unsigned RXB0M0 :1;
[; ;pic18f458.h: 9073: };
[; ;pic18f458.h: 9074: struct {
[; ;pic18f458.h: 9075: unsigned :6;
[; ;pic18f458.h: 9076: unsigned RXB0M1 :1;
[; ;pic18f458.h: 9077: };
[; ;pic18f458.h: 9078: struct {
[; ;pic18f458.h: 9079: unsigned :3;
[; ;pic18f458.h: 9080: unsigned RXB0RTRR0 :1;
[; ;pic18f458.h: 9081: };
[; ;pic18f458.h: 9082: struct {
[; ;pic18f458.h: 9083: unsigned :5;
[; ;pic18f458.h: 9084: unsigned RXB0RTRRO :1;
[; ;pic18f458.h: 9085: };
[; ;pic18f458.h: 9086: } RXB0CONbits_t;
[; ;pic18f458.h: 9087: extern volatile RXB0CONbits_t RXB0CONbits @ 0xF60;
[; ;pic18f458.h: 9171: extern volatile unsigned char RXB0SIDH @ 0xF61;
"9173
[; ;pic18f458.h: 9173: asm("RXB0SIDH equ 0F61h");
[; <" RXB0SIDH equ 0F61h ;# ">
[; ;pic18f458.h: 9176: typedef union {
[; ;pic18f458.h: 9177: struct {
[; ;pic18f458.h: 9178: unsigned SID3 :1;
[; ;pic18f458.h: 9179: unsigned SID4 :1;
[; ;pic18f458.h: 9180: unsigned SID5 :1;
[; ;pic18f458.h: 9181: unsigned SID6 :1;
[; ;pic18f458.h: 9182: unsigned SID7 :1;
[; ;pic18f458.h: 9183: unsigned SID8 :1;
[; ;pic18f458.h: 9184: unsigned SID9 :1;
[; ;pic18f458.h: 9185: unsigned SID10 :1;
[; ;pic18f458.h: 9186: };
[; ;pic18f458.h: 9187: struct {
[; ;pic18f458.h: 9188: unsigned :7;
[; ;pic18f458.h: 9189: unsigned RXB0SID10 :1;
[; ;pic18f458.h: 9190: };
[; ;pic18f458.h: 9191: struct {
[; ;pic18f458.h: 9192: unsigned RXB0SID3 :1;
[; ;pic18f458.h: 9193: };
[; ;pic18f458.h: 9194: struct {
[; ;pic18f458.h: 9195: unsigned :1;
[; ;pic18f458.h: 9196: unsigned RXB0SID4 :1;
[; ;pic18f458.h: 9197: };
[; ;pic18f458.h: 9198: struct {
[; ;pic18f458.h: 9199: unsigned :2;
[; ;pic18f458.h: 9200: unsigned RXB0SID5 :1;
[; ;pic18f458.h: 9201: };
[; ;pic18f458.h: 9202: struct {
[; ;pic18f458.h: 9203: unsigned :3;
[; ;pic18f458.h: 9204: unsigned RXB0SID6 :1;
[; ;pic18f458.h: 9205: };
[; ;pic18f458.h: 9206: struct {
[; ;pic18f458.h: 9207: unsigned :4;
[; ;pic18f458.h: 9208: unsigned RXB0SID7 :1;
[; ;pic18f458.h: 9209: };
[; ;pic18f458.h: 9210: struct {
[; ;pic18f458.h: 9211: unsigned :5;
[; ;pic18f458.h: 9212: unsigned RXB0SID8 :1;
[; ;pic18f458.h: 9213: };
[; ;pic18f458.h: 9214: struct {
[; ;pic18f458.h: 9215: unsigned :6;
[; ;pic18f458.h: 9216: unsigned RXB0SID9 :1;
[; ;pic18f458.h: 9217: };
[; ;pic18f458.h: 9218: } RXB0SIDHbits_t;
[; ;pic18f458.h: 9219: extern volatile RXB0SIDHbits_t RXB0SIDHbits @ 0xF61;
[; ;pic18f458.h: 9303: extern volatile unsigned char RXB0SIDL @ 0xF62;
"9305
[; ;pic18f458.h: 9305: asm("RXB0SIDL equ 0F62h");
[; <" RXB0SIDL equ 0F62h ;# ">
[; ;pic18f458.h: 9308: typedef union {
[; ;pic18f458.h: 9309: struct {
[; ;pic18f458.h: 9310: unsigned EID16 :1;
[; ;pic18f458.h: 9311: unsigned EID17 :1;
[; ;pic18f458.h: 9312: unsigned :1;
[; ;pic18f458.h: 9313: unsigned EXID :1;
[; ;pic18f458.h: 9314: unsigned SRR :1;
[; ;pic18f458.h: 9315: unsigned SID0 :1;
[; ;pic18f458.h: 9316: unsigned SID1 :1;
[; ;pic18f458.h: 9317: unsigned SID2 :1;
[; ;pic18f458.h: 9318: };
[; ;pic18f458.h: 9319: struct {
[; ;pic18f458.h: 9320: unsigned RXB0EID16 :1;
[; ;pic18f458.h: 9321: };
[; ;pic18f458.h: 9322: struct {
[; ;pic18f458.h: 9323: unsigned :1;
[; ;pic18f458.h: 9324: unsigned RXB0EID17 :1;
[; ;pic18f458.h: 9325: };
[; ;pic18f458.h: 9326: struct {
[; ;pic18f458.h: 9327: unsigned :3;
[; ;pic18f458.h: 9328: unsigned RXB0EXID :1;
[; ;pic18f458.h: 9329: };
[; ;pic18f458.h: 9330: struct {
[; ;pic18f458.h: 9331: unsigned :5;
[; ;pic18f458.h: 9332: unsigned RXB0SID0 :1;
[; ;pic18f458.h: 9333: };
[; ;pic18f458.h: 9334: struct {
[; ;pic18f458.h: 9335: unsigned :6;
[; ;pic18f458.h: 9336: unsigned RXB0SID1 :1;
[; ;pic18f458.h: 9337: };
[; ;pic18f458.h: 9338: struct {
[; ;pic18f458.h: 9339: unsigned :7;
[; ;pic18f458.h: 9340: unsigned RXB0SID2 :1;
[; ;pic18f458.h: 9341: };
[; ;pic18f458.h: 9342: struct {
[; ;pic18f458.h: 9343: unsigned :4;
[; ;pic18f458.h: 9344: unsigned RXB0SRR :1;
[; ;pic18f458.h: 9345: };
[; ;pic18f458.h: 9346: } RXB0SIDLbits_t;
[; ;pic18f458.h: 9347: extern volatile RXB0SIDLbits_t RXB0SIDLbits @ 0xF62;
[; ;pic18f458.h: 9421: extern volatile unsigned char RXB0EIDH @ 0xF63;
"9423
[; ;pic18f458.h: 9423: asm("RXB0EIDH equ 0F63h");
[; <" RXB0EIDH equ 0F63h ;# ">
[; ;pic18f458.h: 9426: typedef union {
[; ;pic18f458.h: 9427: struct {
[; ;pic18f458.h: 9428: unsigned EID8 :1;
[; ;pic18f458.h: 9429: unsigned EID9 :1;
[; ;pic18f458.h: 9430: unsigned EID10 :1;
[; ;pic18f458.h: 9431: unsigned EID11 :1;
[; ;pic18f458.h: 9432: unsigned EID12 :1;
[; ;pic18f458.h: 9433: unsigned EID13 :1;
[; ;pic18f458.h: 9434: unsigned EID14 :1;
[; ;pic18f458.h: 9435: unsigned EID15 :1;
[; ;pic18f458.h: 9436: };
[; ;pic18f458.h: 9437: struct {
[; ;pic18f458.h: 9438: unsigned :2;
[; ;pic18f458.h: 9439: unsigned RXB0EID10 :1;
[; ;pic18f458.h: 9440: };
[; ;pic18f458.h: 9441: struct {
[; ;pic18f458.h: 9442: unsigned :3;
[; ;pic18f458.h: 9443: unsigned RXB0EID11 :1;
[; ;pic18f458.h: 9444: };
[; ;pic18f458.h: 9445: struct {
[; ;pic18f458.h: 9446: unsigned :4;
[; ;pic18f458.h: 9447: unsigned RXB0EID12 :1;
[; ;pic18f458.h: 9448: };
[; ;pic18f458.h: 9449: struct {
[; ;pic18f458.h: 9450: unsigned :5;
[; ;pic18f458.h: 9451: unsigned RXB0EID13 :1;
[; ;pic18f458.h: 9452: };
[; ;pic18f458.h: 9453: struct {
[; ;pic18f458.h: 9454: unsigned :6;
[; ;pic18f458.h: 9455: unsigned RXB0EID14 :1;
[; ;pic18f458.h: 9456: };
[; ;pic18f458.h: 9457: struct {
[; ;pic18f458.h: 9458: unsigned :7;
[; ;pic18f458.h: 9459: unsigned RXB0EID15 :1;
[; ;pic18f458.h: 9460: };
[; ;pic18f458.h: 9461: struct {
[; ;pic18f458.h: 9462: unsigned RXB0EID8 :1;
[; ;pic18f458.h: 9463: };
[; ;pic18f458.h: 9464: struct {
[; ;pic18f458.h: 9465: unsigned :1;
[; ;pic18f458.h: 9466: unsigned RXB0EID9 :1;
[; ;pic18f458.h: 9467: };
[; ;pic18f458.h: 9468: } RXB0EIDHbits_t;
[; ;pic18f458.h: 9469: extern volatile RXB0EIDHbits_t RXB0EIDHbits @ 0xF63;
[; ;pic18f458.h: 9553: extern volatile unsigned char RXB0EIDL @ 0xF64;
"9555
[; ;pic18f458.h: 9555: asm("RXB0EIDL equ 0F64h");
[; <" RXB0EIDL equ 0F64h ;# ">
[; ;pic18f458.h: 9558: typedef union {
[; ;pic18f458.h: 9559: struct {
[; ;pic18f458.h: 9560: unsigned EID0 :1;
[; ;pic18f458.h: 9561: unsigned EID1 :1;
[; ;pic18f458.h: 9562: unsigned EID2 :1;
[; ;pic18f458.h: 9563: unsigned EID3 :1;
[; ;pic18f458.h: 9564: unsigned EID4 :1;
[; ;pic18f458.h: 9565: unsigned EID5 :1;
[; ;pic18f458.h: 9566: unsigned EID6 :1;
[; ;pic18f458.h: 9567: unsigned EID7 :1;
[; ;pic18f458.h: 9568: };
[; ;pic18f458.h: 9569: struct {
[; ;pic18f458.h: 9570: unsigned RXB0EID0 :1;
[; ;pic18f458.h: 9571: };
[; ;pic18f458.h: 9572: struct {
[; ;pic18f458.h: 9573: unsigned :1;
[; ;pic18f458.h: 9574: unsigned RXB0EID1 :1;
[; ;pic18f458.h: 9575: };
[; ;pic18f458.h: 9576: struct {
[; ;pic18f458.h: 9577: unsigned :2;
[; ;pic18f458.h: 9578: unsigned RXB0EID2 :1;
[; ;pic18f458.h: 9579: };
[; ;pic18f458.h: 9580: struct {
[; ;pic18f458.h: 9581: unsigned :3;
[; ;pic18f458.h: 9582: unsigned RXB0EID3 :1;
[; ;pic18f458.h: 9583: };
[; ;pic18f458.h: 9584: struct {
[; ;pic18f458.h: 9585: unsigned :4;
[; ;pic18f458.h: 9586: unsigned RXB0EID4 :1;
[; ;pic18f458.h: 9587: };
[; ;pic18f458.h: 9588: struct {
[; ;pic18f458.h: 9589: unsigned :5;
[; ;pic18f458.h: 9590: unsigned RXB0EID5 :1;
[; ;pic18f458.h: 9591: };
[; ;pic18f458.h: 9592: struct {
[; ;pic18f458.h: 9593: unsigned :6;
[; ;pic18f458.h: 9594: unsigned RXB0EID6 :1;
[; ;pic18f458.h: 9595: };
[; ;pic18f458.h: 9596: struct {
[; ;pic18f458.h: 9597: unsigned :7;
[; ;pic18f458.h: 9598: unsigned RXB0EID7 :1;
[; ;pic18f458.h: 9599: };
[; ;pic18f458.h: 9600: } RXB0EIDLbits_t;
[; ;pic18f458.h: 9601: extern volatile RXB0EIDLbits_t RXB0EIDLbits @ 0xF64;
[; ;pic18f458.h: 9685: extern volatile unsigned char RXB0DLC @ 0xF65;
"9687
[; ;pic18f458.h: 9687: asm("RXB0DLC equ 0F65h");
[; <" RXB0DLC equ 0F65h ;# ">
[; ;pic18f458.h: 9690: typedef union {
[; ;pic18f458.h: 9691: struct {
[; ;pic18f458.h: 9692: unsigned DLC0 :1;
[; ;pic18f458.h: 9693: unsigned DLC1 :1;
[; ;pic18f458.h: 9694: unsigned DLC2 :1;
[; ;pic18f458.h: 9695: unsigned DLC3 :1;
[; ;pic18f458.h: 9696: unsigned RB0 :1;
[; ;pic18f458.h: 9697: unsigned RB1 :1;
[; ;pic18f458.h: 9698: unsigned RXRTR :1;
[; ;pic18f458.h: 9699: };
[; ;pic18f458.h: 9700: struct {
[; ;pic18f458.h: 9701: unsigned :4;
[; ;pic18f458.h: 9702: unsigned RESB0 :1;
[; ;pic18f458.h: 9703: unsigned RESB1 :1;
[; ;pic18f458.h: 9704: };
[; ;pic18f458.h: 9705: struct {
[; ;pic18f458.h: 9706: unsigned RXB0DLC0 :1;
[; ;pic18f458.h: 9707: };
[; ;pic18f458.h: 9708: struct {
[; ;pic18f458.h: 9709: unsigned :1;
[; ;pic18f458.h: 9710: unsigned RXB0DLC1 :1;
[; ;pic18f458.h: 9711: };
[; ;pic18f458.h: 9712: struct {
[; ;pic18f458.h: 9713: unsigned :2;
[; ;pic18f458.h: 9714: unsigned RXB0DLC2 :1;
[; ;pic18f458.h: 9715: };
[; ;pic18f458.h: 9716: struct {
[; ;pic18f458.h: 9717: unsigned :3;
[; ;pic18f458.h: 9718: unsigned RXB0DLC3 :1;
[; ;pic18f458.h: 9719: };
[; ;pic18f458.h: 9720: struct {
[; ;pic18f458.h: 9721: unsigned :4;
[; ;pic18f458.h: 9722: unsigned RXB0RB0 :1;
[; ;pic18f458.h: 9723: };
[; ;pic18f458.h: 9724: struct {
[; ;pic18f458.h: 9725: unsigned :5;
[; ;pic18f458.h: 9726: unsigned RXB0RB1 :1;
[; ;pic18f458.h: 9727: };
[; ;pic18f458.h: 9728: struct {
[; ;pic18f458.h: 9729: unsigned :6;
[; ;pic18f458.h: 9730: unsigned RXB0RTR :1;
[; ;pic18f458.h: 9731: };
[; ;pic18f458.h: 9732: } RXB0DLCbits_t;
[; ;pic18f458.h: 9733: extern volatile RXB0DLCbits_t RXB0DLCbits @ 0xF65;
[; ;pic18f458.h: 9817: extern volatile unsigned char RXB0D0 @ 0xF66;
"9819
[; ;pic18f458.h: 9819: asm("RXB0D0 equ 0F66h");
[; <" RXB0D0 equ 0F66h ;# ">
[; ;pic18f458.h: 9822: typedef union {
[; ;pic18f458.h: 9823: struct {
[; ;pic18f458.h: 9824: unsigned RXB0D00 :1;
[; ;pic18f458.h: 9825: unsigned RXB0D01 :1;
[; ;pic18f458.h: 9826: unsigned RXB0D02 :1;
[; ;pic18f458.h: 9827: unsigned RXB0D03 :1;
[; ;pic18f458.h: 9828: unsigned RXB0D04 :1;
[; ;pic18f458.h: 9829: unsigned RXB0D05 :1;
[; ;pic18f458.h: 9830: unsigned RXB0D06 :1;
[; ;pic18f458.h: 9831: unsigned RXB0D07 :1;
[; ;pic18f458.h: 9832: };
[; ;pic18f458.h: 9833: struct {
[; ;pic18f458.h: 9834: unsigned RB0D00 :1;
[; ;pic18f458.h: 9835: unsigned RB0D01 :1;
[; ;pic18f458.h: 9836: unsigned RB0D02 :1;
[; ;pic18f458.h: 9837: unsigned RB0D03 :1;
[; ;pic18f458.h: 9838: unsigned RB0D04 :1;
[; ;pic18f458.h: 9839: unsigned RB0D05 :1;
[; ;pic18f458.h: 9840: unsigned RB0D06 :1;
[; ;pic18f458.h: 9841: unsigned RB0D07 :1;
[; ;pic18f458.h: 9842: };
[; ;pic18f458.h: 9843: } RXB0D0bits_t;
[; ;pic18f458.h: 9844: extern volatile RXB0D0bits_t RXB0D0bits @ 0xF66;
[; ;pic18f458.h: 9928: extern volatile unsigned char RXB0D1 @ 0xF67;
"9930
[; ;pic18f458.h: 9930: asm("RXB0D1 equ 0F67h");
[; <" RXB0D1 equ 0F67h ;# ">
[; ;pic18f458.h: 9933: typedef union {
[; ;pic18f458.h: 9934: struct {
[; ;pic18f458.h: 9935: unsigned RXB0D10 :1;
[; ;pic18f458.h: 9936: unsigned RXB0D11 :1;
[; ;pic18f458.h: 9937: unsigned RXB0D12 :1;
[; ;pic18f458.h: 9938: unsigned RXB0D13 :1;
[; ;pic18f458.h: 9939: unsigned RXB0D14 :1;
[; ;pic18f458.h: 9940: unsigned RXB0D15 :1;
[; ;pic18f458.h: 9941: unsigned RXB0D16 :1;
[; ;pic18f458.h: 9942: unsigned RXB0D17 :1;
[; ;pic18f458.h: 9943: };
[; ;pic18f458.h: 9944: struct {
[; ;pic18f458.h: 9945: unsigned RB0D10 :1;
[; ;pic18f458.h: 9946: unsigned RB0D11 :1;
[; ;pic18f458.h: 9947: unsigned RB0D12 :1;
[; ;pic18f458.h: 9948: unsigned RB0D13 :1;
[; ;pic18f458.h: 9949: unsigned RB0D14 :1;
[; ;pic18f458.h: 9950: unsigned RB0D15 :1;
[; ;pic18f458.h: 9951: unsigned RB0D16 :1;
[; ;pic18f458.h: 9952: unsigned RB0D17 :1;
[; ;pic18f458.h: 9953: };
[; ;pic18f458.h: 9954: } RXB0D1bits_t;
[; ;pic18f458.h: 9955: extern volatile RXB0D1bits_t RXB0D1bits @ 0xF67;
[; ;pic18f458.h: 10039: extern volatile unsigned char RXB0D2 @ 0xF68;
"10041
[; ;pic18f458.h: 10041: asm("RXB0D2 equ 0F68h");
[; <" RXB0D2 equ 0F68h ;# ">
[; ;pic18f458.h: 10044: typedef union {
[; ;pic18f458.h: 10045: struct {
[; ;pic18f458.h: 10046: unsigned RXB0D20 :1;
[; ;pic18f458.h: 10047: unsigned RXB0D21 :1;
[; ;pic18f458.h: 10048: unsigned RXB0D22 :1;
[; ;pic18f458.h: 10049: unsigned RXB0D23 :1;
[; ;pic18f458.h: 10050: unsigned RXB0D24 :1;
[; ;pic18f458.h: 10051: unsigned RXB0D25 :1;
[; ;pic18f458.h: 10052: unsigned RXB0D26 :1;
[; ;pic18f458.h: 10053: unsigned RXB0D27 :1;
[; ;pic18f458.h: 10054: };
[; ;pic18f458.h: 10055: struct {
[; ;pic18f458.h: 10056: unsigned RB0D20 :1;
[; ;pic18f458.h: 10057: unsigned RB0D21 :1;
[; ;pic18f458.h: 10058: unsigned RB0D22 :1;
[; ;pic18f458.h: 10059: unsigned RB0D23 :1;
[; ;pic18f458.h: 10060: unsigned RB0D24 :1;
[; ;pic18f458.h: 10061: unsigned RB0D25 :1;
[; ;pic18f458.h: 10062: unsigned RB0D26 :1;
[; ;pic18f458.h: 10063: unsigned RB0D27 :1;
[; ;pic18f458.h: 10064: };
[; ;pic18f458.h: 10065: } RXB0D2bits_t;
[; ;pic18f458.h: 10066: extern volatile RXB0D2bits_t RXB0D2bits @ 0xF68;
[; ;pic18f458.h: 10150: extern volatile unsigned char RXB0D3 @ 0xF69;
"10152
[; ;pic18f458.h: 10152: asm("RXB0D3 equ 0F69h");
[; <" RXB0D3 equ 0F69h ;# ">
[; ;pic18f458.h: 10155: typedef union {
[; ;pic18f458.h: 10156: struct {
[; ;pic18f458.h: 10157: unsigned RXB0D30 :1;
[; ;pic18f458.h: 10158: unsigned RXB0D31 :1;
[; ;pic18f458.h: 10159: unsigned RXB0D32 :1;
[; ;pic18f458.h: 10160: unsigned RXB0D33 :1;
[; ;pic18f458.h: 10161: unsigned RXB0D34 :1;
[; ;pic18f458.h: 10162: unsigned RXB0D35 :1;
[; ;pic18f458.h: 10163: unsigned RXB0D36 :1;
[; ;pic18f458.h: 10164: unsigned RXB0D37 :1;
[; ;pic18f458.h: 10165: };
[; ;pic18f458.h: 10166: struct {
[; ;pic18f458.h: 10167: unsigned RB0D30 :1;
[; ;pic18f458.h: 10168: unsigned RB0D31 :1;
[; ;pic18f458.h: 10169: unsigned RB0D32 :1;
[; ;pic18f458.h: 10170: unsigned RB0D33 :1;
[; ;pic18f458.h: 10171: unsigned RB0D34 :1;
[; ;pic18f458.h: 10172: unsigned RB0D35 :1;
[; ;pic18f458.h: 10173: unsigned RB0D36 :1;
[; ;pic18f458.h: 10174: unsigned RB0D37 :1;
[; ;pic18f458.h: 10175: };
[; ;pic18f458.h: 10176: } RXB0D3bits_t;
[; ;pic18f458.h: 10177: extern volatile RXB0D3bits_t RXB0D3bits @ 0xF69;
[; ;pic18f458.h: 10261: extern volatile unsigned char RXB0D4 @ 0xF6A;
"10263
[; ;pic18f458.h: 10263: asm("RXB0D4 equ 0F6Ah");
[; <" RXB0D4 equ 0F6Ah ;# ">
[; ;pic18f458.h: 10266: typedef union {
[; ;pic18f458.h: 10267: struct {
[; ;pic18f458.h: 10268: unsigned RXB0D40 :1;
[; ;pic18f458.h: 10269: unsigned RXB0D41 :1;
[; ;pic18f458.h: 10270: unsigned RXB0D42 :1;
[; ;pic18f458.h: 10271: unsigned RXB0D43 :1;
[; ;pic18f458.h: 10272: unsigned RXB0D44 :1;
[; ;pic18f458.h: 10273: unsigned RXB0D45 :1;
[; ;pic18f458.h: 10274: unsigned RXB0D46 :1;
[; ;pic18f458.h: 10275: unsigned RXB0D47 :1;
[; ;pic18f458.h: 10276: };
[; ;pic18f458.h: 10277: struct {
[; ;pic18f458.h: 10278: unsigned RB0D40 :1;
[; ;pic18f458.h: 10279: unsigned RB0D41 :1;
[; ;pic18f458.h: 10280: unsigned RB0D42 :1;
[; ;pic18f458.h: 10281: unsigned RB0D43 :1;
[; ;pic18f458.h: 10282: unsigned RB0D44 :1;
[; ;pic18f458.h: 10283: unsigned RB0D45 :1;
[; ;pic18f458.h: 10284: unsigned RB0D46 :1;
[; ;pic18f458.h: 10285: unsigned RB0D47 :1;
[; ;pic18f458.h: 10286: };
[; ;pic18f458.h: 10287: } RXB0D4bits_t;
[; ;pic18f458.h: 10288: extern volatile RXB0D4bits_t RXB0D4bits @ 0xF6A;
[; ;pic18f458.h: 10372: extern volatile unsigned char RXB0D5 @ 0xF6B;
"10374
[; ;pic18f458.h: 10374: asm("RXB0D5 equ 0F6Bh");
[; <" RXB0D5 equ 0F6Bh ;# ">
[; ;pic18f458.h: 10377: typedef union {
[; ;pic18f458.h: 10378: struct {
[; ;pic18f458.h: 10379: unsigned RXB0D50 :1;
[; ;pic18f458.h: 10380: unsigned RXB0D51 :1;
[; ;pic18f458.h: 10381: unsigned RXB0D52 :1;
[; ;pic18f458.h: 10382: unsigned RXB0D53 :1;
[; ;pic18f458.h: 10383: unsigned RXB0D54 :1;
[; ;pic18f458.h: 10384: unsigned RXB0D55 :1;
[; ;pic18f458.h: 10385: unsigned RXB0D56 :1;
[; ;pic18f458.h: 10386: unsigned RXB0D57 :1;
[; ;pic18f458.h: 10387: };
[; ;pic18f458.h: 10388: struct {
[; ;pic18f458.h: 10389: unsigned RB0D50 :1;
[; ;pic18f458.h: 10390: unsigned RB0D51 :1;
[; ;pic18f458.h: 10391: unsigned RB0D52 :1;
[; ;pic18f458.h: 10392: unsigned RB0D53 :1;
[; ;pic18f458.h: 10393: unsigned RB0D54 :1;
[; ;pic18f458.h: 10394: unsigned RB0D55 :1;
[; ;pic18f458.h: 10395: unsigned RB0D56 :1;
[; ;pic18f458.h: 10396: unsigned RB0D57 :1;
[; ;pic18f458.h: 10397: };
[; ;pic18f458.h: 10398: } RXB0D5bits_t;
[; ;pic18f458.h: 10399: extern volatile RXB0D5bits_t RXB0D5bits @ 0xF6B;
[; ;pic18f458.h: 10483: extern volatile unsigned char RXB0D6 @ 0xF6C;
"10485
[; ;pic18f458.h: 10485: asm("RXB0D6 equ 0F6Ch");
[; <" RXB0D6 equ 0F6Ch ;# ">
[; ;pic18f458.h: 10488: typedef union {
[; ;pic18f458.h: 10489: struct {
[; ;pic18f458.h: 10490: unsigned RXB0D60 :1;
[; ;pic18f458.h: 10491: unsigned RXB0D61 :1;
[; ;pic18f458.h: 10492: unsigned RXB0D62 :1;
[; ;pic18f458.h: 10493: unsigned RXB0D63 :1;
[; ;pic18f458.h: 10494: unsigned RXB0D64 :1;
[; ;pic18f458.h: 10495: unsigned RXB0D65 :1;
[; ;pic18f458.h: 10496: unsigned RXB0D66 :1;
[; ;pic18f458.h: 10497: unsigned RXB0D67 :1;
[; ;pic18f458.h: 10498: };
[; ;pic18f458.h: 10499: struct {
[; ;pic18f458.h: 10500: unsigned RB0D60 :1;
[; ;pic18f458.h: 10501: unsigned RB0D61 :1;
[; ;pic18f458.h: 10502: unsigned RB0D62 :1;
[; ;pic18f458.h: 10503: unsigned RB0D63 :1;
[; ;pic18f458.h: 10504: unsigned RB0D64 :1;
[; ;pic18f458.h: 10505: unsigned RB0D65 :1;
[; ;pic18f458.h: 10506: unsigned RB0D66 :1;
[; ;pic18f458.h: 10507: unsigned RB0D67 :1;
[; ;pic18f458.h: 10508: };
[; ;pic18f458.h: 10509: } RXB0D6bits_t;
[; ;pic18f458.h: 10510: extern volatile RXB0D6bits_t RXB0D6bits @ 0xF6C;
[; ;pic18f458.h: 10594: extern volatile unsigned char RXB0D7 @ 0xF6D;
"10596
[; ;pic18f458.h: 10596: asm("RXB0D7 equ 0F6Dh");
[; <" RXB0D7 equ 0F6Dh ;# ">
[; ;pic18f458.h: 10599: typedef union {
[; ;pic18f458.h: 10600: struct {
[; ;pic18f458.h: 10601: unsigned RXB0D70 :1;
[; ;pic18f458.h: 10602: unsigned RXB0D71 :1;
[; ;pic18f458.h: 10603: unsigned RXB0D72 :1;
[; ;pic18f458.h: 10604: unsigned RXB0D73 :1;
[; ;pic18f458.h: 10605: unsigned RXB0D74 :1;
[; ;pic18f458.h: 10606: unsigned RXB0D75 :1;
[; ;pic18f458.h: 10607: unsigned RXB0D76 :1;
[; ;pic18f458.h: 10608: unsigned RXB0D77 :1;
[; ;pic18f458.h: 10609: };
[; ;pic18f458.h: 10610: struct {
[; ;pic18f458.h: 10611: unsigned RB0D70 :1;
[; ;pic18f458.h: 10612: unsigned RB0D71 :1;
[; ;pic18f458.h: 10613: unsigned RB0D72 :1;
[; ;pic18f458.h: 10614: unsigned RB0D73 :1;
[; ;pic18f458.h: 10615: unsigned RB0D74 :1;
[; ;pic18f458.h: 10616: unsigned RB0D75 :1;
[; ;pic18f458.h: 10617: unsigned RB0D76 :1;
[; ;pic18f458.h: 10618: unsigned RB0D77 :1;
[; ;pic18f458.h: 10619: };
[; ;pic18f458.h: 10620: } RXB0D7bits_t;
[; ;pic18f458.h: 10621: extern volatile RXB0D7bits_t RXB0D7bits @ 0xF6D;
[; ;pic18f458.h: 10705: extern volatile unsigned char CANSTAT @ 0xF6E;
"10707
[; ;pic18f458.h: 10707: asm("CANSTAT equ 0F6Eh");
[; <" CANSTAT equ 0F6Eh ;# ">
[; ;pic18f458.h: 10710: typedef union {
[; ;pic18f458.h: 10711: struct {
[; ;pic18f458.h: 10712: unsigned :1;
[; ;pic18f458.h: 10713: unsigned ICODE0 :1;
[; ;pic18f458.h: 10714: unsigned ICODE1 :1;
[; ;pic18f458.h: 10715: unsigned ICODE2 :1;
[; ;pic18f458.h: 10716: unsigned :1;
[; ;pic18f458.h: 10717: unsigned OPMODE0 :1;
[; ;pic18f458.h: 10718: unsigned OPMODE1 :1;
[; ;pic18f458.h: 10719: unsigned OPMODE2 :1;
[; ;pic18f458.h: 10720: };
[; ;pic18f458.h: 10721: struct {
[; ;pic18f458.h: 10722: unsigned :1;
[; ;pic18f458.h: 10723: unsigned EICODE1 :1;
[; ;pic18f458.h: 10724: };
[; ;pic18f458.h: 10725: struct {
[; ;pic18f458.h: 10726: unsigned :2;
[; ;pic18f458.h: 10727: unsigned EICODE2 :1;
[; ;pic18f458.h: 10728: };
[; ;pic18f458.h: 10729: struct {
[; ;pic18f458.h: 10730: unsigned :3;
[; ;pic18f458.h: 10731: unsigned EICODE3 :1;
[; ;pic18f458.h: 10732: };
[; ;pic18f458.h: 10733: } CANSTATbits_t;
[; ;pic18f458.h: 10734: extern volatile CANSTATbits_t CANSTATbits @ 0xF6E;
[; ;pic18f458.h: 10783: extern volatile unsigned char CANCON @ 0xF6F;
"10785
[; ;pic18f458.h: 10785: asm("CANCON equ 0F6Fh");
[; <" CANCON equ 0F6Fh ;# ">
[; ;pic18f458.h: 10788: typedef union {
[; ;pic18f458.h: 10789: struct {
[; ;pic18f458.h: 10790: unsigned :1;
[; ;pic18f458.h: 10791: unsigned WIN0 :1;
[; ;pic18f458.h: 10792: unsigned WIN1 :1;
[; ;pic18f458.h: 10793: unsigned WIN2 :1;
[; ;pic18f458.h: 10794: unsigned ABAT :1;
[; ;pic18f458.h: 10795: unsigned REQOP0 :1;
[; ;pic18f458.h: 10796: unsigned REQOP1 :1;
[; ;pic18f458.h: 10797: unsigned REQOP2 :1;
[; ;pic18f458.h: 10798: };
[; ;pic18f458.h: 10799: struct {
[; ;pic18f458.h: 10800: unsigned :1;
[; ;pic18f458.h: 10801: unsigned FP1 :1;
[; ;pic18f458.h: 10802: };
[; ;pic18f458.h: 10803: struct {
[; ;pic18f458.h: 10804: unsigned :2;
[; ;pic18f458.h: 10805: unsigned FP2 :1;
[; ;pic18f458.h: 10806: };
[; ;pic18f458.h: 10807: struct {
[; ;pic18f458.h: 10808: unsigned :3;
[; ;pic18f458.h: 10809: unsigned FP3 :1;
[; ;pic18f458.h: 10810: };
[; ;pic18f458.h: 10811: } CANCONbits_t;
[; ;pic18f458.h: 10812: extern volatile CANCONbits_t CANCONbits @ 0xF6F;
[; ;pic18f458.h: 10866: extern volatile unsigned char BRGCON1 @ 0xF70;
"10868
[; ;pic18f458.h: 10868: asm("BRGCON1 equ 0F70h");
[; <" BRGCON1 equ 0F70h ;# ">
[; ;pic18f458.h: 10871: typedef union {
[; ;pic18f458.h: 10872: struct {
[; ;pic18f458.h: 10873: unsigned BRP0 :1;
[; ;pic18f458.h: 10874: unsigned BRP1 :1;
[; ;pic18f458.h: 10875: unsigned BRP2 :1;
[; ;pic18f458.h: 10876: unsigned BRP3 :1;
[; ;pic18f458.h: 10877: unsigned BRP4 :1;
[; ;pic18f458.h: 10878: unsigned BRP5 :1;
[; ;pic18f458.h: 10879: unsigned SJW0 :1;
[; ;pic18f458.h: 10880: unsigned SJW1 :1;
[; ;pic18f458.h: 10881: };
[; ;pic18f458.h: 10882: } BRGCON1bits_t;
[; ;pic18f458.h: 10883: extern volatile BRGCON1bits_t BRGCON1bits @ 0xF70;
[; ;pic18f458.h: 10927: extern volatile unsigned char BRGCON2 @ 0xF71;
"10929
[; ;pic18f458.h: 10929: asm("BRGCON2 equ 0F71h");
[; <" BRGCON2 equ 0F71h ;# ">
[; ;pic18f458.h: 10932: typedef union {
[; ;pic18f458.h: 10933: struct {
[; ;pic18f458.h: 10934: unsigned PRSEG0 :1;
[; ;pic18f458.h: 10935: unsigned PRSEG1 :1;
[; ;pic18f458.h: 10936: unsigned PRSEG2 :1;
[; ;pic18f458.h: 10937: unsigned SEG1PH0 :1;
[; ;pic18f458.h: 10938: unsigned SEG1PH1 :1;
[; ;pic18f458.h: 10939: unsigned SEG1PH2 :1;
[; ;pic18f458.h: 10940: unsigned SAM :1;
[; ;pic18f458.h: 10941: unsigned SEG2PHTS :1;
[; ;pic18f458.h: 10942: };
[; ;pic18f458.h: 10943: struct {
[; ;pic18f458.h: 10944: unsigned :7;
[; ;pic18f458.h: 10945: unsigned SEG2PHT :1;
[; ;pic18f458.h: 10946: };
[; ;pic18f458.h: 10947: } BRGCON2bits_t;
[; ;pic18f458.h: 10948: extern volatile BRGCON2bits_t BRGCON2bits @ 0xF71;
[; ;pic18f458.h: 10997: extern volatile unsigned char BRGCON3 @ 0xF72;
"10999
[; ;pic18f458.h: 10999: asm("BRGCON3 equ 0F72h");
[; <" BRGCON3 equ 0F72h ;# ">
[; ;pic18f458.h: 11002: typedef union {
[; ;pic18f458.h: 11003: struct {
[; ;pic18f458.h: 11004: unsigned SEG2PH0 :1;
[; ;pic18f458.h: 11005: unsigned SEG2PH1 :1;
[; ;pic18f458.h: 11006: unsigned SEG2PH2 :1;
[; ;pic18f458.h: 11007: unsigned :3;
[; ;pic18f458.h: 11008: unsigned WAKFIL :1;
[; ;pic18f458.h: 11009: };
[; ;pic18f458.h: 11010: } BRGCON3bits_t;
[; ;pic18f458.h: 11011: extern volatile BRGCON3bits_t BRGCON3bits @ 0xF72;
[; ;pic18f458.h: 11035: extern volatile unsigned char CIOCON @ 0xF73;
"11037
[; ;pic18f458.h: 11037: asm("CIOCON equ 0F73h");
[; <" CIOCON equ 0F73h ;# ">
[; ;pic18f458.h: 11040: typedef union {
[; ;pic18f458.h: 11041: struct {
[; ;pic18f458.h: 11042: unsigned :4;
[; ;pic18f458.h: 11043: unsigned CANCAP :1;
[; ;pic18f458.h: 11044: unsigned ENDRHI :1;
[; ;pic18f458.h: 11045: };
[; ;pic18f458.h: 11046: } CIOCONbits_t;
[; ;pic18f458.h: 11047: extern volatile CIOCONbits_t CIOCONbits @ 0xF73;
[; ;pic18f458.h: 11061: extern volatile unsigned char COMSTAT @ 0xF74;
"11063
[; ;pic18f458.h: 11063: asm("COMSTAT equ 0F74h");
[; <" COMSTAT equ 0F74h ;# ">
[; ;pic18f458.h: 11066: typedef union {
[; ;pic18f458.h: 11067: struct {
[; ;pic18f458.h: 11068: unsigned EWARN :1;
[; ;pic18f458.h: 11069: unsigned RXWARN :1;
[; ;pic18f458.h: 11070: unsigned TXWARN :1;
[; ;pic18f458.h: 11071: unsigned RXBP :1;
[; ;pic18f458.h: 11072: unsigned TXBP :1;
[; ;pic18f458.h: 11073: unsigned TXBO :1;
[; ;pic18f458.h: 11074: unsigned RXB1OVFL :1;
[; ;pic18f458.h: 11075: unsigned RXB0OVFL :1;
[; ;pic18f458.h: 11076: };
[; ;pic18f458.h: 11077: struct {
[; ;pic18f458.h: 11078: unsigned :6;
[; ;pic18f458.h: 11079: unsigned RX2OVFL :1;
[; ;pic18f458.h: 11080: unsigned RX1OVFL :1;
[; ;pic18f458.h: 11081: };
[; ;pic18f458.h: 11082: struct {
[; ;pic18f458.h: 11083: unsigned :7;
[; ;pic18f458.h: 11084: unsigned FIFOEMPTY :1;
[; ;pic18f458.h: 11085: };
[; ;pic18f458.h: 11086: struct {
[; ;pic18f458.h: 11087: unsigned :6;
[; ;pic18f458.h: 11088: unsigned RXBNOVFL :1;
[; ;pic18f458.h: 11089: };
[; ;pic18f458.h: 11090: } COMSTATbits_t;
[; ;pic18f458.h: 11091: extern volatile COMSTATbits_t COMSTATbits @ 0xF74;
[; ;pic18f458.h: 11155: extern volatile unsigned char RXERRCNT @ 0xF75;
"11157
[; ;pic18f458.h: 11157: asm("RXERRCNT equ 0F75h");
[; <" RXERRCNT equ 0F75h ;# ">
[; ;pic18f458.h: 11160: typedef union {
[; ;pic18f458.h: 11161: struct {
[; ;pic18f458.h: 11162: unsigned REC0 :1;
[; ;pic18f458.h: 11163: unsigned REC1 :1;
[; ;pic18f458.h: 11164: unsigned REC2 :1;
[; ;pic18f458.h: 11165: unsigned REC3 :1;
[; ;pic18f458.h: 11166: unsigned REC4 :1;
[; ;pic18f458.h: 11167: unsigned REC5 :1;
[; ;pic18f458.h: 11168: unsigned REC6 :1;
[; ;pic18f458.h: 11169: unsigned REC7 :1;
[; ;pic18f458.h: 11170: };
[; ;pic18f458.h: 11171: } RXERRCNTbits_t;
[; ;pic18f458.h: 11172: extern volatile RXERRCNTbits_t RXERRCNTbits @ 0xF75;
[; ;pic18f458.h: 11216: extern volatile unsigned char TXERRCNT @ 0xF76;
"11218
[; ;pic18f458.h: 11218: asm("TXERRCNT equ 0F76h");
[; <" TXERRCNT equ 0F76h ;# ">
[; ;pic18f458.h: 11221: typedef union {
[; ;pic18f458.h: 11222: struct {
[; ;pic18f458.h: 11223: unsigned TEC0 :1;
[; ;pic18f458.h: 11224: unsigned TEC1 :1;
[; ;pic18f458.h: 11225: unsigned TEC2 :1;
[; ;pic18f458.h: 11226: unsigned TEC3 :1;
[; ;pic18f458.h: 11227: unsigned TEC4 :1;
[; ;pic18f458.h: 11228: unsigned TEC5 :1;
[; ;pic18f458.h: 11229: unsigned TEC6 :1;
[; ;pic18f458.h: 11230: unsigned TEC7 :1;
[; ;pic18f458.h: 11231: };
[; ;pic18f458.h: 11232: } TXERRCNTbits_t;
[; ;pic18f458.h: 11233: extern volatile TXERRCNTbits_t TXERRCNTbits @ 0xF76;
[; ;pic18f458.h: 11277: extern volatile unsigned char PORTA @ 0xF80;
"11279
[; ;pic18f458.h: 11279: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f458.h: 11282: typedef union {
[; ;pic18f458.h: 11283: struct {
[; ;pic18f458.h: 11284: unsigned RA0 :1;
[; ;pic18f458.h: 11285: unsigned RA1 :1;
[; ;pic18f458.h: 11286: unsigned RA2 :1;
[; ;pic18f458.h: 11287: unsigned RA3 :1;
[; ;pic18f458.h: 11288: unsigned RA4 :1;
[; ;pic18f458.h: 11289: unsigned RA5 :1;
[; ;pic18f458.h: 11290: unsigned RA6 :1;
[; ;pic18f458.h: 11291: };
[; ;pic18f458.h: 11292: struct {
[; ;pic18f458.h: 11293: unsigned AN0 :1;
[; ;pic18f458.h: 11294: unsigned AN1 :1;
[; ;pic18f458.h: 11295: unsigned AN2 :1;
[; ;pic18f458.h: 11296: unsigned AN3 :1;
[; ;pic18f458.h: 11297: unsigned :1;
[; ;pic18f458.h: 11298: unsigned AN4 :1;
[; ;pic18f458.h: 11299: unsigned OSC2 :1;
[; ;pic18f458.h: 11300: };
[; ;pic18f458.h: 11301: struct {
[; ;pic18f458.h: 11302: unsigned :5;
[; ;pic18f458.h: 11303: unsigned NOT_SS :1;
[; ;pic18f458.h: 11304: };
[; ;pic18f458.h: 11305: struct {
[; ;pic18f458.h: 11306: unsigned CVREF :1;
[; ;pic18f458.h: 11307: unsigned :1;
[; ;pic18f458.h: 11308: unsigned VREFM :1;
[; ;pic18f458.h: 11309: unsigned VREFP :1;
[; ;pic18f458.h: 11310: unsigned T0CKI :1;
[; ;pic18f458.h: 11311: unsigned nSS :1;
[; ;pic18f458.h: 11312: unsigned CLKO :1;
[; ;pic18f458.h: 11313: };
[; ;pic18f458.h: 11314: struct {
[; ;pic18f458.h: 11315: unsigned :5;
[; ;pic18f458.h: 11316: unsigned SS :1;
[; ;pic18f458.h: 11317: };
[; ;pic18f458.h: 11318: struct {
[; ;pic18f458.h: 11319: unsigned :5;
[; ;pic18f458.h: 11320: unsigned LVDIN :1;
[; ;pic18f458.h: 11321: };
[; ;pic18f458.h: 11322: struct {
[; ;pic18f458.h: 11323: unsigned :7;
[; ;pic18f458.h: 11324: unsigned RA7 :1;
[; ;pic18f458.h: 11325: };
[; ;pic18f458.h: 11326: struct {
[; ;pic18f458.h: 11327: unsigned :7;
[; ;pic18f458.h: 11328: unsigned RJPU :1;
[; ;pic18f458.h: 11329: };
[; ;pic18f458.h: 11330: struct {
[; ;pic18f458.h: 11331: unsigned ULPWUIN :1;
[; ;pic18f458.h: 11332: };
[; ;pic18f458.h: 11333: } PORTAbits_t;
[; ;pic18f458.h: 11334: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f458.h: 11463: extern volatile unsigned char PORTB @ 0xF81;
"11465
[; ;pic18f458.h: 11465: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f458.h: 11468: typedef union {
[; ;pic18f458.h: 11469: struct {
[; ;pic18f458.h: 11470: unsigned RB0 :1;
[; ;pic18f458.h: 11471: unsigned RB1 :1;
[; ;pic18f458.h: 11472: unsigned RB2 :1;
[; ;pic18f458.h: 11473: unsigned RB3 :1;
[; ;pic18f458.h: 11474: unsigned RB4 :1;
[; ;pic18f458.h: 11475: unsigned RB5 :1;
[; ;pic18f458.h: 11476: unsigned RB6 :1;
[; ;pic18f458.h: 11477: unsigned RB7 :1;
[; ;pic18f458.h: 11478: };
[; ;pic18f458.h: 11479: struct {
[; ;pic18f458.h: 11480: unsigned INT0 :1;
[; ;pic18f458.h: 11481: unsigned INT1 :1;
[; ;pic18f458.h: 11482: unsigned CANTX :1;
[; ;pic18f458.h: 11483: unsigned CANRX :1;
[; ;pic18f458.h: 11484: unsigned :1;
[; ;pic18f458.h: 11485: unsigned PGM :1;
[; ;pic18f458.h: 11486: unsigned PGC :1;
[; ;pic18f458.h: 11487: unsigned PGD :1;
[; ;pic18f458.h: 11488: };
[; ;pic18f458.h: 11489: struct {
[; ;pic18f458.h: 11490: unsigned :3;
[; ;pic18f458.h: 11491: unsigned CCP2_PA2 :1;
[; ;pic18f458.h: 11492: };
[; ;pic18f458.h: 11493: } PORTBbits_t;
[; ;pic18f458.h: 11494: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f458.h: 11578: extern volatile unsigned char PORTC @ 0xF82;
"11580
[; ;pic18f458.h: 11580: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f458.h: 11583: typedef union {
[; ;pic18f458.h: 11584: struct {
[; ;pic18f458.h: 11585: unsigned RC0 :1;
[; ;pic18f458.h: 11586: unsigned RC1 :1;
[; ;pic18f458.h: 11587: unsigned RC2 :1;
[; ;pic18f458.h: 11588: unsigned RC3 :1;
[; ;pic18f458.h: 11589: unsigned RC4 :1;
[; ;pic18f458.h: 11590: unsigned RC5 :1;
[; ;pic18f458.h: 11591: unsigned RC6 :1;
[; ;pic18f458.h: 11592: unsigned RC7 :1;
[; ;pic18f458.h: 11593: };
[; ;pic18f458.h: 11594: struct {
[; ;pic18f458.h: 11595: unsigned T1OSO :1;
[; ;pic18f458.h: 11596: unsigned T1OSI :1;
[; ;pic18f458.h: 11597: unsigned :1;
[; ;pic18f458.h: 11598: unsigned SCK :1;
[; ;pic18f458.h: 11599: unsigned SDI :1;
[; ;pic18f458.h: 11600: unsigned SDO :1;
[; ;pic18f458.h: 11601: unsigned TX :1;
[; ;pic18f458.h: 11602: unsigned RX :1;
[; ;pic18f458.h: 11603: };
[; ;pic18f458.h: 11604: struct {
[; ;pic18f458.h: 11605: unsigned T1CKI :1;
[; ;pic18f458.h: 11606: unsigned :1;
[; ;pic18f458.h: 11607: unsigned CCP1 :1;
[; ;pic18f458.h: 11608: unsigned SCL :1;
[; ;pic18f458.h: 11609: unsigned SDA :1;
[; ;pic18f458.h: 11610: unsigned :1;
[; ;pic18f458.h: 11611: unsigned CK :1;
[; ;pic18f458.h: 11612: unsigned DT :1;
[; ;pic18f458.h: 11613: };
[; ;pic18f458.h: 11614: struct {
[; ;pic18f458.h: 11615: unsigned :1;
[; ;pic18f458.h: 11616: unsigned CCP2 :1;
[; ;pic18f458.h: 11617: };
[; ;pic18f458.h: 11618: struct {
[; ;pic18f458.h: 11619: unsigned :2;
[; ;pic18f458.h: 11620: unsigned PA1 :1;
[; ;pic18f458.h: 11621: };
[; ;pic18f458.h: 11622: struct {
[; ;pic18f458.h: 11623: unsigned :1;
[; ;pic18f458.h: 11624: unsigned PA2 :1;
[; ;pic18f458.h: 11625: };
[; ;pic18f458.h: 11626: } PORTCbits_t;
[; ;pic18f458.h: 11627: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f458.h: 11751: extern volatile unsigned char PORTD @ 0xF83;
"11753
[; ;pic18f458.h: 11753: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f458.h: 11756: typedef union {
[; ;pic18f458.h: 11757: struct {
[; ;pic18f458.h: 11758: unsigned RD0 :1;
[; ;pic18f458.h: 11759: unsigned RD1 :1;
[; ;pic18f458.h: 11760: unsigned RD2 :1;
[; ;pic18f458.h: 11761: unsigned RD3 :1;
[; ;pic18f458.h: 11762: unsigned RD4 :1;
[; ;pic18f458.h: 11763: unsigned RD5 :1;
[; ;pic18f458.h: 11764: unsigned RD6 :1;
[; ;pic18f458.h: 11765: unsigned RD7 :1;
[; ;pic18f458.h: 11766: };
[; ;pic18f458.h: 11767: struct {
[; ;pic18f458.h: 11768: unsigned C1INP :1;
[; ;pic18f458.h: 11769: unsigned C1INM :1;
[; ;pic18f458.h: 11770: unsigned C2INP :1;
[; ;pic18f458.h: 11771: unsigned C2INM :1;
[; ;pic18f458.h: 11772: unsigned P1A :1;
[; ;pic18f458.h: 11773: unsigned P1B :1;
[; ;pic18f458.h: 11774: unsigned P1C :1;
[; ;pic18f458.h: 11775: unsigned P1D :1;
[; ;pic18f458.h: 11776: };
[; ;pic18f458.h: 11777: struct {
[; ;pic18f458.h: 11778: unsigned :4;
[; ;pic18f458.h: 11779: unsigned ECCP1 :1;
[; ;pic18f458.h: 11780: };
[; ;pic18f458.h: 11781: struct {
[; ;pic18f458.h: 11782: unsigned PSP0 :1;
[; ;pic18f458.h: 11783: unsigned PSP1 :1;
[; ;pic18f458.h: 11784: unsigned PSP2 :1;
[; ;pic18f458.h: 11785: unsigned PSP3 :1;
[; ;pic18f458.h: 11786: unsigned PSP4 :1;
[; ;pic18f458.h: 11787: unsigned PSP5 :1;
[; ;pic18f458.h: 11788: unsigned PSP6 :1;
[; ;pic18f458.h: 11789: unsigned PSP7 :1;
[; ;pic18f458.h: 11790: };
[; ;pic18f458.h: 11791: struct {
[; ;pic18f458.h: 11792: unsigned :7;
[; ;pic18f458.h: 11793: unsigned SS2 :1;
[; ;pic18f458.h: 11794: };
[; ;pic18f458.h: 11795: } PORTDbits_t;
[; ;pic18f458.h: 11796: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f458.h: 11930: extern volatile unsigned char PORTE @ 0xF84;
"11932
[; ;pic18f458.h: 11932: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f458.h: 11935: typedef union {
[; ;pic18f458.h: 11936: struct {
[; ;pic18f458.h: 11937: unsigned RE0 :1;
[; ;pic18f458.h: 11938: unsigned RE1 :1;
[; ;pic18f458.h: 11939: unsigned RE2 :1;
[; ;pic18f458.h: 11940: };
[; ;pic18f458.h: 11941: struct {
[; ;pic18f458.h: 11942: unsigned AN5 :1;
[; ;pic18f458.h: 11943: unsigned AN6 :1;
[; ;pic18f458.h: 11944: unsigned AN7 :1;
[; ;pic18f458.h: 11945: };
[; ;pic18f458.h: 11946: struct {
[; ;pic18f458.h: 11947: unsigned NOT_RD :1;
[; ;pic18f458.h: 11948: };
[; ;pic18f458.h: 11949: struct {
[; ;pic18f458.h: 11950: unsigned :1;
[; ;pic18f458.h: 11951: unsigned NOT_WR :1;
[; ;pic18f458.h: 11952: };
[; ;pic18f458.h: 11953: struct {
[; ;pic18f458.h: 11954: unsigned :2;
[; ;pic18f458.h: 11955: unsigned NOT_CS :1;
[; ;pic18f458.h: 11956: };
[; ;pic18f458.h: 11957: struct {
[; ;pic18f458.h: 11958: unsigned nRD :1;
[; ;pic18f458.h: 11959: unsigned nWR :1;
[; ;pic18f458.h: 11960: unsigned nCS :1;
[; ;pic18f458.h: 11961: };
[; ;pic18f458.h: 11962: struct {
[; ;pic18f458.h: 11963: unsigned RD :1;
[; ;pic18f458.h: 11964: unsigned WR :1;
[; ;pic18f458.h: 11965: unsigned CS :1;
[; ;pic18f458.h: 11966: };
[; ;pic18f458.h: 11967: struct {
[; ;pic18f458.h: 11968: unsigned :2;
[; ;pic18f458.h: 11969: unsigned CCP10 :1;
[; ;pic18f458.h: 11970: };
[; ;pic18f458.h: 11971: struct {
[; ;pic18f458.h: 11972: unsigned :7;
[; ;pic18f458.h: 11973: unsigned CCP2E :1;
[; ;pic18f458.h: 11974: };
[; ;pic18f458.h: 11975: struct {
[; ;pic18f458.h: 11976: unsigned :6;
[; ;pic18f458.h: 11977: unsigned CCP6E :1;
[; ;pic18f458.h: 11978: };
[; ;pic18f458.h: 11979: struct {
[; ;pic18f458.h: 11980: unsigned :5;
[; ;pic18f458.h: 11981: unsigned CCP7E :1;
[; ;pic18f458.h: 11982: };
[; ;pic18f458.h: 11983: struct {
[; ;pic18f458.h: 11984: unsigned :4;
[; ;pic18f458.h: 11985: unsigned CCP8E :1;
[; ;pic18f458.h: 11986: };
[; ;pic18f458.h: 11987: struct {
[; ;pic18f458.h: 11988: unsigned :3;
[; ;pic18f458.h: 11989: unsigned CCP9E :1;
[; ;pic18f458.h: 11990: };
[; ;pic18f458.h: 11991: struct {
[; ;pic18f458.h: 11992: unsigned :7;
[; ;pic18f458.h: 11993: unsigned PA2E :1;
[; ;pic18f458.h: 11994: };
[; ;pic18f458.h: 11995: struct {
[; ;pic18f458.h: 11996: unsigned :6;
[; ;pic18f458.h: 11997: unsigned PB1E :1;
[; ;pic18f458.h: 11998: };
[; ;pic18f458.h: 11999: struct {
[; ;pic18f458.h: 12000: unsigned :2;
[; ;pic18f458.h: 12001: unsigned PB2 :1;
[; ;pic18f458.h: 12002: };
[; ;pic18f458.h: 12003: struct {
[; ;pic18f458.h: 12004: unsigned :4;
[; ;pic18f458.h: 12005: unsigned PB3E :1;
[; ;pic18f458.h: 12006: };
[; ;pic18f458.h: 12007: struct {
[; ;pic18f458.h: 12008: unsigned :5;
[; ;pic18f458.h: 12009: unsigned PC1E :1;
[; ;pic18f458.h: 12010: };
[; ;pic18f458.h: 12011: struct {
[; ;pic18f458.h: 12012: unsigned :1;
[; ;pic18f458.h: 12013: unsigned PC2 :1;
[; ;pic18f458.h: 12014: };
[; ;pic18f458.h: 12015: struct {
[; ;pic18f458.h: 12016: unsigned :3;
[; ;pic18f458.h: 12017: unsigned PC3E :1;
[; ;pic18f458.h: 12018: };
[; ;pic18f458.h: 12019: struct {
[; ;pic18f458.h: 12020: unsigned PD2 :1;
[; ;pic18f458.h: 12021: };
[; ;pic18f458.h: 12022: struct {
[; ;pic18f458.h: 12023: unsigned RDE :1;
[; ;pic18f458.h: 12024: };
[; ;pic18f458.h: 12025: struct {
[; ;pic18f458.h: 12026: unsigned :3;
[; ;pic18f458.h: 12027: unsigned RE3 :1;
[; ;pic18f458.h: 12028: };
[; ;pic18f458.h: 12029: struct {
[; ;pic18f458.h: 12030: unsigned :4;
[; ;pic18f458.h: 12031: unsigned RE4 :1;
[; ;pic18f458.h: 12032: };
[; ;pic18f458.h: 12033: struct {
[; ;pic18f458.h: 12034: unsigned :5;
[; ;pic18f458.h: 12035: unsigned RE5 :1;
[; ;pic18f458.h: 12036: };
[; ;pic18f458.h: 12037: struct {
[; ;pic18f458.h: 12038: unsigned :6;
[; ;pic18f458.h: 12039: unsigned RE6 :1;
[; ;pic18f458.h: 12040: };
[; ;pic18f458.h: 12041: struct {
[; ;pic18f458.h: 12042: unsigned :7;
[; ;pic18f458.h: 12043: unsigned RE7 :1;
[; ;pic18f458.h: 12044: };
[; ;pic18f458.h: 12045: struct {
[; ;pic18f458.h: 12046: unsigned :1;
[; ;pic18f458.h: 12047: unsigned WRE :1;
[; ;pic18f458.h: 12048: };
[; ;pic18f458.h: 12049: } PORTEbits_t;
[; ;pic18f458.h: 12050: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f458.h: 12234: extern volatile unsigned char LATA @ 0xF89;
"12236
[; ;pic18f458.h: 12236: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f458.h: 12239: typedef union {
[; ;pic18f458.h: 12240: struct {
[; ;pic18f458.h: 12241: unsigned LATA0 :1;
[; ;pic18f458.h: 12242: unsigned LATA1 :1;
[; ;pic18f458.h: 12243: unsigned LATA2 :1;
[; ;pic18f458.h: 12244: unsigned LATA3 :1;
[; ;pic18f458.h: 12245: unsigned LATA4 :1;
[; ;pic18f458.h: 12246: unsigned LATA5 :1;
[; ;pic18f458.h: 12247: unsigned LATA6 :1;
[; ;pic18f458.h: 12248: };
[; ;pic18f458.h: 12249: struct {
[; ;pic18f458.h: 12250: unsigned LA0 :1;
[; ;pic18f458.h: 12251: };
[; ;pic18f458.h: 12252: struct {
[; ;pic18f458.h: 12253: unsigned :1;
[; ;pic18f458.h: 12254: unsigned LA1 :1;
[; ;pic18f458.h: 12255: };
[; ;pic18f458.h: 12256: struct {
[; ;pic18f458.h: 12257: unsigned :2;
[; ;pic18f458.h: 12258: unsigned LA2 :1;
[; ;pic18f458.h: 12259: };
[; ;pic18f458.h: 12260: struct {
[; ;pic18f458.h: 12261: unsigned :3;
[; ;pic18f458.h: 12262: unsigned LA3 :1;
[; ;pic18f458.h: 12263: };
[; ;pic18f458.h: 12264: struct {
[; ;pic18f458.h: 12265: unsigned :4;
[; ;pic18f458.h: 12266: unsigned LA4 :1;
[; ;pic18f458.h: 12267: };
[; ;pic18f458.h: 12268: struct {
[; ;pic18f458.h: 12269: unsigned :5;
[; ;pic18f458.h: 12270: unsigned LA5 :1;
[; ;pic18f458.h: 12271: };
[; ;pic18f458.h: 12272: struct {
[; ;pic18f458.h: 12273: unsigned :6;
[; ;pic18f458.h: 12274: unsigned LA6 :1;
[; ;pic18f458.h: 12275: };
[; ;pic18f458.h: 12276: struct {
[; ;pic18f458.h: 12277: unsigned :7;
[; ;pic18f458.h: 12278: unsigned LA7 :1;
[; ;pic18f458.h: 12279: };
[; ;pic18f458.h: 12280: struct {
[; ;pic18f458.h: 12281: unsigned :7;
[; ;pic18f458.h: 12282: unsigned LATA7 :1;
[; ;pic18f458.h: 12283: };
[; ;pic18f458.h: 12284: } LATAbits_t;
[; ;pic18f458.h: 12285: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f458.h: 12369: extern volatile unsigned char LATB @ 0xF8A;
"12371
[; ;pic18f458.h: 12371: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f458.h: 12374: typedef union {
[; ;pic18f458.h: 12375: struct {
[; ;pic18f458.h: 12376: unsigned LATB0 :1;
[; ;pic18f458.h: 12377: unsigned LATB1 :1;
[; ;pic18f458.h: 12378: unsigned LATB2 :1;
[; ;pic18f458.h: 12379: unsigned LATB3 :1;
[; ;pic18f458.h: 12380: unsigned LATB4 :1;
[; ;pic18f458.h: 12381: unsigned LATB5 :1;
[; ;pic18f458.h: 12382: unsigned LATB6 :1;
[; ;pic18f458.h: 12383: unsigned LATB7 :1;
[; ;pic18f458.h: 12384: };
[; ;pic18f458.h: 12385: struct {
[; ;pic18f458.h: 12386: unsigned LB0 :1;
[; ;pic18f458.h: 12387: };
[; ;pic18f458.h: 12388: struct {
[; ;pic18f458.h: 12389: unsigned :1;
[; ;pic18f458.h: 12390: unsigned LB1 :1;
[; ;pic18f458.h: 12391: };
[; ;pic18f458.h: 12392: struct {
[; ;pic18f458.h: 12393: unsigned :2;
[; ;pic18f458.h: 12394: unsigned LB2 :1;
[; ;pic18f458.h: 12395: };
[; ;pic18f458.h: 12396: struct {
[; ;pic18f458.h: 12397: unsigned :3;
[; ;pic18f458.h: 12398: unsigned LB3 :1;
[; ;pic18f458.h: 12399: };
[; ;pic18f458.h: 12400: struct {
[; ;pic18f458.h: 12401: unsigned :4;
[; ;pic18f458.h: 12402: unsigned LB4 :1;
[; ;pic18f458.h: 12403: };
[; ;pic18f458.h: 12404: struct {
[; ;pic18f458.h: 12405: unsigned :5;
[; ;pic18f458.h: 12406: unsigned LB5 :1;
[; ;pic18f458.h: 12407: };
[; ;pic18f458.h: 12408: struct {
[; ;pic18f458.h: 12409: unsigned :6;
[; ;pic18f458.h: 12410: unsigned LB6 :1;
[; ;pic18f458.h: 12411: };
[; ;pic18f458.h: 12412: struct {
[; ;pic18f458.h: 12413: unsigned :7;
[; ;pic18f458.h: 12414: unsigned LB7 :1;
[; ;pic18f458.h: 12415: };
[; ;pic18f458.h: 12416: } LATBbits_t;
[; ;pic18f458.h: 12417: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f458.h: 12501: extern volatile unsigned char LATC @ 0xF8B;
"12503
[; ;pic18f458.h: 12503: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f458.h: 12506: typedef union {
[; ;pic18f458.h: 12507: struct {
[; ;pic18f458.h: 12508: unsigned LATC0 :1;
[; ;pic18f458.h: 12509: unsigned LATC1 :1;
[; ;pic18f458.h: 12510: unsigned LATC2 :1;
[; ;pic18f458.h: 12511: unsigned LATC3 :1;
[; ;pic18f458.h: 12512: unsigned LATC4 :1;
[; ;pic18f458.h: 12513: unsigned LATC5 :1;
[; ;pic18f458.h: 12514: unsigned LATC6 :1;
[; ;pic18f458.h: 12515: unsigned LATC7 :1;
[; ;pic18f458.h: 12516: };
[; ;pic18f458.h: 12517: struct {
[; ;pic18f458.h: 12518: unsigned LC0 :1;
[; ;pic18f458.h: 12519: };
[; ;pic18f458.h: 12520: struct {
[; ;pic18f458.h: 12521: unsigned :1;
[; ;pic18f458.h: 12522: unsigned LC1 :1;
[; ;pic18f458.h: 12523: };
[; ;pic18f458.h: 12524: struct {
[; ;pic18f458.h: 12525: unsigned :2;
[; ;pic18f458.h: 12526: unsigned LC2 :1;
[; ;pic18f458.h: 12527: };
[; ;pic18f458.h: 12528: struct {
[; ;pic18f458.h: 12529: unsigned :3;
[; ;pic18f458.h: 12530: unsigned LC3 :1;
[; ;pic18f458.h: 12531: };
[; ;pic18f458.h: 12532: struct {
[; ;pic18f458.h: 12533: unsigned :4;
[; ;pic18f458.h: 12534: unsigned LC4 :1;
[; ;pic18f458.h: 12535: };
[; ;pic18f458.h: 12536: struct {
[; ;pic18f458.h: 12537: unsigned :5;
[; ;pic18f458.h: 12538: unsigned LC5 :1;
[; ;pic18f458.h: 12539: };
[; ;pic18f458.h: 12540: struct {
[; ;pic18f458.h: 12541: unsigned :6;
[; ;pic18f458.h: 12542: unsigned LC6 :1;
[; ;pic18f458.h: 12543: };
[; ;pic18f458.h: 12544: struct {
[; ;pic18f458.h: 12545: unsigned :7;
[; ;pic18f458.h: 12546: unsigned LC7 :1;
[; ;pic18f458.h: 12547: };
[; ;pic18f458.h: 12548: } LATCbits_t;
[; ;pic18f458.h: 12549: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f458.h: 12633: extern volatile unsigned char LATD @ 0xF8C;
"12635
[; ;pic18f458.h: 12635: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f458.h: 12638: typedef union {
[; ;pic18f458.h: 12639: struct {
[; ;pic18f458.h: 12640: unsigned LATD0 :1;
[; ;pic18f458.h: 12641: unsigned LATD1 :1;
[; ;pic18f458.h: 12642: unsigned LATD2 :1;
[; ;pic18f458.h: 12643: unsigned LATD3 :1;
[; ;pic18f458.h: 12644: unsigned LATD4 :1;
[; ;pic18f458.h: 12645: unsigned LATD5 :1;
[; ;pic18f458.h: 12646: unsigned LATD6 :1;
[; ;pic18f458.h: 12647: unsigned LATD7 :1;
[; ;pic18f458.h: 12648: };
[; ;pic18f458.h: 12649: struct {
[; ;pic18f458.h: 12650: unsigned LD0 :1;
[; ;pic18f458.h: 12651: };
[; ;pic18f458.h: 12652: struct {
[; ;pic18f458.h: 12653: unsigned :1;
[; ;pic18f458.h: 12654: unsigned LD1 :1;
[; ;pic18f458.h: 12655: };
[; ;pic18f458.h: 12656: struct {
[; ;pic18f458.h: 12657: unsigned :2;
[; ;pic18f458.h: 12658: unsigned LD2 :1;
[; ;pic18f458.h: 12659: };
[; ;pic18f458.h: 12660: struct {
[; ;pic18f458.h: 12661: unsigned :3;
[; ;pic18f458.h: 12662: unsigned LD3 :1;
[; ;pic18f458.h: 12663: };
[; ;pic18f458.h: 12664: struct {
[; ;pic18f458.h: 12665: unsigned :4;
[; ;pic18f458.h: 12666: unsigned LD4 :1;
[; ;pic18f458.h: 12667: };
[; ;pic18f458.h: 12668: struct {
[; ;pic18f458.h: 12669: unsigned :5;
[; ;pic18f458.h: 12670: unsigned LD5 :1;
[; ;pic18f458.h: 12671: };
[; ;pic18f458.h: 12672: struct {
[; ;pic18f458.h: 12673: unsigned :6;
[; ;pic18f458.h: 12674: unsigned LD6 :1;
[; ;pic18f458.h: 12675: };
[; ;pic18f458.h: 12676: struct {
[; ;pic18f458.h: 12677: unsigned :7;
[; ;pic18f458.h: 12678: unsigned LD7 :1;
[; ;pic18f458.h: 12679: };
[; ;pic18f458.h: 12680: } LATDbits_t;
[; ;pic18f458.h: 12681: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f458.h: 12765: extern volatile unsigned char LATE @ 0xF8D;
"12767
[; ;pic18f458.h: 12767: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f458.h: 12770: typedef union {
[; ;pic18f458.h: 12771: struct {
[; ;pic18f458.h: 12772: unsigned LATE0 :1;
[; ;pic18f458.h: 12773: unsigned LATE1 :1;
[; ;pic18f458.h: 12774: unsigned LATE2 :1;
[; ;pic18f458.h: 12775: };
[; ;pic18f458.h: 12776: struct {
[; ;pic18f458.h: 12777: unsigned LE0 :1;
[; ;pic18f458.h: 12778: };
[; ;pic18f458.h: 12779: struct {
[; ;pic18f458.h: 12780: unsigned :1;
[; ;pic18f458.h: 12781: unsigned LE1 :1;
[; ;pic18f458.h: 12782: };
[; ;pic18f458.h: 12783: struct {
[; ;pic18f458.h: 12784: unsigned :2;
[; ;pic18f458.h: 12785: unsigned LE2 :1;
[; ;pic18f458.h: 12786: };
[; ;pic18f458.h: 12787: struct {
[; ;pic18f458.h: 12788: unsigned :3;
[; ;pic18f458.h: 12789: unsigned LE3 :1;
[; ;pic18f458.h: 12790: };
[; ;pic18f458.h: 12791: struct {
[; ;pic18f458.h: 12792: unsigned :4;
[; ;pic18f458.h: 12793: unsigned LE4 :1;
[; ;pic18f458.h: 12794: };
[; ;pic18f458.h: 12795: struct {
[; ;pic18f458.h: 12796: unsigned :5;
[; ;pic18f458.h: 12797: unsigned LE5 :1;
[; ;pic18f458.h: 12798: };
[; ;pic18f458.h: 12799: struct {
[; ;pic18f458.h: 12800: unsigned :6;
[; ;pic18f458.h: 12801: unsigned LE6 :1;
[; ;pic18f458.h: 12802: };
[; ;pic18f458.h: 12803: struct {
[; ;pic18f458.h: 12804: unsigned :7;
[; ;pic18f458.h: 12805: unsigned LE7 :1;
[; ;pic18f458.h: 12806: };
[; ;pic18f458.h: 12807: } LATEbits_t;
[; ;pic18f458.h: 12808: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f458.h: 12867: extern volatile unsigned char TRISA @ 0xF92;
"12869
[; ;pic18f458.h: 12869: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f458.h: 12872: extern volatile unsigned char DDRA @ 0xF92;
"12874
[; ;pic18f458.h: 12874: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f458.h: 12877: typedef union {
[; ;pic18f458.h: 12878: struct {
[; ;pic18f458.h: 12879: unsigned TRISA0 :1;
[; ;pic18f458.h: 12880: unsigned TRISA1 :1;
[; ;pic18f458.h: 12881: unsigned TRISA2 :1;
[; ;pic18f458.h: 12882: unsigned TRISA3 :1;
[; ;pic18f458.h: 12883: unsigned TRISA4 :1;
[; ;pic18f458.h: 12884: unsigned TRISA5 :1;
[; ;pic18f458.h: 12885: unsigned TRISA6 :1;
[; ;pic18f458.h: 12886: };
[; ;pic18f458.h: 12887: struct {
[; ;pic18f458.h: 12888: unsigned RA0 :1;
[; ;pic18f458.h: 12889: unsigned RA1 :1;
[; ;pic18f458.h: 12890: unsigned RA2 :1;
[; ;pic18f458.h: 12891: unsigned RA3 :1;
[; ;pic18f458.h: 12892: unsigned RA4 :1;
[; ;pic18f458.h: 12893: unsigned RA5 :1;
[; ;pic18f458.h: 12894: unsigned RA6 :1;
[; ;pic18f458.h: 12895: };
[; ;pic18f458.h: 12896: } TRISAbits_t;
[; ;pic18f458.h: 12897: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f458.h: 12970: typedef union {
[; ;pic18f458.h: 12971: struct {
[; ;pic18f458.h: 12972: unsigned TRISA0 :1;
[; ;pic18f458.h: 12973: unsigned TRISA1 :1;
[; ;pic18f458.h: 12974: unsigned TRISA2 :1;
[; ;pic18f458.h: 12975: unsigned TRISA3 :1;
[; ;pic18f458.h: 12976: unsigned TRISA4 :1;
[; ;pic18f458.h: 12977: unsigned TRISA5 :1;
[; ;pic18f458.h: 12978: unsigned TRISA6 :1;
[; ;pic18f458.h: 12979: };
[; ;pic18f458.h: 12980: struct {
[; ;pic18f458.h: 12981: unsigned RA0 :1;
[; ;pic18f458.h: 12982: unsigned RA1 :1;
[; ;pic18f458.h: 12983: unsigned RA2 :1;
[; ;pic18f458.h: 12984: unsigned RA3 :1;
[; ;pic18f458.h: 12985: unsigned RA4 :1;
[; ;pic18f458.h: 12986: unsigned RA5 :1;
[; ;pic18f458.h: 12987: unsigned RA6 :1;
[; ;pic18f458.h: 12988: };
[; ;pic18f458.h: 12989: } DDRAbits_t;
[; ;pic18f458.h: 12990: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f458.h: 13064: extern volatile unsigned char TRISB @ 0xF93;
"13066
[; ;pic18f458.h: 13066: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f458.h: 13069: extern volatile unsigned char DDRB @ 0xF93;
"13071
[; ;pic18f458.h: 13071: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f458.h: 13074: typedef union {
[; ;pic18f458.h: 13075: struct {
[; ;pic18f458.h: 13076: unsigned TRISB0 :1;
[; ;pic18f458.h: 13077: unsigned TRISB1 :1;
[; ;pic18f458.h: 13078: unsigned TRISB2 :1;
[; ;pic18f458.h: 13079: unsigned TRISB3 :1;
[; ;pic18f458.h: 13080: unsigned TRISB4 :1;
[; ;pic18f458.h: 13081: unsigned TRISB5 :1;
[; ;pic18f458.h: 13082: unsigned TRISB6 :1;
[; ;pic18f458.h: 13083: unsigned TRISB7 :1;
[; ;pic18f458.h: 13084: };
[; ;pic18f458.h: 13085: struct {
[; ;pic18f458.h: 13086: unsigned RB0 :1;
[; ;pic18f458.h: 13087: unsigned RB1 :1;
[; ;pic18f458.h: 13088: unsigned RB2 :1;
[; ;pic18f458.h: 13089: unsigned RB3 :1;
[; ;pic18f458.h: 13090: unsigned RB4 :1;
[; ;pic18f458.h: 13091: unsigned RB5 :1;
[; ;pic18f458.h: 13092: unsigned RB6 :1;
[; ;pic18f458.h: 13093: unsigned RB7 :1;
[; ;pic18f458.h: 13094: };
[; ;pic18f458.h: 13095: } TRISBbits_t;
[; ;pic18f458.h: 13096: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f458.h: 13179: typedef union {
[; ;pic18f458.h: 13180: struct {
[; ;pic18f458.h: 13181: unsigned TRISB0 :1;
[; ;pic18f458.h: 13182: unsigned TRISB1 :1;
[; ;pic18f458.h: 13183: unsigned TRISB2 :1;
[; ;pic18f458.h: 13184: unsigned TRISB3 :1;
[; ;pic18f458.h: 13185: unsigned TRISB4 :1;
[; ;pic18f458.h: 13186: unsigned TRISB5 :1;
[; ;pic18f458.h: 13187: unsigned TRISB6 :1;
[; ;pic18f458.h: 13188: unsigned TRISB7 :1;
[; ;pic18f458.h: 13189: };
[; ;pic18f458.h: 13190: struct {
[; ;pic18f458.h: 13191: unsigned RB0 :1;
[; ;pic18f458.h: 13192: unsigned RB1 :1;
[; ;pic18f458.h: 13193: unsigned RB2 :1;
[; ;pic18f458.h: 13194: unsigned RB3 :1;
[; ;pic18f458.h: 13195: unsigned RB4 :1;
[; ;pic18f458.h: 13196: unsigned RB5 :1;
[; ;pic18f458.h: 13197: unsigned RB6 :1;
[; ;pic18f458.h: 13198: unsigned RB7 :1;
[; ;pic18f458.h: 13199: };
[; ;pic18f458.h: 13200: } DDRBbits_t;
[; ;pic18f458.h: 13201: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f458.h: 13285: extern volatile unsigned char TRISC @ 0xF94;
"13287
[; ;pic18f458.h: 13287: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f458.h: 13290: extern volatile unsigned char DDRC @ 0xF94;
"13292
[; ;pic18f458.h: 13292: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f458.h: 13295: typedef union {
[; ;pic18f458.h: 13296: struct {
[; ;pic18f458.h: 13297: unsigned TRISC0 :1;
[; ;pic18f458.h: 13298: unsigned TRISC1 :1;
[; ;pic18f458.h: 13299: unsigned TRISC2 :1;
[; ;pic18f458.h: 13300: unsigned TRISC3 :1;
[; ;pic18f458.h: 13301: unsigned TRISC4 :1;
[; ;pic18f458.h: 13302: unsigned TRISC5 :1;
[; ;pic18f458.h: 13303: unsigned TRISC6 :1;
[; ;pic18f458.h: 13304: unsigned TRISC7 :1;
[; ;pic18f458.h: 13305: };
[; ;pic18f458.h: 13306: struct {
[; ;pic18f458.h: 13307: unsigned RC0 :1;
[; ;pic18f458.h: 13308: unsigned RC1 :1;
[; ;pic18f458.h: 13309: unsigned RC2 :1;
[; ;pic18f458.h: 13310: unsigned RC3 :1;
[; ;pic18f458.h: 13311: unsigned RC4 :1;
[; ;pic18f458.h: 13312: unsigned RC5 :1;
[; ;pic18f458.h: 13313: unsigned RC6 :1;
[; ;pic18f458.h: 13314: unsigned RC7 :1;
[; ;pic18f458.h: 13315: };
[; ;pic18f458.h: 13316: } TRISCbits_t;
[; ;pic18f458.h: 13317: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f458.h: 13400: typedef union {
[; ;pic18f458.h: 13401: struct {
[; ;pic18f458.h: 13402: unsigned TRISC0 :1;
[; ;pic18f458.h: 13403: unsigned TRISC1 :1;
[; ;pic18f458.h: 13404: unsigned TRISC2 :1;
[; ;pic18f458.h: 13405: unsigned TRISC3 :1;
[; ;pic18f458.h: 13406: unsigned TRISC4 :1;
[; ;pic18f458.h: 13407: unsigned TRISC5 :1;
[; ;pic18f458.h: 13408: unsigned TRISC6 :1;
[; ;pic18f458.h: 13409: unsigned TRISC7 :1;
[; ;pic18f458.h: 13410: };
[; ;pic18f458.h: 13411: struct {
[; ;pic18f458.h: 13412: unsigned RC0 :1;
[; ;pic18f458.h: 13413: unsigned RC1 :1;
[; ;pic18f458.h: 13414: unsigned RC2 :1;
[; ;pic18f458.h: 13415: unsigned RC3 :1;
[; ;pic18f458.h: 13416: unsigned RC4 :1;
[; ;pic18f458.h: 13417: unsigned RC5 :1;
[; ;pic18f458.h: 13418: unsigned RC6 :1;
[; ;pic18f458.h: 13419: unsigned RC7 :1;
[; ;pic18f458.h: 13420: };
[; ;pic18f458.h: 13421: } DDRCbits_t;
[; ;pic18f458.h: 13422: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f458.h: 13506: extern volatile unsigned char TRISD @ 0xF95;
"13508
[; ;pic18f458.h: 13508: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f458.h: 13511: extern volatile unsigned char DDRD @ 0xF95;
"13513
[; ;pic18f458.h: 13513: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f458.h: 13516: typedef union {
[; ;pic18f458.h: 13517: struct {
[; ;pic18f458.h: 13518: unsigned TRISD0 :1;
[; ;pic18f458.h: 13519: unsigned TRISD1 :1;
[; ;pic18f458.h: 13520: unsigned TRISD2 :1;
[; ;pic18f458.h: 13521: unsigned TRISD3 :1;
[; ;pic18f458.h: 13522: unsigned TRISD4 :1;
[; ;pic18f458.h: 13523: unsigned TRISD5 :1;
[; ;pic18f458.h: 13524: unsigned TRISD6 :1;
[; ;pic18f458.h: 13525: unsigned TRISD7 :1;
[; ;pic18f458.h: 13526: };
[; ;pic18f458.h: 13527: struct {
[; ;pic18f458.h: 13528: unsigned RD0 :1;
[; ;pic18f458.h: 13529: unsigned RD1 :1;
[; ;pic18f458.h: 13530: unsigned RD2 :1;
[; ;pic18f458.h: 13531: unsigned RD3 :1;
[; ;pic18f458.h: 13532: unsigned RD4 :1;
[; ;pic18f458.h: 13533: unsigned RD5 :1;
[; ;pic18f458.h: 13534: unsigned RD6 :1;
[; ;pic18f458.h: 13535: unsigned RD7 :1;
[; ;pic18f458.h: 13536: };
[; ;pic18f458.h: 13537: } TRISDbits_t;
[; ;pic18f458.h: 13538: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f458.h: 13621: typedef union {
[; ;pic18f458.h: 13622: struct {
[; ;pic18f458.h: 13623: unsigned TRISD0 :1;
[; ;pic18f458.h: 13624: unsigned TRISD1 :1;
[; ;pic18f458.h: 13625: unsigned TRISD2 :1;
[; ;pic18f458.h: 13626: unsigned TRISD3 :1;
[; ;pic18f458.h: 13627: unsigned TRISD4 :1;
[; ;pic18f458.h: 13628: unsigned TRISD5 :1;
[; ;pic18f458.h: 13629: unsigned TRISD6 :1;
[; ;pic18f458.h: 13630: unsigned TRISD7 :1;
[; ;pic18f458.h: 13631: };
[; ;pic18f458.h: 13632: struct {
[; ;pic18f458.h: 13633: unsigned RD0 :1;
[; ;pic18f458.h: 13634: unsigned RD1 :1;
[; ;pic18f458.h: 13635: unsigned RD2 :1;
[; ;pic18f458.h: 13636: unsigned RD3 :1;
[; ;pic18f458.h: 13637: unsigned RD4 :1;
[; ;pic18f458.h: 13638: unsigned RD5 :1;
[; ;pic18f458.h: 13639: unsigned RD6 :1;
[; ;pic18f458.h: 13640: unsigned RD7 :1;
[; ;pic18f458.h: 13641: };
[; ;pic18f458.h: 13642: } DDRDbits_t;
[; ;pic18f458.h: 13643: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f458.h: 13727: extern volatile unsigned char TRISE @ 0xF96;
"13729
[; ;pic18f458.h: 13729: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f458.h: 13732: extern volatile unsigned char DDRE @ 0xF96;
"13734
[; ;pic18f458.h: 13734: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f458.h: 13737: typedef union {
[; ;pic18f458.h: 13738: struct {
[; ;pic18f458.h: 13739: unsigned TRISE0 :1;
[; ;pic18f458.h: 13740: unsigned TRISE1 :1;
[; ;pic18f458.h: 13741: unsigned TRISE2 :1;
[; ;pic18f458.h: 13742: unsigned :1;
[; ;pic18f458.h: 13743: unsigned PSPMODE :1;
[; ;pic18f458.h: 13744: unsigned IBOV :1;
[; ;pic18f458.h: 13745: unsigned OBF :1;
[; ;pic18f458.h: 13746: unsigned IBF :1;
[; ;pic18f458.h: 13747: };
[; ;pic18f458.h: 13748: struct {
[; ;pic18f458.h: 13749: unsigned RE0 :1;
[; ;pic18f458.h: 13750: unsigned RE1 :1;
[; ;pic18f458.h: 13751: unsigned RE2 :1;
[; ;pic18f458.h: 13752: };
[; ;pic18f458.h: 13753: struct {
[; ;pic18f458.h: 13754: unsigned DDRE0 :1;
[; ;pic18f458.h: 13755: unsigned DDRE1 :1;
[; ;pic18f458.h: 13756: unsigned DDRE2 :1;
[; ;pic18f458.h: 13757: };
[; ;pic18f458.h: 13758: } TRISEbits_t;
[; ;pic18f458.h: 13759: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f458.h: 13827: typedef union {
[; ;pic18f458.h: 13828: struct {
[; ;pic18f458.h: 13829: unsigned TRISE0 :1;
[; ;pic18f458.h: 13830: unsigned TRISE1 :1;
[; ;pic18f458.h: 13831: unsigned TRISE2 :1;
[; ;pic18f458.h: 13832: unsigned :1;
[; ;pic18f458.h: 13833: unsigned PSPMODE :1;
[; ;pic18f458.h: 13834: unsigned IBOV :1;
[; ;pic18f458.h: 13835: unsigned OBF :1;
[; ;pic18f458.h: 13836: unsigned IBF :1;
[; ;pic18f458.h: 13837: };
[; ;pic18f458.h: 13838: struct {
[; ;pic18f458.h: 13839: unsigned RE0 :1;
[; ;pic18f458.h: 13840: unsigned RE1 :1;
[; ;pic18f458.h: 13841: unsigned RE2 :1;
[; ;pic18f458.h: 13842: };
[; ;pic18f458.h: 13843: struct {
[; ;pic18f458.h: 13844: unsigned DDRE0 :1;
[; ;pic18f458.h: 13845: unsigned DDRE1 :1;
[; ;pic18f458.h: 13846: unsigned DDRE2 :1;
[; ;pic18f458.h: 13847: };
[; ;pic18f458.h: 13848: } DDREbits_t;
[; ;pic18f458.h: 13849: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f458.h: 13918: extern volatile unsigned char PIE1 @ 0xF9D;
"13920
[; ;pic18f458.h: 13920: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f458.h: 13923: typedef union {
[; ;pic18f458.h: 13924: struct {
[; ;pic18f458.h: 13925: unsigned TMR1IE :1;
[; ;pic18f458.h: 13926: unsigned TMR2IE :1;
[; ;pic18f458.h: 13927: unsigned CCP1IE :1;
[; ;pic18f458.h: 13928: unsigned SSPIE :1;
[; ;pic18f458.h: 13929: unsigned TXIE :1;
[; ;pic18f458.h: 13930: unsigned RCIE :1;
[; ;pic18f458.h: 13931: unsigned ADIE :1;
[; ;pic18f458.h: 13932: unsigned PSPIE :1;
[; ;pic18f458.h: 13933: };
[; ;pic18f458.h: 13934: struct {
[; ;pic18f458.h: 13935: unsigned :5;
[; ;pic18f458.h: 13936: unsigned RC1IE :1;
[; ;pic18f458.h: 13937: };
[; ;pic18f458.h: 13938: struct {
[; ;pic18f458.h: 13939: unsigned :4;
[; ;pic18f458.h: 13940: unsigned TX1IE :1;
[; ;pic18f458.h: 13941: };
[; ;pic18f458.h: 13942: } PIE1bits_t;
[; ;pic18f458.h: 13943: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f458.h: 13997: extern volatile unsigned char PIR1 @ 0xF9E;
"13999
[; ;pic18f458.h: 13999: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f458.h: 14002: typedef union {
[; ;pic18f458.h: 14003: struct {
[; ;pic18f458.h: 14004: unsigned TMR1IF :1;
[; ;pic18f458.h: 14005: unsigned TMR2IF :1;
[; ;pic18f458.h: 14006: unsigned CCP1IF :1;
[; ;pic18f458.h: 14007: unsigned SSPIF :1;
[; ;pic18f458.h: 14008: unsigned TXIF :1;
[; ;pic18f458.h: 14009: unsigned RCIF :1;
[; ;pic18f458.h: 14010: unsigned ADIF :1;
[; ;pic18f458.h: 14011: unsigned PSPIF :1;
[; ;pic18f458.h: 14012: };
[; ;pic18f458.h: 14013: struct {
[; ;pic18f458.h: 14014: unsigned :5;
[; ;pic18f458.h: 14015: unsigned RC1IF :1;
[; ;pic18f458.h: 14016: };
[; ;pic18f458.h: 14017: struct {
[; ;pic18f458.h: 14018: unsigned :4;
[; ;pic18f458.h: 14019: unsigned TX1IF :1;
[; ;pic18f458.h: 14020: };
[; ;pic18f458.h: 14021: } PIR1bits_t;
[; ;pic18f458.h: 14022: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f458.h: 14076: extern volatile unsigned char IPR1 @ 0xF9F;
"14078
[; ;pic18f458.h: 14078: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f458.h: 14081: typedef union {
[; ;pic18f458.h: 14082: struct {
[; ;pic18f458.h: 14083: unsigned TMR1IP :1;
[; ;pic18f458.h: 14084: unsigned TMR2IP :1;
[; ;pic18f458.h: 14085: unsigned CCP1IP :1;
[; ;pic18f458.h: 14086: unsigned SSPIP :1;
[; ;pic18f458.h: 14087: unsigned TXIP :1;
[; ;pic18f458.h: 14088: unsigned RCIP :1;
[; ;pic18f458.h: 14089: unsigned ADIP :1;
[; ;pic18f458.h: 14090: unsigned PSPIP :1;
[; ;pic18f458.h: 14091: };
[; ;pic18f458.h: 14092: struct {
[; ;pic18f458.h: 14093: unsigned :5;
[; ;pic18f458.h: 14094: unsigned RC1IP :1;
[; ;pic18f458.h: 14095: };
[; ;pic18f458.h: 14096: struct {
[; ;pic18f458.h: 14097: unsigned :4;
[; ;pic18f458.h: 14098: unsigned TX1IP :1;
[; ;pic18f458.h: 14099: };
[; ;pic18f458.h: 14100: } IPR1bits_t;
[; ;pic18f458.h: 14101: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f458.h: 14155: extern volatile unsigned char PIE2 @ 0xFA0;
"14157
[; ;pic18f458.h: 14157: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f458.h: 14160: typedef union {
[; ;pic18f458.h: 14161: struct {
[; ;pic18f458.h: 14162: unsigned ECCP1IE :1;
[; ;pic18f458.h: 14163: unsigned TMR3IE :1;
[; ;pic18f458.h: 14164: unsigned LVDIE :1;
[; ;pic18f458.h: 14165: unsigned BCLIE :1;
[; ;pic18f458.h: 14166: unsigned EEIE :1;
[; ;pic18f458.h: 14167: unsigned :1;
[; ;pic18f458.h: 14168: unsigned CMIE :1;
[; ;pic18f458.h: 14169: };
[; ;pic18f458.h: 14170: } PIE2bits_t;
[; ;pic18f458.h: 14171: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f458.h: 14205: extern volatile unsigned char PIR2 @ 0xFA1;
"14207
[; ;pic18f458.h: 14207: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f458.h: 14210: typedef union {
[; ;pic18f458.h: 14211: struct {
[; ;pic18f458.h: 14212: unsigned ECCP1IF :1;
[; ;pic18f458.h: 14213: unsigned TMR3IF :1;
[; ;pic18f458.h: 14214: unsigned LVDIF :1;
[; ;pic18f458.h: 14215: unsigned BCLIF :1;
[; ;pic18f458.h: 14216: unsigned EEIF :1;
[; ;pic18f458.h: 14217: unsigned :1;
[; ;pic18f458.h: 14218: unsigned CMIF :1;
[; ;pic18f458.h: 14219: };
[; ;pic18f458.h: 14220: } PIR2bits_t;
[; ;pic18f458.h: 14221: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f458.h: 14255: extern volatile unsigned char IPR2 @ 0xFA2;
"14257
[; ;pic18f458.h: 14257: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f458.h: 14260: typedef union {
[; ;pic18f458.h: 14261: struct {
[; ;pic18f458.h: 14262: unsigned ECCP1IP :1;
[; ;pic18f458.h: 14263: unsigned TMR3IP :1;
[; ;pic18f458.h: 14264: unsigned LVDIP :1;
[; ;pic18f458.h: 14265: unsigned BCLIP :1;
[; ;pic18f458.h: 14266: unsigned EEIP :1;
[; ;pic18f458.h: 14267: unsigned :1;
[; ;pic18f458.h: 14268: unsigned CMIP :1;
[; ;pic18f458.h: 14269: };
[; ;pic18f458.h: 14270: } IPR2bits_t;
[; ;pic18f458.h: 14271: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f458.h: 14305: extern volatile unsigned char PIE3 @ 0xFA3;
"14307
[; ;pic18f458.h: 14307: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f458.h: 14310: typedef union {
[; ;pic18f458.h: 14311: struct {
[; ;pic18f458.h: 14312: unsigned RXB0IE :1;
[; ;pic18f458.h: 14313: unsigned RXB1IE :1;
[; ;pic18f458.h: 14314: unsigned TXB0IE :1;
[; ;pic18f458.h: 14315: unsigned TXB1IE :1;
[; ;pic18f458.h: 14316: unsigned TXB2IE :1;
[; ;pic18f458.h: 14317: unsigned ERRIE :1;
[; ;pic18f458.h: 14318: unsigned WAKIE :1;
[; ;pic18f458.h: 14319: unsigned IRXIE :1;
[; ;pic18f458.h: 14320: };
[; ;pic18f458.h: 14321: struct {
[; ;pic18f458.h: 14322: unsigned RX0IE :1;
[; ;pic18f458.h: 14323: unsigned RX1IE :1;
[; ;pic18f458.h: 14324: unsigned TX0IE :1;
[; ;pic18f458.h: 14325: unsigned TX1IE :1;
[; ;pic18f458.h: 14326: unsigned TX2IE :1;
[; ;pic18f458.h: 14327: unsigned :2;
[; ;pic18f458.h: 14328: unsigned IVRE :1;
[; ;pic18f458.h: 14329: };
[; ;pic18f458.h: 14330: struct {
[; ;pic18f458.h: 14331: unsigned :1;
[; ;pic18f458.h: 14332: unsigned RXBNIE :1;
[; ;pic18f458.h: 14333: };
[; ;pic18f458.h: 14334: struct {
[; ;pic18f458.h: 14335: unsigned :4;
[; ;pic18f458.h: 14336: unsigned TXBNIE :1;
[; ;pic18f458.h: 14337: };
[; ;pic18f458.h: 14338: } PIE3bits_t;
[; ;pic18f458.h: 14339: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f458.h: 14423: extern volatile unsigned char PIR3 @ 0xFA4;
"14425
[; ;pic18f458.h: 14425: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f458.h: 14428: typedef union {
[; ;pic18f458.h: 14429: struct {
[; ;pic18f458.h: 14430: unsigned RXB0IF :1;
[; ;pic18f458.h: 14431: unsigned RXB1IF :1;
[; ;pic18f458.h: 14432: unsigned TXB0IF :1;
[; ;pic18f458.h: 14433: unsigned TXB1IF :1;
[; ;pic18f458.h: 14434: unsigned TXB2IF :1;
[; ;pic18f458.h: 14435: unsigned ERRIF :1;
[; ;pic18f458.h: 14436: unsigned WAKIF :1;
[; ;pic18f458.h: 14437: unsigned IRXIF :1;
[; ;pic18f458.h: 14438: };
[; ;pic18f458.h: 14439: struct {
[; ;pic18f458.h: 14440: unsigned RX0IF :1;
[; ;pic18f458.h: 14441: unsigned RX1IF :1;
[; ;pic18f458.h: 14442: unsigned TX0IF :1;
[; ;pic18f458.h: 14443: unsigned TX1IF :1;
[; ;pic18f458.h: 14444: unsigned TX2IF :1;
[; ;pic18f458.h: 14445: unsigned :2;
[; ;pic18f458.h: 14446: unsigned IVRF :1;
[; ;pic18f458.h: 14447: };
[; ;pic18f458.h: 14448: struct {
[; ;pic18f458.h: 14449: unsigned :1;
[; ;pic18f458.h: 14450: unsigned RXBNIF :1;
[; ;pic18f458.h: 14451: };
[; ;pic18f458.h: 14452: struct {
[; ;pic18f458.h: 14453: unsigned :4;
[; ;pic18f458.h: 14454: unsigned TXBNIF :1;
[; ;pic18f458.h: 14455: };
[; ;pic18f458.h: 14456: } PIR3bits_t;
[; ;pic18f458.h: 14457: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f458.h: 14541: extern volatile unsigned char IPR3 @ 0xFA5;
"14543
[; ;pic18f458.h: 14543: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f458.h: 14546: typedef union {
[; ;pic18f458.h: 14547: struct {
[; ;pic18f458.h: 14548: unsigned RXB0IP :1;
[; ;pic18f458.h: 14549: unsigned RXB1IP :1;
[; ;pic18f458.h: 14550: unsigned TXB0IP :1;
[; ;pic18f458.h: 14551: unsigned TXB1IP :1;
[; ;pic18f458.h: 14552: unsigned TXB2IP :1;
[; ;pic18f458.h: 14553: unsigned ERRIP :1;
[; ;pic18f458.h: 14554: unsigned WAKIP :1;
[; ;pic18f458.h: 14555: unsigned IRXIP :1;
[; ;pic18f458.h: 14556: };
[; ;pic18f458.h: 14557: struct {
[; ;pic18f458.h: 14558: unsigned :7;
[; ;pic18f458.h: 14559: unsigned IVRP :1;
[; ;pic18f458.h: 14560: };
[; ;pic18f458.h: 14561: struct {
[; ;pic18f458.h: 14562: unsigned :1;
[; ;pic18f458.h: 14563: unsigned RXBNIP :1;
[; ;pic18f458.h: 14564: };
[; ;pic18f458.h: 14565: struct {
[; ;pic18f458.h: 14566: unsigned :4;
[; ;pic18f458.h: 14567: unsigned TXBNIP :1;
[; ;pic18f458.h: 14568: };
[; ;pic18f458.h: 14569: } IPR3bits_t;
[; ;pic18f458.h: 14570: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f458.h: 14629: extern volatile unsigned char EECON1 @ 0xFA6;
"14631
[; ;pic18f458.h: 14631: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f458.h: 14634: typedef union {
[; ;pic18f458.h: 14635: struct {
[; ;pic18f458.h: 14636: unsigned RD :1;
[; ;pic18f458.h: 14637: unsigned WR :1;
[; ;pic18f458.h: 14638: unsigned WREN :1;
[; ;pic18f458.h: 14639: unsigned WRERR :1;
[; ;pic18f458.h: 14640: unsigned FREE :1;
[; ;pic18f458.h: 14641: unsigned :1;
[; ;pic18f458.h: 14642: unsigned CFGS :1;
[; ;pic18f458.h: 14643: unsigned EEPGD :1;
[; ;pic18f458.h: 14644: };
[; ;pic18f458.h: 14645: struct {
[; ;pic18f458.h: 14646: unsigned :6;
[; ;pic18f458.h: 14647: unsigned EEFS :1;
[; ;pic18f458.h: 14648: };
[; ;pic18f458.h: 14649: } EECON1bits_t;
[; ;pic18f458.h: 14650: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f458.h: 14694: extern volatile unsigned char EECON2 @ 0xFA7;
"14696
[; ;pic18f458.h: 14696: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f458.h: 14700: extern volatile unsigned char EEDATA @ 0xFA8;
"14702
[; ;pic18f458.h: 14702: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f458.h: 14706: extern volatile unsigned char EEADR @ 0xFA9;
"14708
[; ;pic18f458.h: 14708: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f458.h: 14712: extern volatile unsigned char RCSTA @ 0xFAB;
"14714
[; ;pic18f458.h: 14714: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f458.h: 14717: extern volatile unsigned char RCSTA1 @ 0xFAB;
"14719
[; ;pic18f458.h: 14719: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f458.h: 14722: typedef union {
[; ;pic18f458.h: 14723: struct {
[; ;pic18f458.h: 14724: unsigned RX9D :1;
[; ;pic18f458.h: 14725: unsigned OERR :1;
[; ;pic18f458.h: 14726: unsigned FERR :1;
[; ;pic18f458.h: 14727: unsigned ADDEN :1;
[; ;pic18f458.h: 14728: unsigned CREN :1;
[; ;pic18f458.h: 14729: unsigned SREN :1;
[; ;pic18f458.h: 14730: unsigned RX9 :1;
[; ;pic18f458.h: 14731: unsigned SPEN :1;
[; ;pic18f458.h: 14732: };
[; ;pic18f458.h: 14733: struct {
[; ;pic18f458.h: 14734: unsigned RCD8 :1;
[; ;pic18f458.h: 14735: unsigned :5;
[; ;pic18f458.h: 14736: unsigned RC9 :1;
[; ;pic18f458.h: 14737: };
[; ;pic18f458.h: 14738: struct {
[; ;pic18f458.h: 14739: unsigned :6;
[; ;pic18f458.h: 14740: unsigned RC8_9 :1;
[; ;pic18f458.h: 14741: };
[; ;pic18f458.h: 14742: struct {
[; ;pic18f458.h: 14743: unsigned :6;
[; ;pic18f458.h: 14744: unsigned NOT_RC8 :1;
[; ;pic18f458.h: 14745: };
[; ;pic18f458.h: 14746: struct {
[; ;pic18f458.h: 14747: unsigned :6;
[; ;pic18f458.h: 14748: unsigned nRC8 :1;
[; ;pic18f458.h: 14749: };
[; ;pic18f458.h: 14750: struct {
[; ;pic18f458.h: 14751: unsigned :5;
[; ;pic18f458.h: 14752: unsigned SRENA :1;
[; ;pic18f458.h: 14753: };
[; ;pic18f458.h: 14754: } RCSTAbits_t;
[; ;pic18f458.h: 14755: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f458.h: 14828: typedef union {
[; ;pic18f458.h: 14829: struct {
[; ;pic18f458.h: 14830: unsigned RX9D :1;
[; ;pic18f458.h: 14831: unsigned OERR :1;
[; ;pic18f458.h: 14832: unsigned FERR :1;
[; ;pic18f458.h: 14833: unsigned ADDEN :1;
[; ;pic18f458.h: 14834: unsigned CREN :1;
[; ;pic18f458.h: 14835: unsigned SREN :1;
[; ;pic18f458.h: 14836: unsigned RX9 :1;
[; ;pic18f458.h: 14837: unsigned SPEN :1;
[; ;pic18f458.h: 14838: };
[; ;pic18f458.h: 14839: struct {
[; ;pic18f458.h: 14840: unsigned RCD8 :1;
[; ;pic18f458.h: 14841: unsigned :5;
[; ;pic18f458.h: 14842: unsigned RC9 :1;
[; ;pic18f458.h: 14843: };
[; ;pic18f458.h: 14844: struct {
[; ;pic18f458.h: 14845: unsigned :6;
[; ;pic18f458.h: 14846: unsigned RC8_9 :1;
[; ;pic18f458.h: 14847: };
[; ;pic18f458.h: 14848: struct {
[; ;pic18f458.h: 14849: unsigned :6;
[; ;pic18f458.h: 14850: unsigned NOT_RC8 :1;
[; ;pic18f458.h: 14851: };
[; ;pic18f458.h: 14852: struct {
[; ;pic18f458.h: 14853: unsigned :6;
[; ;pic18f458.h: 14854: unsigned nRC8 :1;
[; ;pic18f458.h: 14855: };
[; ;pic18f458.h: 14856: struct {
[; ;pic18f458.h: 14857: unsigned :5;
[; ;pic18f458.h: 14858: unsigned SRENA :1;
[; ;pic18f458.h: 14859: };
[; ;pic18f458.h: 14860: } RCSTA1bits_t;
[; ;pic18f458.h: 14861: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f458.h: 14935: extern volatile unsigned char TXSTA @ 0xFAC;
"14937
[; ;pic18f458.h: 14937: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f458.h: 14940: extern volatile unsigned char TXSTA1 @ 0xFAC;
"14942
[; ;pic18f458.h: 14942: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f458.h: 14945: typedef union {
[; ;pic18f458.h: 14946: struct {
[; ;pic18f458.h: 14947: unsigned TX9D :1;
[; ;pic18f458.h: 14948: unsigned TRMT :1;
[; ;pic18f458.h: 14949: unsigned BRGH :1;
[; ;pic18f458.h: 14950: unsigned :1;
[; ;pic18f458.h: 14951: unsigned SYNC :1;
[; ;pic18f458.h: 14952: unsigned TXEN :1;
[; ;pic18f458.h: 14953: unsigned TX9 :1;
[; ;pic18f458.h: 14954: unsigned CSRC :1;
[; ;pic18f458.h: 14955: };
[; ;pic18f458.h: 14956: struct {
[; ;pic18f458.h: 14957: unsigned TXD8 :1;
[; ;pic18f458.h: 14958: unsigned :5;
[; ;pic18f458.h: 14959: unsigned TX8_9 :1;
[; ;pic18f458.h: 14960: };
[; ;pic18f458.h: 14961: struct {
[; ;pic18f458.h: 14962: unsigned :6;
[; ;pic18f458.h: 14963: unsigned NOT_TX8 :1;
[; ;pic18f458.h: 14964: };
[; ;pic18f458.h: 14965: struct {
[; ;pic18f458.h: 14966: unsigned :6;
[; ;pic18f458.h: 14967: unsigned nTX8 :1;
[; ;pic18f458.h: 14968: };
[; ;pic18f458.h: 14969: struct {
[; ;pic18f458.h: 14970: unsigned :2;
[; ;pic18f458.h: 14971: unsigned BRGH1 :1;
[; ;pic18f458.h: 14972: };
[; ;pic18f458.h: 14973: struct {
[; ;pic18f458.h: 14974: unsigned :7;
[; ;pic18f458.h: 14975: unsigned CSRC1 :1;
[; ;pic18f458.h: 14976: };
[; ;pic18f458.h: 14977: struct {
[; ;pic18f458.h: 14978: unsigned :4;
[; ;pic18f458.h: 14979: unsigned SYNC1 :1;
[; ;pic18f458.h: 14980: };
[; ;pic18f458.h: 14981: struct {
[; ;pic18f458.h: 14982: unsigned :1;
[; ;pic18f458.h: 14983: unsigned TRMT1 :1;
[; ;pic18f458.h: 14984: };
[; ;pic18f458.h: 14985: struct {
[; ;pic18f458.h: 14986: unsigned :6;
[; ;pic18f458.h: 14987: unsigned TX91 :1;
[; ;pic18f458.h: 14988: };
[; ;pic18f458.h: 14989: struct {
[; ;pic18f458.h: 14990: unsigned TX9D1 :1;
[; ;pic18f458.h: 14991: };
[; ;pic18f458.h: 14992: struct {
[; ;pic18f458.h: 14993: unsigned :5;
[; ;pic18f458.h: 14994: unsigned TXEN1 :1;
[; ;pic18f458.h: 14995: };
[; ;pic18f458.h: 14996: } TXSTAbits_t;
[; ;pic18f458.h: 14997: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f458.h: 15090: typedef union {
[; ;pic18f458.h: 15091: struct {
[; ;pic18f458.h: 15092: unsigned TX9D :1;
[; ;pic18f458.h: 15093: unsigned TRMT :1;
[; ;pic18f458.h: 15094: unsigned BRGH :1;
[; ;pic18f458.h: 15095: unsigned :1;
[; ;pic18f458.h: 15096: unsigned SYNC :1;
[; ;pic18f458.h: 15097: unsigned TXEN :1;
[; ;pic18f458.h: 15098: unsigned TX9 :1;
[; ;pic18f458.h: 15099: unsigned CSRC :1;
[; ;pic18f458.h: 15100: };
[; ;pic18f458.h: 15101: struct {
[; ;pic18f458.h: 15102: unsigned TXD8 :1;
[; ;pic18f458.h: 15103: unsigned :5;
[; ;pic18f458.h: 15104: unsigned TX8_9 :1;
[; ;pic18f458.h: 15105: };
[; ;pic18f458.h: 15106: struct {
[; ;pic18f458.h: 15107: unsigned :6;
[; ;pic18f458.h: 15108: unsigned NOT_TX8 :1;
[; ;pic18f458.h: 15109: };
[; ;pic18f458.h: 15110: struct {
[; ;pic18f458.h: 15111: unsigned :6;
[; ;pic18f458.h: 15112: unsigned nTX8 :1;
[; ;pic18f458.h: 15113: };
[; ;pic18f458.h: 15114: struct {
[; ;pic18f458.h: 15115: unsigned :2;
[; ;pic18f458.h: 15116: unsigned BRGH1 :1;
[; ;pic18f458.h: 15117: };
[; ;pic18f458.h: 15118: struct {
[; ;pic18f458.h: 15119: unsigned :7;
[; ;pic18f458.h: 15120: unsigned CSRC1 :1;
[; ;pic18f458.h: 15121: };
[; ;pic18f458.h: 15122: struct {
[; ;pic18f458.h: 15123: unsigned :4;
[; ;pic18f458.h: 15124: unsigned SYNC1 :1;
[; ;pic18f458.h: 15125: };
[; ;pic18f458.h: 15126: struct {
[; ;pic18f458.h: 15127: unsigned :1;
[; ;pic18f458.h: 15128: unsigned TRMT1 :1;
[; ;pic18f458.h: 15129: };
[; ;pic18f458.h: 15130: struct {
[; ;pic18f458.h: 15131: unsigned :6;
[; ;pic18f458.h: 15132: unsigned TX91 :1;
[; ;pic18f458.h: 15133: };
[; ;pic18f458.h: 15134: struct {
[; ;pic18f458.h: 15135: unsigned TX9D1 :1;
[; ;pic18f458.h: 15136: };
[; ;pic18f458.h: 15137: struct {
[; ;pic18f458.h: 15138: unsigned :5;
[; ;pic18f458.h: 15139: unsigned TXEN1 :1;
[; ;pic18f458.h: 15140: };
[; ;pic18f458.h: 15141: } TXSTA1bits_t;
[; ;pic18f458.h: 15142: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f458.h: 15236: extern volatile unsigned char TXREG @ 0xFAD;
"15238
[; ;pic18f458.h: 15238: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f458.h: 15241: extern volatile unsigned char TXREG1 @ 0xFAD;
"15243
[; ;pic18f458.h: 15243: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f458.h: 15247: extern volatile unsigned char RCREG @ 0xFAE;
"15249
[; ;pic18f458.h: 15249: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f458.h: 15252: extern volatile unsigned char RCREG1 @ 0xFAE;
"15254
[; ;pic18f458.h: 15254: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f458.h: 15258: extern volatile unsigned char SPBRG @ 0xFAF;
"15260
[; ;pic18f458.h: 15260: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f458.h: 15263: extern volatile unsigned char SPBRG1 @ 0xFAF;
"15265
[; ;pic18f458.h: 15265: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f458.h: 15269: extern volatile unsigned char T3CON @ 0xFB1;
"15271
[; ;pic18f458.h: 15271: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f458.h: 15274: typedef union {
[; ;pic18f458.h: 15275: struct {
[; ;pic18f458.h: 15276: unsigned :2;
[; ;pic18f458.h: 15277: unsigned NOT_T3SYNC :1;
[; ;pic18f458.h: 15278: };
[; ;pic18f458.h: 15279: struct {
[; ;pic18f458.h: 15280: unsigned TMR3ON :1;
[; ;pic18f458.h: 15281: unsigned TMR3CS :1;
[; ;pic18f458.h: 15282: unsigned nT3SYNC :1;
[; ;pic18f458.h: 15283: unsigned T3CCP1 :1;
[; ;pic18f458.h: 15284: unsigned T3CKPS :2;
[; ;pic18f458.h: 15285: unsigned T3ECCP1 :1;
[; ;pic18f458.h: 15286: unsigned RD16 :1;
[; ;pic18f458.h: 15287: };
[; ;pic18f458.h: 15288: struct {
[; ;pic18f458.h: 15289: unsigned :2;
[; ;pic18f458.h: 15290: unsigned T3INSYNC :1;
[; ;pic18f458.h: 15291: unsigned :1;
[; ;pic18f458.h: 15292: unsigned T3CKPS0 :1;
[; ;pic18f458.h: 15293: unsigned T3CKPS1 :1;
[; ;pic18f458.h: 15294: };
[; ;pic18f458.h: 15295: struct {
[; ;pic18f458.h: 15296: unsigned :2;
[; ;pic18f458.h: 15297: unsigned T3SYNC :1;
[; ;pic18f458.h: 15298: };
[; ;pic18f458.h: 15299: struct {
[; ;pic18f458.h: 15300: unsigned :7;
[; ;pic18f458.h: 15301: unsigned RD163 :1;
[; ;pic18f458.h: 15302: };
[; ;pic18f458.h: 15303: struct {
[; ;pic18f458.h: 15304: unsigned :3;
[; ;pic18f458.h: 15305: unsigned SOSCEN3 :1;
[; ;pic18f458.h: 15306: };
[; ;pic18f458.h: 15307: struct {
[; ;pic18f458.h: 15308: unsigned :7;
[; ;pic18f458.h: 15309: unsigned T3RD16 :1;
[; ;pic18f458.h: 15310: };
[; ;pic18f458.h: 15311: } T3CONbits_t;
[; ;pic18f458.h: 15312: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f458.h: 15391: extern volatile unsigned short TMR3 @ 0xFB2;
"15393
[; ;pic18f458.h: 15393: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f458.h: 15397: extern volatile unsigned char TMR3L @ 0xFB2;
"15399
[; ;pic18f458.h: 15399: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f458.h: 15403: extern volatile unsigned char TMR3H @ 0xFB3;
"15405
[; ;pic18f458.h: 15405: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f458.h: 15409: extern volatile unsigned char CMCON @ 0xFB4;
"15411
[; ;pic18f458.h: 15411: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f458.h: 15414: typedef union {
[; ;pic18f458.h: 15415: struct {
[; ;pic18f458.h: 15416: unsigned CM :3;
[; ;pic18f458.h: 15417: unsigned CIS :1;
[; ;pic18f458.h: 15418: unsigned C1INV :1;
[; ;pic18f458.h: 15419: unsigned C2INV :1;
[; ;pic18f458.h: 15420: unsigned C1OUT :1;
[; ;pic18f458.h: 15421: unsigned C2OUT :1;
[; ;pic18f458.h: 15422: };
[; ;pic18f458.h: 15423: struct {
[; ;pic18f458.h: 15424: unsigned CM0 :1;
[; ;pic18f458.h: 15425: unsigned CM1 :1;
[; ;pic18f458.h: 15426: unsigned CM2 :1;
[; ;pic18f458.h: 15427: };
[; ;pic18f458.h: 15428: struct {
[; ;pic18f458.h: 15429: unsigned CMEN0 :1;
[; ;pic18f458.h: 15430: };
[; ;pic18f458.h: 15431: struct {
[; ;pic18f458.h: 15432: unsigned :1;
[; ;pic18f458.h: 15433: unsigned CMEN1 :1;
[; ;pic18f458.h: 15434: };
[; ;pic18f458.h: 15435: struct {
[; ;pic18f458.h: 15436: unsigned :2;
[; ;pic18f458.h: 15437: unsigned CMEN2 :1;
[; ;pic18f458.h: 15438: };
[; ;pic18f458.h: 15439: } CMCONbits_t;
[; ;pic18f458.h: 15440: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f458.h: 15504: extern volatile unsigned char CVRCON @ 0xFB5;
"15506
[; ;pic18f458.h: 15506: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f458.h: 15509: typedef union {
[; ;pic18f458.h: 15510: struct {
[; ;pic18f458.h: 15511: unsigned CVR :4;
[; ;pic18f458.h: 15512: unsigned CVRSS :1;
[; ;pic18f458.h: 15513: unsigned CVRR :1;
[; ;pic18f458.h: 15514: unsigned CVROE :1;
[; ;pic18f458.h: 15515: unsigned CVREN :1;
[; ;pic18f458.h: 15516: };
[; ;pic18f458.h: 15517: struct {
[; ;pic18f458.h: 15518: unsigned CVR0 :1;
[; ;pic18f458.h: 15519: unsigned CVR1 :1;
[; ;pic18f458.h: 15520: unsigned CVR2 :1;
[; ;pic18f458.h: 15521: unsigned CVR3 :1;
[; ;pic18f458.h: 15522: };
[; ;pic18f458.h: 15523: struct {
[; ;pic18f458.h: 15524: unsigned :6;
[; ;pic18f458.h: 15525: unsigned CVROEN :1;
[; ;pic18f458.h: 15526: };
[; ;pic18f458.h: 15527: } CVRCONbits_t;
[; ;pic18f458.h: 15528: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f458.h: 15582: extern volatile unsigned char ECCPAS @ 0xFB6;
"15584
[; ;pic18f458.h: 15584: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f458.h: 15587: typedef union {
[; ;pic18f458.h: 15588: struct {
[; ;pic18f458.h: 15589: unsigned PSSBD :2;
[; ;pic18f458.h: 15590: unsigned PSSAC :2;
[; ;pic18f458.h: 15591: unsigned ECCPAS :3;
[; ;pic18f458.h: 15592: unsigned ECCPASE :1;
[; ;pic18f458.h: 15593: };
[; ;pic18f458.h: 15594: struct {
[; ;pic18f458.h: 15595: unsigned PSSBD0 :1;
[; ;pic18f458.h: 15596: unsigned PSSBD1 :1;
[; ;pic18f458.h: 15597: unsigned PSSAC0 :1;
[; ;pic18f458.h: 15598: unsigned PSSAC1 :1;
[; ;pic18f458.h: 15599: unsigned ECCPAS0 :1;
[; ;pic18f458.h: 15600: unsigned ECCPAS1 :1;
[; ;pic18f458.h: 15601: unsigned ECCPAS2 :1;
[; ;pic18f458.h: 15602: };
[; ;pic18f458.h: 15603: } ECCPASbits_t;
[; ;pic18f458.h: 15604: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f458.h: 15663: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"15665
[; ;pic18f458.h: 15665: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f458.h: 15668: typedef union {
[; ;pic18f458.h: 15669: struct {
[; ;pic18f458.h: 15670: unsigned EPDC :8;
[; ;pic18f458.h: 15671: };
[; ;pic18f458.h: 15672: struct {
[; ;pic18f458.h: 15673: unsigned EPDC0 :1;
[; ;pic18f458.h: 15674: unsigned EPDC1 :1;
[; ;pic18f458.h: 15675: unsigned EPDC2 :1;
[; ;pic18f458.h: 15676: unsigned EPDC3 :1;
[; ;pic18f458.h: 15677: unsigned EPDC4 :1;
[; ;pic18f458.h: 15678: unsigned EPDC5 :1;
[; ;pic18f458.h: 15679: unsigned EPDC6 :1;
[; ;pic18f458.h: 15680: unsigned EPDC7 :1;
[; ;pic18f458.h: 15681: };
[; ;pic18f458.h: 15682: } ECCP1DELbits_t;
[; ;pic18f458.h: 15683: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f458.h: 15732: extern volatile unsigned char ECCP1CON @ 0xFBA;
"15734
[; ;pic18f458.h: 15734: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f458.h: 15737: typedef union {
[; ;pic18f458.h: 15738: struct {
[; ;pic18f458.h: 15739: unsigned ECCP1M :4;
[; ;pic18f458.h: 15740: unsigned EDC1B :2;
[; ;pic18f458.h: 15741: unsigned EPWM1M :2;
[; ;pic18f458.h: 15742: };
[; ;pic18f458.h: 15743: struct {
[; ;pic18f458.h: 15744: unsigned ECCP1M0 :1;
[; ;pic18f458.h: 15745: unsigned ECCP1M1 :1;
[; ;pic18f458.h: 15746: unsigned ECCP1M2 :1;
[; ;pic18f458.h: 15747: unsigned ECCP1M3 :1;
[; ;pic18f458.h: 15748: unsigned EDC1B0 :1;
[; ;pic18f458.h: 15749: unsigned EDC1B1 :1;
[; ;pic18f458.h: 15750: unsigned EPWM1M0 :1;
[; ;pic18f458.h: 15751: unsigned EPWM1M1 :1;
[; ;pic18f458.h: 15752: };
[; ;pic18f458.h: 15753: struct {
[; ;pic18f458.h: 15754: unsigned :4;
[; ;pic18f458.h: 15755: unsigned EDC2B0 :1;
[; ;pic18f458.h: 15756: unsigned EDC2B1 :1;
[; ;pic18f458.h: 15757: };
[; ;pic18f458.h: 15758: } ECCP1CONbits_t;
[; ;pic18f458.h: 15759: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f458.h: 15828: extern volatile unsigned short ECCPR1 @ 0xFBB;
"15830
[; ;pic18f458.h: 15830: asm("ECCPR1 equ 0FBBh");
[; <" ECCPR1 equ 0FBBh ;# ">
[; ;pic18f458.h: 15834: extern volatile unsigned char ECCPR1L @ 0xFBB;
"15836
[; ;pic18f458.h: 15836: asm("ECCPR1L equ 0FBBh");
[; <" ECCPR1L equ 0FBBh ;# ">
[; ;pic18f458.h: 15840: extern volatile unsigned char ECCPR1H @ 0xFBC;
"15842
[; ;pic18f458.h: 15842: asm("ECCPR1H equ 0FBCh");
[; <" ECCPR1H equ 0FBCh ;# ">
[; ;pic18f458.h: 15846: extern volatile unsigned char CCP1CON @ 0xFBD;
"15848
[; ;pic18f458.h: 15848: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f458.h: 15851: typedef union {
[; ;pic18f458.h: 15852: struct {
[; ;pic18f458.h: 15853: unsigned CCP1M :4;
[; ;pic18f458.h: 15854: unsigned DC1B :2;
[; ;pic18f458.h: 15855: };
[; ;pic18f458.h: 15856: struct {
[; ;pic18f458.h: 15857: unsigned CCP1M0 :1;
[; ;pic18f458.h: 15858: unsigned CCP1M1 :1;
[; ;pic18f458.h: 15859: unsigned CCP1M2 :1;
[; ;pic18f458.h: 15860: unsigned CCP1M3 :1;
[; ;pic18f458.h: 15861: unsigned DC1B0 :1;
[; ;pic18f458.h: 15862: unsigned DC1B1 :1;
[; ;pic18f458.h: 15863: };
[; ;pic18f458.h: 15864: struct {
[; ;pic18f458.h: 15865: unsigned :4;
[; ;pic18f458.h: 15866: unsigned CCP1Y :1;
[; ;pic18f458.h: 15867: unsigned CCP1X :1;
[; ;pic18f458.h: 15868: };
[; ;pic18f458.h: 15869: } CCP1CONbits_t;
[; ;pic18f458.h: 15870: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f458.h: 15924: extern volatile unsigned short CCPR1 @ 0xFBE;
"15926
[; ;pic18f458.h: 15926: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f458.h: 15930: extern volatile unsigned char CCPR1L @ 0xFBE;
"15932
[; ;pic18f458.h: 15932: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f458.h: 15936: extern volatile unsigned char CCPR1H @ 0xFBF;
"15938
[; ;pic18f458.h: 15938: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f458.h: 15942: extern volatile unsigned char ADCON1 @ 0xFC1;
"15944
[; ;pic18f458.h: 15944: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f458.h: 15947: typedef union {
[; ;pic18f458.h: 15948: struct {
[; ;pic18f458.h: 15949: unsigned PCFG :4;
[; ;pic18f458.h: 15950: unsigned :2;
[; ;pic18f458.h: 15951: unsigned ADCS2 :1;
[; ;pic18f458.h: 15952: unsigned ADFM :1;
[; ;pic18f458.h: 15953: };
[; ;pic18f458.h: 15954: struct {
[; ;pic18f458.h: 15955: unsigned PCFG0 :1;
[; ;pic18f458.h: 15956: unsigned PCFG1 :1;
[; ;pic18f458.h: 15957: unsigned PCFG2 :1;
[; ;pic18f458.h: 15958: unsigned PCFG3 :1;
[; ;pic18f458.h: 15959: };
[; ;pic18f458.h: 15960: struct {
[; ;pic18f458.h: 15961: unsigned :3;
[; ;pic18f458.h: 15962: unsigned CHSN3 :1;
[; ;pic18f458.h: 15963: };
[; ;pic18f458.h: 15964: } ADCON1bits_t;
[; ;pic18f458.h: 15965: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f458.h: 16009: extern volatile unsigned char ADCON0 @ 0xFC2;
"16011
[; ;pic18f458.h: 16011: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f458.h: 16014: typedef union {
[; ;pic18f458.h: 16015: struct {
[; ;pic18f458.h: 16016: unsigned :2;
[; ;pic18f458.h: 16017: unsigned GO_NOT_DONE :1;
[; ;pic18f458.h: 16018: };
[; ;pic18f458.h: 16019: struct {
[; ;pic18f458.h: 16020: unsigned ADON :1;
[; ;pic18f458.h: 16021: unsigned :1;
[; ;pic18f458.h: 16022: unsigned GO_nDONE :1;
[; ;pic18f458.h: 16023: unsigned CHS :3;
[; ;pic18f458.h: 16024: unsigned ADCS :2;
[; ;pic18f458.h: 16025: };
[; ;pic18f458.h: 16026: struct {
[; ;pic18f458.h: 16027: unsigned :2;
[; ;pic18f458.h: 16028: unsigned GO_NOT_DONE :1;
[; ;pic18f458.h: 16029: };
[; ;pic18f458.h: 16030: struct {
[; ;pic18f458.h: 16031: unsigned :2;
[; ;pic18f458.h: 16032: unsigned DONE :1;
[; ;pic18f458.h: 16033: unsigned CHS0 :1;
[; ;pic18f458.h: 16034: unsigned CHS1 :1;
[; ;pic18f458.h: 16035: unsigned CHS2 :1;
[; ;pic18f458.h: 16036: unsigned ADCS0 :1;
[; ;pic18f458.h: 16037: unsigned ADCS1 :1;
[; ;pic18f458.h: 16038: };
[; ;pic18f458.h: 16039: struct {
[; ;pic18f458.h: 16040: unsigned :2;
[; ;pic18f458.h: 16041: unsigned GO_DONE :1;
[; ;pic18f458.h: 16042: };
[; ;pic18f458.h: 16043: struct {
[; ;pic18f458.h: 16044: unsigned :2;
[; ;pic18f458.h: 16045: unsigned GO :1;
[; ;pic18f458.h: 16046: };
[; ;pic18f458.h: 16047: struct {
[; ;pic18f458.h: 16048: unsigned :2;
[; ;pic18f458.h: 16049: unsigned NOT_DONE :1;
[; ;pic18f458.h: 16050: };
[; ;pic18f458.h: 16051: struct {
[; ;pic18f458.h: 16052: unsigned :2;
[; ;pic18f458.h: 16053: unsigned nDONE :1;
[; ;pic18f458.h: 16054: };
[; ;pic18f458.h: 16055: struct {
[; ;pic18f458.h: 16056: unsigned :7;
[; ;pic18f458.h: 16057: unsigned ADCAL :1;
[; ;pic18f458.h: 16058: };
[; ;pic18f458.h: 16059: struct {
[; ;pic18f458.h: 16060: unsigned :2;
[; ;pic18f458.h: 16061: unsigned GODONE :1;
[; ;pic18f458.h: 16062: };
[; ;pic18f458.h: 16063: } ADCON0bits_t;
[; ;pic18f458.h: 16064: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f458.h: 16153: extern volatile unsigned short ADRES @ 0xFC3;
"16155
[; ;pic18f458.h: 16155: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f458.h: 16159: extern volatile unsigned char ADRESL @ 0xFC3;
"16161
[; ;pic18f458.h: 16161: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f458.h: 16165: extern volatile unsigned char ADRESH @ 0xFC4;
"16167
[; ;pic18f458.h: 16167: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f458.h: 16171: extern volatile unsigned char SSPCON2 @ 0xFC5;
"16173
[; ;pic18f458.h: 16173: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f458.h: 16176: typedef union {
[; ;pic18f458.h: 16177: struct {
[; ;pic18f458.h: 16178: unsigned SEN :1;
[; ;pic18f458.h: 16179: unsigned RSEN :1;
[; ;pic18f458.h: 16180: unsigned PEN :1;
[; ;pic18f458.h: 16181: unsigned RCEN :1;
[; ;pic18f458.h: 16182: unsigned ACKEN :1;
[; ;pic18f458.h: 16183: unsigned ACKDT :1;
[; ;pic18f458.h: 16184: unsigned ACKSTAT :1;
[; ;pic18f458.h: 16185: unsigned GCEN :1;
[; ;pic18f458.h: 16186: };
[; ;pic18f458.h: 16187: } SSPCON2bits_t;
[; ;pic18f458.h: 16188: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f458.h: 16232: extern volatile unsigned char SSPCON1 @ 0xFC6;
"16234
[; ;pic18f458.h: 16234: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f458.h: 16237: typedef union {
[; ;pic18f458.h: 16238: struct {
[; ;pic18f458.h: 16239: unsigned SSPM :4;
[; ;pic18f458.h: 16240: unsigned CKP :1;
[; ;pic18f458.h: 16241: unsigned SSPEN :1;
[; ;pic18f458.h: 16242: unsigned SSPOV :1;
[; ;pic18f458.h: 16243: unsigned WCOL :1;
[; ;pic18f458.h: 16244: };
[; ;pic18f458.h: 16245: struct {
[; ;pic18f458.h: 16246: unsigned SSPM0 :1;
[; ;pic18f458.h: 16247: unsigned SSPM1 :1;
[; ;pic18f458.h: 16248: unsigned SSPM2 :1;
[; ;pic18f458.h: 16249: unsigned SSPM3 :1;
[; ;pic18f458.h: 16250: };
[; ;pic18f458.h: 16251: } SSPCON1bits_t;
[; ;pic18f458.h: 16252: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f458.h: 16301: extern volatile unsigned char SSPSTAT @ 0xFC7;
"16303
[; ;pic18f458.h: 16303: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f458.h: 16306: typedef union {
[; ;pic18f458.h: 16307: struct {
[; ;pic18f458.h: 16308: unsigned :2;
[; ;pic18f458.h: 16309: unsigned R_NOT_W :1;
[; ;pic18f458.h: 16310: };
[; ;pic18f458.h: 16311: struct {
[; ;pic18f458.h: 16312: unsigned :5;
[; ;pic18f458.h: 16313: unsigned D_NOT_A :1;
[; ;pic18f458.h: 16314: };
[; ;pic18f458.h: 16315: struct {
[; ;pic18f458.h: 16316: unsigned BF :1;
[; ;pic18f458.h: 16317: unsigned UA :1;
[; ;pic18f458.h: 16318: unsigned R_nW :1;
[; ;pic18f458.h: 16319: unsigned S :1;
[; ;pic18f458.h: 16320: unsigned P :1;
[; ;pic18f458.h: 16321: unsigned D_nA :1;
[; ;pic18f458.h: 16322: unsigned CKE :1;
[; ;pic18f458.h: 16323: unsigned SMP :1;
[; ;pic18f458.h: 16324: };
[; ;pic18f458.h: 16325: struct {
[; ;pic18f458.h: 16326: unsigned :2;
[; ;pic18f458.h: 16327: unsigned R_NOT_W :1;
[; ;pic18f458.h: 16328: };
[; ;pic18f458.h: 16329: struct {
[; ;pic18f458.h: 16330: unsigned :5;
[; ;pic18f458.h: 16331: unsigned D_NOT_A :1;
[; ;pic18f458.h: 16332: };
[; ;pic18f458.h: 16333: struct {
[; ;pic18f458.h: 16334: unsigned :2;
[; ;pic18f458.h: 16335: unsigned I2C_READ :1;
[; ;pic18f458.h: 16336: unsigned I2C_START :1;
[; ;pic18f458.h: 16337: unsigned I2C_STOP :1;
[; ;pic18f458.h: 16338: unsigned I2C_DATA :1;
[; ;pic18f458.h: 16339: };
[; ;pic18f458.h: 16340: struct {
[; ;pic18f458.h: 16341: unsigned :2;
[; ;pic18f458.h: 16342: unsigned R :1;
[; ;pic18f458.h: 16343: unsigned :2;
[; ;pic18f458.h: 16344: unsigned D :1;
[; ;pic18f458.h: 16345: };
[; ;pic18f458.h: 16346: struct {
[; ;pic18f458.h: 16347: unsigned :2;
[; ;pic18f458.h: 16348: unsigned READ_WRITE :1;
[; ;pic18f458.h: 16349: unsigned :2;
[; ;pic18f458.h: 16350: unsigned DATA_ADDRESS :1;
[; ;pic18f458.h: 16351: };
[; ;pic18f458.h: 16352: struct {
[; ;pic18f458.h: 16353: unsigned :2;
[; ;pic18f458.h: 16354: unsigned NOT_WRITE :1;
[; ;pic18f458.h: 16355: };
[; ;pic18f458.h: 16356: struct {
[; ;pic18f458.h: 16357: unsigned :5;
[; ;pic18f458.h: 16358: unsigned NOT_ADDRESS :1;
[; ;pic18f458.h: 16359: };
[; ;pic18f458.h: 16360: struct {
[; ;pic18f458.h: 16361: unsigned :2;
[; ;pic18f458.h: 16362: unsigned nWRITE :1;
[; ;pic18f458.h: 16363: unsigned :2;
[; ;pic18f458.h: 16364: unsigned nADDRESS :1;
[; ;pic18f458.h: 16365: };
[; ;pic18f458.h: 16366: struct {
[; ;pic18f458.h: 16367: unsigned :2;
[; ;pic18f458.h: 16368: unsigned nW :1;
[; ;pic18f458.h: 16369: unsigned :2;
[; ;pic18f458.h: 16370: unsigned nA :1;
[; ;pic18f458.h: 16371: };
[; ;pic18f458.h: 16372: struct {
[; ;pic18f458.h: 16373: unsigned :2;
[; ;pic18f458.h: 16374: unsigned R_W :1;
[; ;pic18f458.h: 16375: unsigned :2;
[; ;pic18f458.h: 16376: unsigned D_A :1;
[; ;pic18f458.h: 16377: };
[; ;pic18f458.h: 16378: struct {
[; ;pic18f458.h: 16379: unsigned :5;
[; ;pic18f458.h: 16380: unsigned I2C_DAT :1;
[; ;pic18f458.h: 16381: };
[; ;pic18f458.h: 16382: struct {
[; ;pic18f458.h: 16383: unsigned :5;
[; ;pic18f458.h: 16384: unsigned DA :1;
[; ;pic18f458.h: 16385: };
[; ;pic18f458.h: 16386: struct {
[; ;pic18f458.h: 16387: unsigned :2;
[; ;pic18f458.h: 16388: unsigned RW :1;
[; ;pic18f458.h: 16389: };
[; ;pic18f458.h: 16390: struct {
[; ;pic18f458.h: 16391: unsigned :3;
[; ;pic18f458.h: 16392: unsigned START :1;
[; ;pic18f458.h: 16393: };
[; ;pic18f458.h: 16394: struct {
[; ;pic18f458.h: 16395: unsigned :4;
[; ;pic18f458.h: 16396: unsigned STOP :1;
[; ;pic18f458.h: 16397: };
[; ;pic18f458.h: 16398: struct {
[; ;pic18f458.h: 16399: unsigned :2;
[; ;pic18f458.h: 16400: unsigned NOT_W :1;
[; ;pic18f458.h: 16401: };
[; ;pic18f458.h: 16402: struct {
[; ;pic18f458.h: 16403: unsigned :5;
[; ;pic18f458.h: 16404: unsigned NOT_A :1;
[; ;pic18f458.h: 16405: };
[; ;pic18f458.h: 16406: } SSPSTATbits_t;
[; ;pic18f458.h: 16407: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f458.h: 16576: extern volatile unsigned char SSPADD @ 0xFC8;
"16578
[; ;pic18f458.h: 16578: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f458.h: 16582: extern volatile unsigned char SSPBUF @ 0xFC9;
"16584
[; ;pic18f458.h: 16584: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f458.h: 16588: extern volatile unsigned char T2CON @ 0xFCA;
"16590
[; ;pic18f458.h: 16590: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f458.h: 16593: typedef union {
[; ;pic18f458.h: 16594: struct {
[; ;pic18f458.h: 16595: unsigned T2CKPS :2;
[; ;pic18f458.h: 16596: unsigned TMR2ON :1;
[; ;pic18f458.h: 16597: unsigned TOUTPS :4;
[; ;pic18f458.h: 16598: };
[; ;pic18f458.h: 16599: struct {
[; ;pic18f458.h: 16600: unsigned T2CKPS0 :1;
[; ;pic18f458.h: 16601: unsigned T2CKPS1 :1;
[; ;pic18f458.h: 16602: unsigned :1;
[; ;pic18f458.h: 16603: unsigned TOUTPS0 :1;
[; ;pic18f458.h: 16604: unsigned TOUTPS1 :1;
[; ;pic18f458.h: 16605: unsigned TOUTPS2 :1;
[; ;pic18f458.h: 16606: unsigned TOUTPS3 :1;
[; ;pic18f458.h: 16607: };
[; ;pic18f458.h: 16608: } T2CONbits_t;
[; ;pic18f458.h: 16609: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f458.h: 16658: extern volatile unsigned char PR2 @ 0xFCB;
"16660
[; ;pic18f458.h: 16660: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f458.h: 16663: extern volatile unsigned char MEMCON @ 0xFCB;
"16665
[; ;pic18f458.h: 16665: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f458.h: 16668: typedef union {
[; ;pic18f458.h: 16669: struct {
[; ;pic18f458.h: 16670: unsigned :7;
[; ;pic18f458.h: 16671: unsigned EBDIS :1;
[; ;pic18f458.h: 16672: };
[; ;pic18f458.h: 16673: struct {
[; ;pic18f458.h: 16674: unsigned :4;
[; ;pic18f458.h: 16675: unsigned WAIT0 :1;
[; ;pic18f458.h: 16676: };
[; ;pic18f458.h: 16677: struct {
[; ;pic18f458.h: 16678: unsigned :5;
[; ;pic18f458.h: 16679: unsigned WAIT1 :1;
[; ;pic18f458.h: 16680: };
[; ;pic18f458.h: 16681: struct {
[; ;pic18f458.h: 16682: unsigned WM0 :1;
[; ;pic18f458.h: 16683: };
[; ;pic18f458.h: 16684: struct {
[; ;pic18f458.h: 16685: unsigned :1;
[; ;pic18f458.h: 16686: unsigned WM1 :1;
[; ;pic18f458.h: 16687: };
[; ;pic18f458.h: 16688: } PR2bits_t;
[; ;pic18f458.h: 16689: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f458.h: 16717: typedef union {
[; ;pic18f458.h: 16718: struct {
[; ;pic18f458.h: 16719: unsigned :7;
[; ;pic18f458.h: 16720: unsigned EBDIS :1;
[; ;pic18f458.h: 16721: };
[; ;pic18f458.h: 16722: struct {
[; ;pic18f458.h: 16723: unsigned :4;
[; ;pic18f458.h: 16724: unsigned WAIT0 :1;
[; ;pic18f458.h: 16725: };
[; ;pic18f458.h: 16726: struct {
[; ;pic18f458.h: 16727: unsigned :5;
[; ;pic18f458.h: 16728: unsigned WAIT1 :1;
[; ;pic18f458.h: 16729: };
[; ;pic18f458.h: 16730: struct {
[; ;pic18f458.h: 16731: unsigned WM0 :1;
[; ;pic18f458.h: 16732: };
[; ;pic18f458.h: 16733: struct {
[; ;pic18f458.h: 16734: unsigned :1;
[; ;pic18f458.h: 16735: unsigned WM1 :1;
[; ;pic18f458.h: 16736: };
[; ;pic18f458.h: 16737: } MEMCONbits_t;
[; ;pic18f458.h: 16738: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f458.h: 16767: extern volatile unsigned char TMR2 @ 0xFCC;
"16769
[; ;pic18f458.h: 16769: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f458.h: 16773: extern volatile unsigned char T1CON @ 0xFCD;
"16775
[; ;pic18f458.h: 16775: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f458.h: 16778: typedef union {
[; ;pic18f458.h: 16779: struct {
[; ;pic18f458.h: 16780: unsigned :2;
[; ;pic18f458.h: 16781: unsigned NOT_T1SYNC :1;
[; ;pic18f458.h: 16782: };
[; ;pic18f458.h: 16783: struct {
[; ;pic18f458.h: 16784: unsigned TMR1ON :1;
[; ;pic18f458.h: 16785: unsigned TMR1CS :1;
[; ;pic18f458.h: 16786: unsigned nT1SYNC :1;
[; ;pic18f458.h: 16787: unsigned T1OSCEN :1;
[; ;pic18f458.h: 16788: unsigned T1CKPS :2;
[; ;pic18f458.h: 16789: unsigned :1;
[; ;pic18f458.h: 16790: unsigned RD16 :1;
[; ;pic18f458.h: 16791: };
[; ;pic18f458.h: 16792: struct {
[; ;pic18f458.h: 16793: unsigned :2;
[; ;pic18f458.h: 16794: unsigned T1INSYNC :1;
[; ;pic18f458.h: 16795: unsigned :1;
[; ;pic18f458.h: 16796: unsigned T1CKPS0 :1;
[; ;pic18f458.h: 16797: unsigned T1CKPS1 :1;
[; ;pic18f458.h: 16798: };
[; ;pic18f458.h: 16799: struct {
[; ;pic18f458.h: 16800: unsigned :2;
[; ;pic18f458.h: 16801: unsigned T1SYNC :1;
[; ;pic18f458.h: 16802: };
[; ;pic18f458.h: 16803: struct {
[; ;pic18f458.h: 16804: unsigned :3;
[; ;pic18f458.h: 16805: unsigned SOSCEN :1;
[; ;pic18f458.h: 16806: };
[; ;pic18f458.h: 16807: struct {
[; ;pic18f458.h: 16808: unsigned :7;
[; ;pic18f458.h: 16809: unsigned T1RD16 :1;
[; ;pic18f458.h: 16810: };
[; ;pic18f458.h: 16811: } T1CONbits_t;
[; ;pic18f458.h: 16812: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f458.h: 16881: extern volatile unsigned short TMR1 @ 0xFCE;
"16883
[; ;pic18f458.h: 16883: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f458.h: 16887: extern volatile unsigned char TMR1L @ 0xFCE;
"16889
[; ;pic18f458.h: 16889: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f458.h: 16893: extern volatile unsigned char TMR1H @ 0xFCF;
"16895
[; ;pic18f458.h: 16895: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f458.h: 16899: extern volatile unsigned char RCON @ 0xFD0;
"16901
[; ;pic18f458.h: 16901: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f458.h: 16904: typedef union {
[; ;pic18f458.h: 16905: struct {
[; ;pic18f458.h: 16906: unsigned NOT_BOR :1;
[; ;pic18f458.h: 16907: };
[; ;pic18f458.h: 16908: struct {
[; ;pic18f458.h: 16909: unsigned :1;
[; ;pic18f458.h: 16910: unsigned NOT_POR :1;
[; ;pic18f458.h: 16911: };
[; ;pic18f458.h: 16912: struct {
[; ;pic18f458.h: 16913: unsigned :2;
[; ;pic18f458.h: 16914: unsigned NOT_PD :1;
[; ;pic18f458.h: 16915: };
[; ;pic18f458.h: 16916: struct {
[; ;pic18f458.h: 16917: unsigned :3;
[; ;pic18f458.h: 16918: unsigned NOT_TO :1;
[; ;pic18f458.h: 16919: };
[; ;pic18f458.h: 16920: struct {
[; ;pic18f458.h: 16921: unsigned :4;
[; ;pic18f458.h: 16922: unsigned NOT_RI :1;
[; ;pic18f458.h: 16923: };
[; ;pic18f458.h: 16924: struct {
[; ;pic18f458.h: 16925: unsigned nBOR :1;
[; ;pic18f458.h: 16926: unsigned nPOR :1;
[; ;pic18f458.h: 16927: unsigned nPD :1;
[; ;pic18f458.h: 16928: unsigned nTO :1;
[; ;pic18f458.h: 16929: unsigned nRI :1;
[; ;pic18f458.h: 16930: unsigned :2;
[; ;pic18f458.h: 16931: unsigned IPEN :1;
[; ;pic18f458.h: 16932: };
[; ;pic18f458.h: 16933: struct {
[; ;pic18f458.h: 16934: unsigned :7;
[; ;pic18f458.h: 16935: unsigned NOT_IPEN :1;
[; ;pic18f458.h: 16936: };
[; ;pic18f458.h: 16937: struct {
[; ;pic18f458.h: 16938: unsigned BOR :1;
[; ;pic18f458.h: 16939: unsigned POR :1;
[; ;pic18f458.h: 16940: unsigned PD :1;
[; ;pic18f458.h: 16941: unsigned TO :1;
[; ;pic18f458.h: 16942: unsigned RI :1;
[; ;pic18f458.h: 16943: unsigned :2;
[; ;pic18f458.h: 16944: unsigned nIPEN :1;
[; ;pic18f458.h: 16945: };
[; ;pic18f458.h: 16946: } RCONbits_t;
[; ;pic18f458.h: 16947: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f458.h: 17041: extern volatile unsigned char WDTCON @ 0xFD1;
"17043
[; ;pic18f458.h: 17043: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f458.h: 17046: typedef union {
[; ;pic18f458.h: 17047: struct {
[; ;pic18f458.h: 17048: unsigned SWDTEN :1;
[; ;pic18f458.h: 17049: };
[; ;pic18f458.h: 17050: struct {
[; ;pic18f458.h: 17051: unsigned SWDTE :1;
[; ;pic18f458.h: 17052: };
[; ;pic18f458.h: 17053: } WDTCONbits_t;
[; ;pic18f458.h: 17054: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f458.h: 17068: extern volatile unsigned char LVDCON @ 0xFD2;
"17070
[; ;pic18f458.h: 17070: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f458.h: 17073: typedef union {
[; ;pic18f458.h: 17074: struct {
[; ;pic18f458.h: 17075: unsigned LVDL :4;
[; ;pic18f458.h: 17076: unsigned LVDEN :1;
[; ;pic18f458.h: 17077: unsigned IRVST :1;
[; ;pic18f458.h: 17078: };
[; ;pic18f458.h: 17079: struct {
[; ;pic18f458.h: 17080: unsigned LVDL0 :1;
[; ;pic18f458.h: 17081: unsigned LVDL1 :1;
[; ;pic18f458.h: 17082: unsigned LVDL2 :1;
[; ;pic18f458.h: 17083: unsigned LVDL3 :1;
[; ;pic18f458.h: 17084: unsigned :1;
[; ;pic18f458.h: 17085: unsigned IVRST :1;
[; ;pic18f458.h: 17086: };
[; ;pic18f458.h: 17087: } LVDCONbits_t;
[; ;pic18f458.h: 17088: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f458.h: 17132: extern volatile unsigned char OSCCON @ 0xFD3;
"17134
[; ;pic18f458.h: 17134: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f458.h: 17137: typedef union {
[; ;pic18f458.h: 17138: struct {
[; ;pic18f458.h: 17139: unsigned SCS :1;
[; ;pic18f458.h: 17140: };
[; ;pic18f458.h: 17141: } OSCCONbits_t;
[; ;pic18f458.h: 17142: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f458.h: 17151: extern volatile unsigned char T0CON @ 0xFD5;
"17153
[; ;pic18f458.h: 17153: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f458.h: 17156: typedef union {
[; ;pic18f458.h: 17157: struct {
[; ;pic18f458.h: 17158: unsigned T0PS :3;
[; ;pic18f458.h: 17159: unsigned PSA :1;
[; ;pic18f458.h: 17160: unsigned T0SE :1;
[; ;pic18f458.h: 17161: unsigned T0CS :1;
[; ;pic18f458.h: 17162: unsigned T08BIT :1;
[; ;pic18f458.h: 17163: unsigned TMR0ON :1;
[; ;pic18f458.h: 17164: };
[; ;pic18f458.h: 17165: struct {
[; ;pic18f458.h: 17166: unsigned T0PS0 :1;
[; ;pic18f458.h: 17167: unsigned T0PS1 :1;
[; ;pic18f458.h: 17168: unsigned T0PS2 :1;
[; ;pic18f458.h: 17169: };
[; ;pic18f458.h: 17170: } T0CONbits_t;
[; ;pic18f458.h: 17171: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f458.h: 17220: extern volatile unsigned short TMR0 @ 0xFD6;
"17222
[; ;pic18f458.h: 17222: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f458.h: 17226: extern volatile unsigned char TMR0L @ 0xFD6;
"17228
[; ;pic18f458.h: 17228: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f458.h: 17232: extern volatile unsigned char TMR0H @ 0xFD7;
"17234
[; ;pic18f458.h: 17234: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f458.h: 17238: extern volatile unsigned char STATUS @ 0xFD8;
"17240
[; ;pic18f458.h: 17240: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f458.h: 17243: typedef union {
[; ;pic18f458.h: 17244: struct {
[; ;pic18f458.h: 17245: unsigned C :1;
[; ;pic18f458.h: 17246: unsigned DC :1;
[; ;pic18f458.h: 17247: unsigned Z :1;
[; ;pic18f458.h: 17248: unsigned OV :1;
[; ;pic18f458.h: 17249: unsigned N :1;
[; ;pic18f458.h: 17250: };
[; ;pic18f458.h: 17251: struct {
[; ;pic18f458.h: 17252: unsigned CARRY :1;
[; ;pic18f458.h: 17253: };
[; ;pic18f458.h: 17254: struct {
[; ;pic18f458.h: 17255: unsigned :4;
[; ;pic18f458.h: 17256: unsigned NEGATIVE :1;
[; ;pic18f458.h: 17257: };
[; ;pic18f458.h: 17258: struct {
[; ;pic18f458.h: 17259: unsigned :3;
[; ;pic18f458.h: 17260: unsigned OVERFLOW :1;
[; ;pic18f458.h: 17261: };
[; ;pic18f458.h: 17262: struct {
[; ;pic18f458.h: 17263: unsigned :2;
[; ;pic18f458.h: 17264: unsigned ZERO :1;
[; ;pic18f458.h: 17265: };
[; ;pic18f458.h: 17266: } STATUSbits_t;
[; ;pic18f458.h: 17267: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f458.h: 17316: extern volatile unsigned short FSR2 @ 0xFD9;
"17318
[; ;pic18f458.h: 17318: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f458.h: 17322: extern volatile unsigned char FSR2L @ 0xFD9;
"17324
[; ;pic18f458.h: 17324: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f458.h: 17328: extern volatile unsigned char FSR2H @ 0xFDA;
"17330
[; ;pic18f458.h: 17330: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f458.h: 17334: extern volatile unsigned char PLUSW2 @ 0xFDB;
"17336
[; ;pic18f458.h: 17336: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f458.h: 17340: extern volatile unsigned char PREINC2 @ 0xFDC;
"17342
[; ;pic18f458.h: 17342: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f458.h: 17346: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"17348
[; ;pic18f458.h: 17348: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f458.h: 17352: extern volatile unsigned char POSTINC2 @ 0xFDE;
"17354
[; ;pic18f458.h: 17354: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f458.h: 17358: extern volatile unsigned char INDF2 @ 0xFDF;
"17360
[; ;pic18f458.h: 17360: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f458.h: 17364: extern volatile unsigned char BSR @ 0xFE0;
"17366
[; ;pic18f458.h: 17366: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f458.h: 17370: extern volatile unsigned short FSR1 @ 0xFE1;
"17372
[; ;pic18f458.h: 17372: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f458.h: 17376: extern volatile unsigned char FSR1L @ 0xFE1;
"17378
[; ;pic18f458.h: 17378: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f458.h: 17382: extern volatile unsigned char FSR1H @ 0xFE2;
"17384
[; ;pic18f458.h: 17384: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f458.h: 17388: extern volatile unsigned char PLUSW1 @ 0xFE3;
"17390
[; ;pic18f458.h: 17390: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f458.h: 17394: extern volatile unsigned char PREINC1 @ 0xFE4;
"17396
[; ;pic18f458.h: 17396: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f458.h: 17400: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"17402
[; ;pic18f458.h: 17402: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f458.h: 17406: extern volatile unsigned char POSTINC1 @ 0xFE6;
"17408
[; ;pic18f458.h: 17408: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f458.h: 17412: extern volatile unsigned char INDF1 @ 0xFE7;
"17414
[; ;pic18f458.h: 17414: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f458.h: 17418: extern volatile unsigned char WREG @ 0xFE8;
"17420
[; ;pic18f458.h: 17420: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f458.h: 17429: extern volatile unsigned short FSR0 @ 0xFE9;
"17431
[; ;pic18f458.h: 17431: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f458.h: 17435: extern volatile unsigned char FSR0L @ 0xFE9;
"17437
[; ;pic18f458.h: 17437: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f458.h: 17441: extern volatile unsigned char FSR0H @ 0xFEA;
"17443
[; ;pic18f458.h: 17443: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f458.h: 17447: extern volatile unsigned char PLUSW0 @ 0xFEB;
"17449
[; ;pic18f458.h: 17449: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f458.h: 17453: extern volatile unsigned char PREINC0 @ 0xFEC;
"17455
[; ;pic18f458.h: 17455: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f458.h: 17459: extern volatile unsigned char POSTDEC0 @ 0xFED;
"17461
[; ;pic18f458.h: 17461: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f458.h: 17465: extern volatile unsigned char POSTINC0 @ 0xFEE;
"17467
[; ;pic18f458.h: 17467: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f458.h: 17471: extern volatile unsigned char INDF0 @ 0xFEF;
"17473
[; ;pic18f458.h: 17473: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f458.h: 17477: extern volatile unsigned char INTCON3 @ 0xFF0;
"17479
[; ;pic18f458.h: 17479: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f458.h: 17482: typedef union {
[; ;pic18f458.h: 17483: struct {
[; ;pic18f458.h: 17484: unsigned INT1IF :1;
[; ;pic18f458.h: 17485: unsigned INT2IF :1;
[; ;pic18f458.h: 17486: unsigned :1;
[; ;pic18f458.h: 17487: unsigned INT1IE :1;
[; ;pic18f458.h: 17488: unsigned INT2IE :1;
[; ;pic18f458.h: 17489: unsigned :1;
[; ;pic18f458.h: 17490: unsigned INT1IP :1;
[; ;pic18f458.h: 17491: unsigned INT2IP :1;
[; ;pic18f458.h: 17492: };
[; ;pic18f458.h: 17493: struct {
[; ;pic18f458.h: 17494: unsigned INT1F :1;
[; ;pic18f458.h: 17495: unsigned INT2F :1;
[; ;pic18f458.h: 17496: unsigned :1;
[; ;pic18f458.h: 17497: unsigned INT1E :1;
[; ;pic18f458.h: 17498: unsigned INT2E :1;
[; ;pic18f458.h: 17499: unsigned :1;
[; ;pic18f458.h: 17500: unsigned INT1P :1;
[; ;pic18f458.h: 17501: unsigned INT2P :1;
[; ;pic18f458.h: 17502: };
[; ;pic18f458.h: 17503: } INTCON3bits_t;
[; ;pic18f458.h: 17504: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f458.h: 17568: extern volatile unsigned char INTCON2 @ 0xFF1;
"17570
[; ;pic18f458.h: 17570: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f458.h: 17573: typedef union {
[; ;pic18f458.h: 17574: struct {
[; ;pic18f458.h: 17575: unsigned :7;
[; ;pic18f458.h: 17576: unsigned NOT_RBPU :1;
[; ;pic18f458.h: 17577: };
[; ;pic18f458.h: 17578: struct {
[; ;pic18f458.h: 17579: unsigned RBIP :1;
[; ;pic18f458.h: 17580: unsigned :1;
[; ;pic18f458.h: 17581: unsigned TMR0IP :1;
[; ;pic18f458.h: 17582: unsigned :1;
[; ;pic18f458.h: 17583: unsigned INTEDG2 :1;
[; ;pic18f458.h: 17584: unsigned INTEDG1 :1;
[; ;pic18f458.h: 17585: unsigned INTEDG0 :1;
[; ;pic18f458.h: 17586: unsigned nRBPU :1;
[; ;pic18f458.h: 17587: };
[; ;pic18f458.h: 17588: struct {
[; ;pic18f458.h: 17589: unsigned :2;
[; ;pic18f458.h: 17590: unsigned T0IP :1;
[; ;pic18f458.h: 17591: unsigned :4;
[; ;pic18f458.h: 17592: unsigned RBPU :1;
[; ;pic18f458.h: 17593: };
[; ;pic18f458.h: 17594: } INTCON2bits_t;
[; ;pic18f458.h: 17595: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f458.h: 17644: extern volatile unsigned char INTCON @ 0xFF2;
"17646
[; ;pic18f458.h: 17646: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f458.h: 17649: extern volatile unsigned char INTCON1 @ 0xFF2;
"17651
[; ;pic18f458.h: 17651: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f458.h: 17654: typedef union {
[; ;pic18f458.h: 17655: struct {
[; ;pic18f458.h: 17656: unsigned RBIF :1;
[; ;pic18f458.h: 17657: unsigned INT0IF :1;
[; ;pic18f458.h: 17658: unsigned TMR0IF :1;
[; ;pic18f458.h: 17659: unsigned RBIE :1;
[; ;pic18f458.h: 17660: unsigned INT0IE :1;
[; ;pic18f458.h: 17661: unsigned TMR0IE :1;
[; ;pic18f458.h: 17662: unsigned PEIE_GIEL :1;
[; ;pic18f458.h: 17663: unsigned GIE_GIEH :1;
[; ;pic18f458.h: 17664: };
[; ;pic18f458.h: 17665: struct {
[; ;pic18f458.h: 17666: unsigned RBIF :1;
[; ;pic18f458.h: 17667: unsigned INT0IF :1;
[; ;pic18f458.h: 17668: unsigned TMR0IF :1;
[; ;pic18f458.h: 17669: unsigned RBIE :1;
[; ;pic18f458.h: 17670: unsigned INT0IE :1;
[; ;pic18f458.h: 17671: unsigned TMR0IE :1;
[; ;pic18f458.h: 17672: unsigned PEIE :1;
[; ;pic18f458.h: 17673: unsigned GIE :1;
[; ;pic18f458.h: 17674: };
[; ;pic18f458.h: 17675: struct {
[; ;pic18f458.h: 17676: unsigned RBIF :1;
[; ;pic18f458.h: 17677: unsigned INT0IF :1;
[; ;pic18f458.h: 17678: unsigned TMR0IF :1;
[; ;pic18f458.h: 17679: unsigned RBIE :1;
[; ;pic18f458.h: 17680: unsigned INT0IE :1;
[; ;pic18f458.h: 17681: unsigned TMR0IE :1;
[; ;pic18f458.h: 17682: unsigned GIEL :1;
[; ;pic18f458.h: 17683: unsigned GIEH :1;
[; ;pic18f458.h: 17684: };
[; ;pic18f458.h: 17685: struct {
[; ;pic18f458.h: 17686: unsigned :1;
[; ;pic18f458.h: 17687: unsigned INT0F :1;
[; ;pic18f458.h: 17688: unsigned T0IF :1;
[; ;pic18f458.h: 17689: unsigned :1;
[; ;pic18f458.h: 17690: unsigned INT0E :1;
[; ;pic18f458.h: 17691: unsigned T0IE :1;
[; ;pic18f458.h: 17692: unsigned PEIE :1;
[; ;pic18f458.h: 17693: unsigned GIE :1;
[; ;pic18f458.h: 17694: };
[; ;pic18f458.h: 17695: struct {
[; ;pic18f458.h: 17696: unsigned :6;
[; ;pic18f458.h: 17697: unsigned GIEL :1;
[; ;pic18f458.h: 17698: unsigned GIEH :1;
[; ;pic18f458.h: 17699: };
[; ;pic18f458.h: 17700: } INTCONbits_t;
[; ;pic18f458.h: 17701: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f458.h: 17784: typedef union {
[; ;pic18f458.h: 17785: struct {
[; ;pic18f458.h: 17786: unsigned RBIF :1;
[; ;pic18f458.h: 17787: unsigned INT0IF :1;
[; ;pic18f458.h: 17788: unsigned TMR0IF :1;
[; ;pic18f458.h: 17789: unsigned RBIE :1;
[; ;pic18f458.h: 17790: unsigned INT0IE :1;
[; ;pic18f458.h: 17791: unsigned TMR0IE :1;
[; ;pic18f458.h: 17792: unsigned PEIE_GIEL :1;
[; ;pic18f458.h: 17793: unsigned GIE_GIEH :1;
[; ;pic18f458.h: 17794: };
[; ;pic18f458.h: 17795: struct {
[; ;pic18f458.h: 17796: unsigned RBIF :1;
[; ;pic18f458.h: 17797: unsigned INT0IF :1;
[; ;pic18f458.h: 17798: unsigned TMR0IF :1;
[; ;pic18f458.h: 17799: unsigned RBIE :1;
[; ;pic18f458.h: 17800: unsigned INT0IE :1;
[; ;pic18f458.h: 17801: unsigned TMR0IE :1;
[; ;pic18f458.h: 17802: unsigned PEIE :1;
[; ;pic18f458.h: 17803: unsigned GIE :1;
[; ;pic18f458.h: 17804: };
[; ;pic18f458.h: 17805: struct {
[; ;pic18f458.h: 17806: unsigned RBIF :1;
[; ;pic18f458.h: 17807: unsigned INT0IF :1;
[; ;pic18f458.h: 17808: unsigned TMR0IF :1;
[; ;pic18f458.h: 17809: unsigned RBIE :1;
[; ;pic18f458.h: 17810: unsigned INT0IE :1;
[; ;pic18f458.h: 17811: unsigned TMR0IE :1;
[; ;pic18f458.h: 17812: unsigned GIEL :1;
[; ;pic18f458.h: 17813: unsigned GIEH :1;
[; ;pic18f458.h: 17814: };
[; ;pic18f458.h: 17815: struct {
[; ;pic18f458.h: 17816: unsigned :1;
[; ;pic18f458.h: 17817: unsigned INT0F :1;
[; ;pic18f458.h: 17818: unsigned T0IF :1;
[; ;pic18f458.h: 17819: unsigned :1;
[; ;pic18f458.h: 17820: unsigned INT0E :1;
[; ;pic18f458.h: 17821: unsigned T0IE :1;
[; ;pic18f458.h: 17822: unsigned PEIE :1;
[; ;pic18f458.h: 17823: unsigned GIE :1;
[; ;pic18f458.h: 17824: };
[; ;pic18f458.h: 17825: struct {
[; ;pic18f458.h: 17826: unsigned :6;
[; ;pic18f458.h: 17827: unsigned GIEL :1;
[; ;pic18f458.h: 17828: unsigned GIEH :1;
[; ;pic18f458.h: 17829: };
[; ;pic18f458.h: 17830: } INTCON1bits_t;
[; ;pic18f458.h: 17831: extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
[; ;pic18f458.h: 17915: extern volatile unsigned short PROD @ 0xFF3;
"17917
[; ;pic18f458.h: 17917: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f458.h: 17921: extern volatile unsigned char PRODL @ 0xFF3;
"17923
[; ;pic18f458.h: 17923: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f458.h: 17927: extern volatile unsigned char PRODH @ 0xFF4;
"17929
[; ;pic18f458.h: 17929: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f458.h: 17933: extern volatile unsigned char TABLAT @ 0xFF5;
"17935
[; ;pic18f458.h: 17935: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f458.h: 17940: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17943
[; ;pic18f458.h: 17943: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f458.h: 17947: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17949
[; ;pic18f458.h: 17949: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f458.h: 17953: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17955
[; ;pic18f458.h: 17955: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f458.h: 17959: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17961
[; ;pic18f458.h: 17961: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f458.h: 17966: extern volatile unsigned short long PCLAT @ 0xFF9;
"17969
[; ;pic18f458.h: 17969: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f458.h: 17973: extern volatile unsigned short long PC @ 0xFF9;
"17976
[; ;pic18f458.h: 17976: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f458.h: 17980: extern volatile unsigned char PCL @ 0xFF9;
"17982
[; ;pic18f458.h: 17982: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f458.h: 17986: extern volatile unsigned char PCLATH @ 0xFFA;
"17988
[; ;pic18f458.h: 17988: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f458.h: 17992: extern volatile unsigned char PCLATU @ 0xFFB;
"17994
[; ;pic18f458.h: 17994: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f458.h: 17998: extern volatile unsigned char STKPTR @ 0xFFC;
"18000
[; ;pic18f458.h: 18000: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f458.h: 18003: typedef union {
[; ;pic18f458.h: 18004: struct {
[; ;pic18f458.h: 18005: unsigned STKPTR :5;
[; ;pic18f458.h: 18006: unsigned :1;
[; ;pic18f458.h: 18007: unsigned STKUNF :1;
[; ;pic18f458.h: 18008: unsigned STKFUL :1;
[; ;pic18f458.h: 18009: };
[; ;pic18f458.h: 18010: struct {
[; ;pic18f458.h: 18011: unsigned STKPTR0 :1;
[; ;pic18f458.h: 18012: unsigned STKPTR1 :1;
[; ;pic18f458.h: 18013: unsigned STKPTR2 :1;
[; ;pic18f458.h: 18014: unsigned STKPTR3 :1;
[; ;pic18f458.h: 18015: unsigned STKPTR4 :1;
[; ;pic18f458.h: 18016: unsigned :2;
[; ;pic18f458.h: 18017: unsigned STKOVF :1;
[; ;pic18f458.h: 18018: };
[; ;pic18f458.h: 18019: struct {
[; ;pic18f458.h: 18020: unsigned SP0 :1;
[; ;pic18f458.h: 18021: unsigned SP1 :1;
[; ;pic18f458.h: 18022: unsigned SP2 :1;
[; ;pic18f458.h: 18023: unsigned SP3 :1;
[; ;pic18f458.h: 18024: unsigned SP4 :1;
[; ;pic18f458.h: 18025: };
[; ;pic18f458.h: 18026: } STKPTRbits_t;
[; ;pic18f458.h: 18027: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f458.h: 18102: extern volatile unsigned short long TOS @ 0xFFD;
"18105
[; ;pic18f458.h: 18105: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f458.h: 18109: extern volatile unsigned char TOSL @ 0xFFD;
"18111
[; ;pic18f458.h: 18111: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f458.h: 18115: extern volatile unsigned char TOSH @ 0xFFE;
"18117
[; ;pic18f458.h: 18117: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f458.h: 18121: extern volatile unsigned char TOSU @ 0xFFF;
"18123
[; ;pic18f458.h: 18123: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f458.h: 18133: extern volatile __bit ABAT @ (((unsigned) &CANCON)*8) + 4;
[; ;pic18f458.h: 18135: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f458.h: 18137: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f458.h: 18139: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f458.h: 18141: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f458.h: 18143: extern volatile __bit ADCS0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f458.h: 18145: extern volatile __bit ADCS1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f458.h: 18147: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f458.h: 18149: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f458.h: 18151: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f458.h: 18153: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f458.h: 18155: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f458.h: 18157: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f458.h: 18159: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f458.h: 18161: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f458.h: 18163: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f458.h: 18165: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f458.h: 18167: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f458.h: 18169: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f458.h: 18171: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f458.h: 18173: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f458.h: 18175: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f458.h: 18177: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f458.h: 18179: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f458.h: 18181: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f458.h: 18183: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f458.h: 18185: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f458.h: 18187: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f458.h: 18189: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f458.h: 18191: extern volatile __bit BRP0 @ (((unsigned) &BRGCON1)*8) + 0;
[; ;pic18f458.h: 18193: extern volatile __bit BRP1 @ (((unsigned) &BRGCON1)*8) + 1;
[; ;pic18f458.h: 18195: extern volatile __bit BRP2 @ (((unsigned) &BRGCON1)*8) + 2;
[; ;pic18f458.h: 18197: extern volatile __bit BRP3 @ (((unsigned) &BRGCON1)*8) + 3;
[; ;pic18f458.h: 18199: extern volatile __bit BRP4 @ (((unsigned) &BRGCON1)*8) + 4;
[; ;pic18f458.h: 18201: extern volatile __bit BRP5 @ (((unsigned) &BRGCON1)*8) + 5;
[; ;pic18f458.h: 18203: extern volatile __bit C1INM @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f458.h: 18205: extern volatile __bit C1INP @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f458.h: 18207: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f458.h: 18209: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f458.h: 18211: extern volatile __bit C2INM @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f458.h: 18213: extern volatile __bit C2INP @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f458.h: 18215: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f458.h: 18217: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f458.h: 18219: extern volatile __bit CANCAP @ (((unsigned) &CIOCON)*8) + 4;
[; ;pic18f458.h: 18221: extern volatile __bit CANRX @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f458.h: 18223: extern volatile __bit CANTX @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f458.h: 18225: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f458.h: 18227: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f458.h: 18229: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f458.h: 18231: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f458.h: 18233: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f458.h: 18235: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f458.h: 18237: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f458.h: 18239: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f458.h: 18241: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f458.h: 18243: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f458.h: 18245: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f458.h: 18247: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f458.h: 18249: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f458.h: 18251: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f458.h: 18253: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f458.h: 18255: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f458.h: 18257: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f458.h: 18259: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f458.h: 18261: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f458.h: 18263: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f458.h: 18265: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f458.h: 18267: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f458.h: 18269: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f458.h: 18271: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f458.h: 18273: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f458.h: 18275: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f458.h: 18277: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f458.h: 18279: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f458.h: 18281: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f458.h: 18283: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f458.h: 18285: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f458.h: 18287: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f458.h: 18289: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f458.h: 18291: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f458.h: 18293: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f458.h: 18295: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f458.h: 18297: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f458.h: 18299: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f458.h: 18301: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f458.h: 18303: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f458.h: 18305: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f458.h: 18307: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f458.h: 18309: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f458.h: 18311: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f458.h: 18313: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f458.h: 18315: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f458.h: 18317: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f458.h: 18319: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f458.h: 18321: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f458.h: 18323: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f458.h: 18325: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f458.h: 18327: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f458.h: 18329: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18331: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18333: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f458.h: 18335: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f458.h: 18337: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f458.h: 18339: extern volatile __bit DDRE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f458.h: 18341: extern volatile __bit DDRE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f458.h: 18343: extern volatile __bit DDRE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f458.h: 18345: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f458.h: 18347: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f458.h: 18349: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18351: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18353: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18355: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f458.h: 18357: extern volatile __bit ECCP1 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f458.h: 18359: extern volatile __bit ECCP1IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f458.h: 18361: extern volatile __bit ECCP1IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f458.h: 18363: extern volatile __bit ECCP1IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f458.h: 18365: extern volatile __bit ECCP1M0 @ (((unsigned) &ECCP1CON)*8) + 0;
[; ;pic18f458.h: 18367: extern volatile __bit ECCP1M1 @ (((unsigned) &ECCP1CON)*8) + 1;
[; ;pic18f458.h: 18369: extern volatile __bit ECCP1M2 @ (((unsigned) &ECCP1CON)*8) + 2;
[; ;pic18f458.h: 18371: extern volatile __bit ECCP1M3 @ (((unsigned) &ECCP1CON)*8) + 3;
[; ;pic18f458.h: 18373: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCPAS)*8) + 4;
[; ;pic18f458.h: 18375: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCPAS)*8) + 5;
[; ;pic18f458.h: 18377: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCPAS)*8) + 6;
[; ;pic18f458.h: 18379: extern volatile __bit ECCPASE @ (((unsigned) &ECCPAS)*8) + 7;
[; ;pic18f458.h: 18381: extern volatile __bit EDC1B0 @ (((unsigned) &ECCP1CON)*8) + 4;
[; ;pic18f458.h: 18383: extern volatile __bit EDC1B1 @ (((unsigned) &ECCP1CON)*8) + 5;
[; ;pic18f458.h: 18385: extern volatile __bit EDC2B0 @ (((unsigned) &ECCP1CON)*8) + 4;
[; ;pic18f458.h: 18387: extern volatile __bit EDC2B1 @ (((unsigned) &ECCP1CON)*8) + 5;
[; ;pic18f458.h: 18389: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f458.h: 18391: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f458.h: 18393: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f458.h: 18395: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f458.h: 18397: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f458.h: 18399: extern volatile __bit EICODE1 @ (((unsigned) &CANSTAT)*8) + 1;
[; ;pic18f458.h: 18401: extern volatile __bit EICODE2 @ (((unsigned) &CANSTAT)*8) + 2;
[; ;pic18f458.h: 18403: extern volatile __bit EICODE3 @ (((unsigned) &CANSTAT)*8) + 3;
[; ;pic18f458.h: 18405: extern volatile __bit ENDRHI @ (((unsigned) &CIOCON)*8) + 5;
[; ;pic18f458.h: 18407: extern volatile __bit EPDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f458.h: 18409: extern volatile __bit EPDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f458.h: 18411: extern volatile __bit EPDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f458.h: 18413: extern volatile __bit EPDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f458.h: 18415: extern volatile __bit EPDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f458.h: 18417: extern volatile __bit EPDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f458.h: 18419: extern volatile __bit EPDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f458.h: 18421: extern volatile __bit EPDC7 @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f458.h: 18423: extern volatile __bit EPWM1M0 @ (((unsigned) &ECCP1CON)*8) + 6;
[; ;pic18f458.h: 18425: extern volatile __bit EPWM1M1 @ (((unsigned) &ECCP1CON)*8) + 7;
[; ;pic18f458.h: 18427: extern volatile __bit ERRIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f458.h: 18429: extern volatile __bit ERRIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f458.h: 18431: extern volatile __bit ERRIP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f458.h: 18433: extern volatile __bit EWARN @ (((unsigned) &COMSTAT)*8) + 0;
[; ;pic18f458.h: 18435: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f458.h: 18437: extern volatile __bit FIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f458.h: 18439: extern volatile __bit FILHIT1 @ (((unsigned) &RXB1CON)*8) + 1;
[; ;pic18f458.h: 18441: extern volatile __bit FILHIT2 @ (((unsigned) &RXB1CON)*8) + 2;
[; ;pic18f458.h: 18443: extern volatile __bit FP1 @ (((unsigned) &CANCON)*8) + 1;
[; ;pic18f458.h: 18445: extern volatile __bit FP2 @ (((unsigned) &CANCON)*8) + 2;
[; ;pic18f458.h: 18447: extern volatile __bit FP3 @ (((unsigned) &CANCON)*8) + 3;
[; ;pic18f458.h: 18449: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f458.h: 18451: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f458.h: 18453: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f458.h: 18455: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f458.h: 18457: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f458.h: 18459: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f458.h: 18461: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f458.h: 18463: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f458.h: 18465: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f458.h: 18467: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f458.h: 18469: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f458.h: 18471: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18473: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18475: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 18477: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f458.h: 18479: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f458.h: 18481: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f458.h: 18483: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f458.h: 18485: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f458.h: 18487: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f458.h: 18489: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f458.h: 18491: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f458.h: 18493: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f458.h: 18495: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f458.h: 18497: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f458.h: 18499: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f458.h: 18501: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f458.h: 18503: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f458.h: 18505: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f458.h: 18507: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f458.h: 18509: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f458.h: 18511: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f458.h: 18513: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f458.h: 18515: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f458.h: 18517: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f458.h: 18519: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f458.h: 18521: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f458.h: 18523: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f458.h: 18525: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f458.h: 18527: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f458.h: 18529: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f458.h: 18531: extern volatile __bit IRXIE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f458.h: 18533: extern volatile __bit IRXIF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f458.h: 18535: extern volatile __bit IRXIP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f458.h: 18537: extern volatile __bit IVRE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f458.h: 18539: extern volatile __bit IVRF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f458.h: 18541: extern volatile __bit IVRP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f458.h: 18543: extern volatile __bit IVRST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f458.h: 18545: extern volatile __bit JTOFF @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f458.h: 18547: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f458.h: 18549: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f458.h: 18551: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f458.h: 18553: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f458.h: 18555: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f458.h: 18557: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f458.h: 18559: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f458.h: 18561: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f458.h: 18563: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f458.h: 18565: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f458.h: 18567: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f458.h: 18569: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f458.h: 18571: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f458.h: 18573: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f458.h: 18575: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f458.h: 18577: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f458.h: 18579: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f458.h: 18581: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f458.h: 18583: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f458.h: 18585: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f458.h: 18587: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f458.h: 18589: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f458.h: 18591: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f458.h: 18593: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f458.h: 18595: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f458.h: 18597: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f458.h: 18599: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f458.h: 18601: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f458.h: 18603: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f458.h: 18605: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f458.h: 18607: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f458.h: 18609: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f458.h: 18611: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f458.h: 18613: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f458.h: 18615: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f458.h: 18617: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f458.h: 18619: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f458.h: 18621: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f458.h: 18623: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f458.h: 18625: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f458.h: 18627: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f458.h: 18629: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f458.h: 18631: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f458.h: 18633: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f458.h: 18635: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f458.h: 18637: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f458.h: 18639: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f458.h: 18641: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f458.h: 18643: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f458.h: 18645: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f458.h: 18647: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f458.h: 18649: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f458.h: 18651: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f458.h: 18653: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f458.h: 18655: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f458.h: 18657: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f458.h: 18659: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f458.h: 18661: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f458.h: 18663: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f458.h: 18665: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f458.h: 18667: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f458.h: 18669: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f458.h: 18671: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f458.h: 18673: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f458.h: 18675: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f458.h: 18677: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f458.h: 18679: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f458.h: 18681: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f458.h: 18683: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f458.h: 18685: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f458.h: 18687: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f458.h: 18689: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f458.h: 18691: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f458.h: 18693: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f458.h: 18695: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f458.h: 18697: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f458.h: 18699: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f458.h: 18701: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f458.h: 18703: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f458.h: 18705: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f458.h: 18707: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f458.h: 18709: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f458.h: 18711: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f458.h: 18713: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f458.h: 18715: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f458.h: 18717: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18719: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 18721: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f458.h: 18723: extern volatile __bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f458.h: 18725: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f458.h: 18727: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f458.h: 18729: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f458.h: 18731: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f458.h: 18733: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f458.h: 18735: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f458.h: 18737: extern volatile __bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f458.h: 18739: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f458.h: 18741: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f458.h: 18743: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f458.h: 18745: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f458.h: 18747: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f458.h: 18749: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f458.h: 18751: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 18753: extern volatile __bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f458.h: 18755: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 18757: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f458.h: 18759: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f458.h: 18761: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f458.h: 18763: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f458.h: 18765: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f458.h: 18767: extern volatile __bit P1A @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f458.h: 18769: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f458.h: 18771: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f458.h: 18773: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f458.h: 18775: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f458.h: 18777: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f458.h: 18779: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f458.h: 18781: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f458.h: 18783: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f458.h: 18785: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f458.h: 18787: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f458.h: 18789: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f458.h: 18791: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f458.h: 18793: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f458.h: 18795: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f458.h: 18797: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f458.h: 18799: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f458.h: 18801: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f458.h: 18803: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f458.h: 18805: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f458.h: 18807: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f458.h: 18809: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f458.h: 18811: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f458.h: 18813: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f458.h: 18815: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f458.h: 18817: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f458.h: 18819: extern volatile __bit PRSEG0 @ (((unsigned) &BRGCON2)*8) + 0;
[; ;pic18f458.h: 18821: extern volatile __bit PRSEG1 @ (((unsigned) &BRGCON2)*8) + 1;
[; ;pic18f458.h: 18823: extern volatile __bit PRSEG2 @ (((unsigned) &BRGCON2)*8) + 2;
[; ;pic18f458.h: 18825: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f458.h: 18827: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f458.h: 18829: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f458.h: 18831: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f458.h: 18833: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f458.h: 18835: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f458.h: 18837: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f458.h: 18839: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f458.h: 18841: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f458.h: 18843: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f458.h: 18845: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f458.h: 18847: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f458.h: 18849: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f458.h: 18851: extern volatile __bit PSSAC0 @ (((unsigned) &ECCPAS)*8) + 2;
[; ;pic18f458.h: 18853: extern volatile __bit PSSAC1 @ (((unsigned) &ECCPAS)*8) + 3;
[; ;pic18f458.h: 18855: extern volatile __bit PSSBD0 @ (((unsigned) &ECCPAS)*8) + 0;
[; ;pic18f458.h: 18857: extern volatile __bit PSSBD1 @ (((unsigned) &ECCPAS)*8) + 1;
[; ;pic18f458.h: 18859: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f458.h: 18861: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f458.h: 18863: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f458.h: 18865: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f458.h: 18867: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f458.h: 18869: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f458.h: 18871: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f458.h: 18873: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f458.h: 18875: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f458.h: 18877: extern volatile __bit RB0D00 @ (((unsigned) &RXB0D0)*8) + 0;
[; ;pic18f458.h: 18879: extern volatile __bit RB0D01 @ (((unsigned) &RXB0D0)*8) + 1;
[; ;pic18f458.h: 18881: extern volatile __bit RB0D02 @ (((unsigned) &RXB0D0)*8) + 2;
[; ;pic18f458.h: 18883: extern volatile __bit RB0D03 @ (((unsigned) &RXB0D0)*8) + 3;
[; ;pic18f458.h: 18885: extern volatile __bit RB0D04 @ (((unsigned) &RXB0D0)*8) + 4;
[; ;pic18f458.h: 18887: extern volatile __bit RB0D05 @ (((unsigned) &RXB0D0)*8) + 5;
[; ;pic18f458.h: 18889: extern volatile __bit RB0D06 @ (((unsigned) &RXB0D0)*8) + 6;
[; ;pic18f458.h: 18891: extern volatile __bit RB0D07 @ (((unsigned) &RXB0D0)*8) + 7;
[; ;pic18f458.h: 18893: extern volatile __bit RB0D10 @ (((unsigned) &RXB0D1)*8) + 0;
[; ;pic18f458.h: 18895: extern volatile __bit RB0D11 @ (((unsigned) &RXB0D1)*8) + 1;
[; ;pic18f458.h: 18897: extern volatile __bit RB0D12 @ (((unsigned) &RXB0D1)*8) + 2;
[; ;pic18f458.h: 18899: extern volatile __bit RB0D13 @ (((unsigned) &RXB0D1)*8) + 3;
[; ;pic18f458.h: 18901: extern volatile __bit RB0D14 @ (((unsigned) &RXB0D1)*8) + 4;
[; ;pic18f458.h: 18903: extern volatile __bit RB0D15 @ (((unsigned) &RXB0D1)*8) + 5;
[; ;pic18f458.h: 18905: extern volatile __bit RB0D16 @ (((unsigned) &RXB0D1)*8) + 6;
[; ;pic18f458.h: 18907: extern volatile __bit RB0D17 @ (((unsigned) &RXB0D1)*8) + 7;
[; ;pic18f458.h: 18909: extern volatile __bit RB0D20 @ (((unsigned) &RXB0D2)*8) + 0;
[; ;pic18f458.h: 18911: extern volatile __bit RB0D21 @ (((unsigned) &RXB0D2)*8) + 1;
[; ;pic18f458.h: 18913: extern volatile __bit RB0D22 @ (((unsigned) &RXB0D2)*8) + 2;
[; ;pic18f458.h: 18915: extern volatile __bit RB0D23 @ (((unsigned) &RXB0D2)*8) + 3;
[; ;pic18f458.h: 18917: extern volatile __bit RB0D24 @ (((unsigned) &RXB0D2)*8) + 4;
[; ;pic18f458.h: 18919: extern volatile __bit RB0D25 @ (((unsigned) &RXB0D2)*8) + 5;
[; ;pic18f458.h: 18921: extern volatile __bit RB0D26 @ (((unsigned) &RXB0D2)*8) + 6;
[; ;pic18f458.h: 18923: extern volatile __bit RB0D27 @ (((unsigned) &RXB0D2)*8) + 7;
[; ;pic18f458.h: 18925: extern volatile __bit RB0D30 @ (((unsigned) &RXB0D3)*8) + 0;
[; ;pic18f458.h: 18927: extern volatile __bit RB0D31 @ (((unsigned) &RXB0D3)*8) + 1;
[; ;pic18f458.h: 18929: extern volatile __bit RB0D32 @ (((unsigned) &RXB0D3)*8) + 2;
[; ;pic18f458.h: 18931: extern volatile __bit RB0D33 @ (((unsigned) &RXB0D3)*8) + 3;
[; ;pic18f458.h: 18933: extern volatile __bit RB0D34 @ (((unsigned) &RXB0D3)*8) + 4;
[; ;pic18f458.h: 18935: extern volatile __bit RB0D35 @ (((unsigned) &RXB0D3)*8) + 5;
[; ;pic18f458.h: 18937: extern volatile __bit RB0D36 @ (((unsigned) &RXB0D3)*8) + 6;
[; ;pic18f458.h: 18939: extern volatile __bit RB0D37 @ (((unsigned) &RXB0D3)*8) + 7;
[; ;pic18f458.h: 18941: extern volatile __bit RB0D40 @ (((unsigned) &RXB0D4)*8) + 0;
[; ;pic18f458.h: 18943: extern volatile __bit RB0D41 @ (((unsigned) &RXB0D4)*8) + 1;
[; ;pic18f458.h: 18945: extern volatile __bit RB0D42 @ (((unsigned) &RXB0D4)*8) + 2;
[; ;pic18f458.h: 18947: extern volatile __bit RB0D43 @ (((unsigned) &RXB0D4)*8) + 3;
[; ;pic18f458.h: 18949: extern volatile __bit RB0D44 @ (((unsigned) &RXB0D4)*8) + 4;
[; ;pic18f458.h: 18951: extern volatile __bit RB0D45 @ (((unsigned) &RXB0D4)*8) + 5;
[; ;pic18f458.h: 18953: extern volatile __bit RB0D46 @ (((unsigned) &RXB0D4)*8) + 6;
[; ;pic18f458.h: 18955: extern volatile __bit RB0D47 @ (((unsigned) &RXB0D4)*8) + 7;
[; ;pic18f458.h: 18957: extern volatile __bit RB0D50 @ (((unsigned) &RXB0D5)*8) + 0;
[; ;pic18f458.h: 18959: extern volatile __bit RB0D51 @ (((unsigned) &RXB0D5)*8) + 1;
[; ;pic18f458.h: 18961: extern volatile __bit RB0D52 @ (((unsigned) &RXB0D5)*8) + 2;
[; ;pic18f458.h: 18963: extern volatile __bit RB0D53 @ (((unsigned) &RXB0D5)*8) + 3;
[; ;pic18f458.h: 18965: extern volatile __bit RB0D54 @ (((unsigned) &RXB0D5)*8) + 4;
[; ;pic18f458.h: 18967: extern volatile __bit RB0D55 @ (((unsigned) &RXB0D5)*8) + 5;
[; ;pic18f458.h: 18969: extern volatile __bit RB0D56 @ (((unsigned) &RXB0D5)*8) + 6;
[; ;pic18f458.h: 18971: extern volatile __bit RB0D57 @ (((unsigned) &RXB0D5)*8) + 7;
[; ;pic18f458.h: 18973: extern volatile __bit RB0D60 @ (((unsigned) &RXB0D6)*8) + 0;
[; ;pic18f458.h: 18975: extern volatile __bit RB0D61 @ (((unsigned) &RXB0D6)*8) + 1;
[; ;pic18f458.h: 18977: extern volatile __bit RB0D62 @ (((unsigned) &RXB0D6)*8) + 2;
[; ;pic18f458.h: 18979: extern volatile __bit RB0D63 @ (((unsigned) &RXB0D6)*8) + 3;
[; ;pic18f458.h: 18981: extern volatile __bit RB0D64 @ (((unsigned) &RXB0D6)*8) + 4;
[; ;pic18f458.h: 18983: extern volatile __bit RB0D65 @ (((unsigned) &RXB0D6)*8) + 5;
[; ;pic18f458.h: 18985: extern volatile __bit RB0D66 @ (((unsigned) &RXB0D6)*8) + 6;
[; ;pic18f458.h: 18987: extern volatile __bit RB0D67 @ (((unsigned) &RXB0D6)*8) + 7;
[; ;pic18f458.h: 18989: extern volatile __bit RB0D70 @ (((unsigned) &RXB0D7)*8) + 0;
[; ;pic18f458.h: 18991: extern volatile __bit RB0D71 @ (((unsigned) &RXB0D7)*8) + 1;
[; ;pic18f458.h: 18993: extern volatile __bit RB0D72 @ (((unsigned) &RXB0D7)*8) + 2;
[; ;pic18f458.h: 18995: extern volatile __bit RB0D73 @ (((unsigned) &RXB0D7)*8) + 3;
[; ;pic18f458.h: 18997: extern volatile __bit RB0D74 @ (((unsigned) &RXB0D7)*8) + 4;
[; ;pic18f458.h: 18999: extern volatile __bit RB0D75 @ (((unsigned) &RXB0D7)*8) + 5;
[; ;pic18f458.h: 19001: extern volatile __bit RB0D76 @ (((unsigned) &RXB0D7)*8) + 6;
[; ;pic18f458.h: 19003: extern volatile __bit RB0D77 @ (((unsigned) &RXB0D7)*8) + 7;
[; ;pic18f458.h: 19005: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f458.h: 19007: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f458.h: 19009: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f458.h: 19011: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f458.h: 19013: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f458.h: 19015: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f458.h: 19017: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f458.h: 19019: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f458.h: 19021: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f458.h: 19023: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f458.h: 19025: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f458.h: 19027: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f458.h: 19029: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f458.h: 19031: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f458.h: 19033: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f458.h: 19035: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f458.h: 19037: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f458.h: 19039: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f458.h: 19041: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f458.h: 19043: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f458.h: 19045: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f458.h: 19047: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f458.h: 19049: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f458.h: 19051: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f458.h: 19053: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f458.h: 19055: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f458.h: 19057: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f458.h: 19059: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f458.h: 19061: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f458.h: 19063: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f458.h: 19065: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f458.h: 19067: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f458.h: 19069: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f458.h: 19071: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f458.h: 19073: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f458.h: 19075: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f458.h: 19077: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f458.h: 19079: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f458.h: 19081: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f458.h: 19083: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f458.h: 19085: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f458.h: 19087: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f458.h: 19089: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f458.h: 19091: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f458.h: 19093: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f458.h: 19095: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f458.h: 19097: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f458.h: 19099: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f458.h: 19101: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f458.h: 19103: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 19105: extern volatile __bit REC0 @ (((unsigned) &RXERRCNT)*8) + 0;
[; ;pic18f458.h: 19107: extern volatile __bit REC1 @ (((unsigned) &RXERRCNT)*8) + 1;
[; ;pic18f458.h: 19109: extern volatile __bit REC2 @ (((unsigned) &RXERRCNT)*8) + 2;
[; ;pic18f458.h: 19111: extern volatile __bit REC3 @ (((unsigned) &RXERRCNT)*8) + 3;
[; ;pic18f458.h: 19113: extern volatile __bit REC4 @ (((unsigned) &RXERRCNT)*8) + 4;
[; ;pic18f458.h: 19115: extern volatile __bit REC5 @ (((unsigned) &RXERRCNT)*8) + 5;
[; ;pic18f458.h: 19117: extern volatile __bit REC6 @ (((unsigned) &RXERRCNT)*8) + 6;
[; ;pic18f458.h: 19119: extern volatile __bit REC7 @ (((unsigned) &RXERRCNT)*8) + 7;
[; ;pic18f458.h: 19121: extern volatile __bit REQOP0 @ (((unsigned) &CANCON)*8) + 5;
[; ;pic18f458.h: 19123: extern volatile __bit REQOP1 @ (((unsigned) &CANCON)*8) + 6;
[; ;pic18f458.h: 19125: extern volatile __bit REQOP2 @ (((unsigned) &CANCON)*8) + 7;
[; ;pic18f458.h: 19127: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f458.h: 19129: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f458.h: 19131: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f458.h: 19133: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 19135: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f458.h: 19137: extern volatile __bit RX0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f458.h: 19139: extern volatile __bit RX0IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f458.h: 19141: extern volatile __bit RX1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f458.h: 19143: extern volatile __bit RX1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f458.h: 19145: extern volatile __bit RX1OVFL @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f458.h: 19147: extern volatile __bit RX2OVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f458.h: 19149: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f458.h: 19151: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f458.h: 19153: extern volatile __bit RXB0D00 @ (((unsigned) &RXB0D0)*8) + 0;
[; ;pic18f458.h: 19155: extern volatile __bit RXB0D01 @ (((unsigned) &RXB0D0)*8) + 1;
[; ;pic18f458.h: 19157: extern volatile __bit RXB0D02 @ (((unsigned) &RXB0D0)*8) + 2;
[; ;pic18f458.h: 19159: extern volatile __bit RXB0D03 @ (((unsigned) &RXB0D0)*8) + 3;
[; ;pic18f458.h: 19161: extern volatile __bit RXB0D04 @ (((unsigned) &RXB0D0)*8) + 4;
[; ;pic18f458.h: 19163: extern volatile __bit RXB0D05 @ (((unsigned) &RXB0D0)*8) + 5;
[; ;pic18f458.h: 19165: extern volatile __bit RXB0D06 @ (((unsigned) &RXB0D0)*8) + 6;
[; ;pic18f458.h: 19167: extern volatile __bit RXB0D07 @ (((unsigned) &RXB0D0)*8) + 7;
[; ;pic18f458.h: 19169: extern volatile __bit RXB0D10 @ (((unsigned) &RXB0D1)*8) + 0;
[; ;pic18f458.h: 19171: extern volatile __bit RXB0D11 @ (((unsigned) &RXB0D1)*8) + 1;
[; ;pic18f458.h: 19173: extern volatile __bit RXB0D12 @ (((unsigned) &RXB0D1)*8) + 2;
[; ;pic18f458.h: 19175: extern volatile __bit RXB0D13 @ (((unsigned) &RXB0D1)*8) + 3;
[; ;pic18f458.h: 19177: extern volatile __bit RXB0D14 @ (((unsigned) &RXB0D1)*8) + 4;
[; ;pic18f458.h: 19179: extern volatile __bit RXB0D15 @ (((unsigned) &RXB0D1)*8) + 5;
[; ;pic18f458.h: 19181: extern volatile __bit RXB0D16 @ (((unsigned) &RXB0D1)*8) + 6;
[; ;pic18f458.h: 19183: extern volatile __bit RXB0D17 @ (((unsigned) &RXB0D1)*8) + 7;
[; ;pic18f458.h: 19185: extern volatile __bit RXB0D20 @ (((unsigned) &RXB0D2)*8) + 0;
[; ;pic18f458.h: 19187: extern volatile __bit RXB0D21 @ (((unsigned) &RXB0D2)*8) + 1;
[; ;pic18f458.h: 19189: extern volatile __bit RXB0D22 @ (((unsigned) &RXB0D2)*8) + 2;
[; ;pic18f458.h: 19191: extern volatile __bit RXB0D23 @ (((unsigned) &RXB0D2)*8) + 3;
[; ;pic18f458.h: 19193: extern volatile __bit RXB0D24 @ (((unsigned) &RXB0D2)*8) + 4;
[; ;pic18f458.h: 19195: extern volatile __bit RXB0D25 @ (((unsigned) &RXB0D2)*8) + 5;
[; ;pic18f458.h: 19197: extern volatile __bit RXB0D26 @ (((unsigned) &RXB0D2)*8) + 6;
[; ;pic18f458.h: 19199: extern volatile __bit RXB0D27 @ (((unsigned) &RXB0D2)*8) + 7;
[; ;pic18f458.h: 19201: extern volatile __bit RXB0D30 @ (((unsigned) &RXB0D3)*8) + 0;
[; ;pic18f458.h: 19203: extern volatile __bit RXB0D31 @ (((unsigned) &RXB0D3)*8) + 1;
[; ;pic18f458.h: 19205: extern volatile __bit RXB0D32 @ (((unsigned) &RXB0D3)*8) + 2;
[; ;pic18f458.h: 19207: extern volatile __bit RXB0D33 @ (((unsigned) &RXB0D3)*8) + 3;
[; ;pic18f458.h: 19209: extern volatile __bit RXB0D34 @ (((unsigned) &RXB0D3)*8) + 4;
[; ;pic18f458.h: 19211: extern volatile __bit RXB0D35 @ (((unsigned) &RXB0D3)*8) + 5;
[; ;pic18f458.h: 19213: extern volatile __bit RXB0D36 @ (((unsigned) &RXB0D3)*8) + 6;
[; ;pic18f458.h: 19215: extern volatile __bit RXB0D37 @ (((unsigned) &RXB0D3)*8) + 7;
[; ;pic18f458.h: 19217: extern volatile __bit RXB0D40 @ (((unsigned) &RXB0D4)*8) + 0;
[; ;pic18f458.h: 19219: extern volatile __bit RXB0D41 @ (((unsigned) &RXB0D4)*8) + 1;
[; ;pic18f458.h: 19221: extern volatile __bit RXB0D42 @ (((unsigned) &RXB0D4)*8) + 2;
[; ;pic18f458.h: 19223: extern volatile __bit RXB0D43 @ (((unsigned) &RXB0D4)*8) + 3;
[; ;pic18f458.h: 19225: extern volatile __bit RXB0D44 @ (((unsigned) &RXB0D4)*8) + 4;
[; ;pic18f458.h: 19227: extern volatile __bit RXB0D45 @ (((unsigned) &RXB0D4)*8) + 5;
[; ;pic18f458.h: 19229: extern volatile __bit RXB0D46 @ (((unsigned) &RXB0D4)*8) + 6;
[; ;pic18f458.h: 19231: extern volatile __bit RXB0D47 @ (((unsigned) &RXB0D4)*8) + 7;
[; ;pic18f458.h: 19233: extern volatile __bit RXB0D50 @ (((unsigned) &RXB0D5)*8) + 0;
[; ;pic18f458.h: 19235: extern volatile __bit RXB0D51 @ (((unsigned) &RXB0D5)*8) + 1;
[; ;pic18f458.h: 19237: extern volatile __bit RXB0D52 @ (((unsigned) &RXB0D5)*8) + 2;
[; ;pic18f458.h: 19239: extern volatile __bit RXB0D53 @ (((unsigned) &RXB0D5)*8) + 3;
[; ;pic18f458.h: 19241: extern volatile __bit RXB0D54 @ (((unsigned) &RXB0D5)*8) + 4;
[; ;pic18f458.h: 19243: extern volatile __bit RXB0D55 @ (((unsigned) &RXB0D5)*8) + 5;
[; ;pic18f458.h: 19245: extern volatile __bit RXB0D56 @ (((unsigned) &RXB0D5)*8) + 6;
[; ;pic18f458.h: 19247: extern volatile __bit RXB0D57 @ (((unsigned) &RXB0D5)*8) + 7;
[; ;pic18f458.h: 19249: extern volatile __bit RXB0D60 @ (((unsigned) &RXB0D6)*8) + 0;
[; ;pic18f458.h: 19251: extern volatile __bit RXB0D61 @ (((unsigned) &RXB0D6)*8) + 1;
[; ;pic18f458.h: 19253: extern volatile __bit RXB0D62 @ (((unsigned) &RXB0D6)*8) + 2;
[; ;pic18f458.h: 19255: extern volatile __bit RXB0D63 @ (((unsigned) &RXB0D6)*8) + 3;
[; ;pic18f458.h: 19257: extern volatile __bit RXB0D64 @ (((unsigned) &RXB0D6)*8) + 4;
[; ;pic18f458.h: 19259: extern volatile __bit RXB0D65 @ (((unsigned) &RXB0D6)*8) + 5;
[; ;pic18f458.h: 19261: extern volatile __bit RXB0D66 @ (((unsigned) &RXB0D6)*8) + 6;
[; ;pic18f458.h: 19263: extern volatile __bit RXB0D67 @ (((unsigned) &RXB0D6)*8) + 7;
[; ;pic18f458.h: 19265: extern volatile __bit RXB0D70 @ (((unsigned) &RXB0D7)*8) + 0;
[; ;pic18f458.h: 19267: extern volatile __bit RXB0D71 @ (((unsigned) &RXB0D7)*8) + 1;
[; ;pic18f458.h: 19269: extern volatile __bit RXB0D72 @ (((unsigned) &RXB0D7)*8) + 2;
[; ;pic18f458.h: 19271: extern volatile __bit RXB0D73 @ (((unsigned) &RXB0D7)*8) + 3;
[; ;pic18f458.h: 19273: extern volatile __bit RXB0D74 @ (((unsigned) &RXB0D7)*8) + 4;
[; ;pic18f458.h: 19275: extern volatile __bit RXB0D75 @ (((unsigned) &RXB0D7)*8) + 5;
[; ;pic18f458.h: 19277: extern volatile __bit RXB0D76 @ (((unsigned) &RXB0D7)*8) + 6;
[; ;pic18f458.h: 19279: extern volatile __bit RXB0D77 @ (((unsigned) &RXB0D7)*8) + 7;
[; ;pic18f458.h: 19281: extern volatile __bit RXB0DBEN @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f458.h: 19283: extern volatile __bit RXB0DLC0 @ (((unsigned) &RXB0DLC)*8) + 0;
[; ;pic18f458.h: 19285: extern volatile __bit RXB0DLC1 @ (((unsigned) &RXB0DLC)*8) + 1;
[; ;pic18f458.h: 19287: extern volatile __bit RXB0DLC2 @ (((unsigned) &RXB0DLC)*8) + 2;
[; ;pic18f458.h: 19289: extern volatile __bit RXB0DLC3 @ (((unsigned) &RXB0DLC)*8) + 3;
[; ;pic18f458.h: 19291: extern volatile __bit RXB0EID0 @ (((unsigned) &RXB0EIDL)*8) + 0;
[; ;pic18f458.h: 19293: extern volatile __bit RXB0EID1 @ (((unsigned) &RXB0EIDL)*8) + 1;
[; ;pic18f458.h: 19295: extern volatile __bit RXB0EID10 @ (((unsigned) &RXB0EIDH)*8) + 2;
[; ;pic18f458.h: 19297: extern volatile __bit RXB0EID11 @ (((unsigned) &RXB0EIDH)*8) + 3;
[; ;pic18f458.h: 19299: extern volatile __bit RXB0EID12 @ (((unsigned) &RXB0EIDH)*8) + 4;
[; ;pic18f458.h: 19301: extern volatile __bit RXB0EID13 @ (((unsigned) &RXB0EIDH)*8) + 5;
[; ;pic18f458.h: 19303: extern volatile __bit RXB0EID14 @ (((unsigned) &RXB0EIDH)*8) + 6;
[; ;pic18f458.h: 19305: extern volatile __bit RXB0EID15 @ (((unsigned) &RXB0EIDH)*8) + 7;
[; ;pic18f458.h: 19307: extern volatile __bit RXB0EID16 @ (((unsigned) &RXB0SIDL)*8) + 0;
[; ;pic18f458.h: 19309: extern volatile __bit RXB0EID17 @ (((unsigned) &RXB0SIDL)*8) + 1;
[; ;pic18f458.h: 19311: extern volatile __bit RXB0EID2 @ (((unsigned) &RXB0EIDL)*8) + 2;
[; ;pic18f458.h: 19313: extern volatile __bit RXB0EID3 @ (((unsigned) &RXB0EIDL)*8) + 3;
[; ;pic18f458.h: 19315: extern volatile __bit RXB0EID4 @ (((unsigned) &RXB0EIDL)*8) + 4;
[; ;pic18f458.h: 19317: extern volatile __bit RXB0EID5 @ (((unsigned) &RXB0EIDL)*8) + 5;
[; ;pic18f458.h: 19319: extern volatile __bit RXB0EID6 @ (((unsigned) &RXB0EIDL)*8) + 6;
[; ;pic18f458.h: 19321: extern volatile __bit RXB0EID7 @ (((unsigned) &RXB0EIDL)*8) + 7;
[; ;pic18f458.h: 19323: extern volatile __bit RXB0EID8 @ (((unsigned) &RXB0EIDH)*8) + 0;
[; ;pic18f458.h: 19325: extern volatile __bit RXB0EID9 @ (((unsigned) &RXB0EIDH)*8) + 1;
[; ;pic18f458.h: 19327: extern volatile __bit RXB0EXID @ (((unsigned) &RXB0SIDL)*8) + 3;
[; ;pic18f458.h: 19329: extern volatile __bit RXB0FILHIT0 @ (((unsigned) &RXB0CON)*8) + 0;
[; ;pic18f458.h: 19331: extern volatile __bit RXB0FILHIT1 @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f458.h: 19333: extern volatile __bit RXB0FILHIT2 @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f458.h: 19335: extern volatile __bit RXB0FILHIT3 @ (((unsigned) &RXB0CON)*8) + 3;
[; ;pic18f458.h: 19337: extern volatile __bit RXB0FUL @ (((unsigned) &RXB0CON)*8) + 7;
[; ;pic18f458.h: 19339: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f458.h: 19341: extern volatile __bit RXB0IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f458.h: 19343: extern volatile __bit RXB0IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f458.h: 19345: extern volatile __bit RXB0M0 @ (((unsigned) &RXB0CON)*8) + 5;
[; ;pic18f458.h: 19347: extern volatile __bit RXB0M1 @ (((unsigned) &RXB0CON)*8) + 6;
[; ;pic18f458.h: 19349: extern volatile __bit RXB0OVFL @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f458.h: 19351: extern volatile __bit RXB0RB0 @ (((unsigned) &RXB0DLC)*8) + 4;
[; ;pic18f458.h: 19353: extern volatile __bit RXB0RB1 @ (((unsigned) &RXB0DLC)*8) + 5;
[; ;pic18f458.h: 19355: extern volatile __bit RXB0RTR @ (((unsigned) &RXB0DLC)*8) + 6;
[; ;pic18f458.h: 19357: extern volatile __bit RXB0RTRR0 @ (((unsigned) &RXB0CON)*8) + 3;
[; ;pic18f458.h: 19359: extern volatile __bit RXB0RTRRO @ (((unsigned) &RXB0CON)*8) + 5;
[; ;pic18f458.h: 19361: extern volatile __bit RXB0SID0 @ (((unsigned) &RXB0SIDL)*8) + 5;
[; ;pic18f458.h: 19363: extern volatile __bit RXB0SID1 @ (((unsigned) &RXB0SIDL)*8) + 6;
[; ;pic18f458.h: 19365: extern volatile __bit RXB0SID10 @ (((unsigned) &RXB0SIDH)*8) + 7;
[; ;pic18f458.h: 19367: extern volatile __bit RXB0SID2 @ (((unsigned) &RXB0SIDL)*8) + 7;
[; ;pic18f458.h: 19369: extern volatile __bit RXB0SID3 @ (((unsigned) &RXB0SIDH)*8) + 0;
[; ;pic18f458.h: 19371: extern volatile __bit RXB0SID4 @ (((unsigned) &RXB0SIDH)*8) + 1;
[; ;pic18f458.h: 19373: extern volatile __bit RXB0SID5 @ (((unsigned) &RXB0SIDH)*8) + 2;
[; ;pic18f458.h: 19375: extern volatile __bit RXB0SID6 @ (((unsigned) &RXB0SIDH)*8) + 3;
[; ;pic18f458.h: 19377: extern volatile __bit RXB0SID7 @ (((unsigned) &RXB0SIDH)*8) + 4;
[; ;pic18f458.h: 19379: extern volatile __bit RXB0SID8 @ (((unsigned) &RXB0SIDH)*8) + 5;
[; ;pic18f458.h: 19381: extern volatile __bit RXB0SID9 @ (((unsigned) &RXB0SIDH)*8) + 6;
[; ;pic18f458.h: 19383: extern volatile __bit RXB0SRR @ (((unsigned) &RXB0SIDL)*8) + 4;
[; ;pic18f458.h: 19385: extern volatile __bit RXB1D00 @ (((unsigned) &RXB1D0)*8) + 0;
[; ;pic18f458.h: 19387: extern volatile __bit RXB1D01 @ (((unsigned) &RXB1D0)*8) + 1;
[; ;pic18f458.h: 19389: extern volatile __bit RXB1D02 @ (((unsigned) &RXB1D0)*8) + 2;
[; ;pic18f458.h: 19391: extern volatile __bit RXB1D03 @ (((unsigned) &RXB1D0)*8) + 3;
[; ;pic18f458.h: 19393: extern volatile __bit RXB1D04 @ (((unsigned) &RXB1D0)*8) + 4;
[; ;pic18f458.h: 19395: extern volatile __bit RXB1D05 @ (((unsigned) &RXB1D0)*8) + 5;
[; ;pic18f458.h: 19397: extern volatile __bit RXB1D06 @ (((unsigned) &RXB1D0)*8) + 6;
[; ;pic18f458.h: 19399: extern volatile __bit RXB1D07 @ (((unsigned) &RXB1D0)*8) + 7;
[; ;pic18f458.h: 19401: extern volatile __bit RXB1D10 @ (((unsigned) &RXB1D1)*8) + 0;
[; ;pic18f458.h: 19403: extern volatile __bit RXB1D11 @ (((unsigned) &RXB1D1)*8) + 1;
[; ;pic18f458.h: 19405: extern volatile __bit RXB1D12 @ (((unsigned) &RXB1D1)*8) + 2;
[; ;pic18f458.h: 19407: extern volatile __bit RXB1D13 @ (((unsigned) &RXB1D1)*8) + 3;
[; ;pic18f458.h: 19409: extern volatile __bit RXB1D14 @ (((unsigned) &RXB1D1)*8) + 4;
[; ;pic18f458.h: 19411: extern volatile __bit RXB1D15 @ (((unsigned) &RXB1D1)*8) + 5;
[; ;pic18f458.h: 19413: extern volatile __bit RXB1D16 @ (((unsigned) &RXB1D1)*8) + 6;
[; ;pic18f458.h: 19415: extern volatile __bit RXB1D17 @ (((unsigned) &RXB1D1)*8) + 7;
[; ;pic18f458.h: 19417: extern volatile __bit RXB1D20 @ (((unsigned) &RXB1D2)*8) + 0;
[; ;pic18f458.h: 19419: extern volatile __bit RXB1D21 @ (((unsigned) &RXB1D2)*8) + 1;
[; ;pic18f458.h: 19421: extern volatile __bit RXB1D22 @ (((unsigned) &RXB1D2)*8) + 2;
[; ;pic18f458.h: 19423: extern volatile __bit RXB1D23 @ (((unsigned) &RXB1D2)*8) + 3;
[; ;pic18f458.h: 19425: extern volatile __bit RXB1D24 @ (((unsigned) &RXB1D2)*8) + 4;
[; ;pic18f458.h: 19427: extern volatile __bit RXB1D25 @ (((unsigned) &RXB1D2)*8) + 5;
[; ;pic18f458.h: 19429: extern volatile __bit RXB1D26 @ (((unsigned) &RXB1D2)*8) + 6;
[; ;pic18f458.h: 19431: extern volatile __bit RXB1D27 @ (((unsigned) &RXB1D2)*8) + 7;
[; ;pic18f458.h: 19433: extern volatile __bit RXB1D30 @ (((unsigned) &RXB1D3)*8) + 0;
[; ;pic18f458.h: 19435: extern volatile __bit RXB1D31 @ (((unsigned) &RXB1D3)*8) + 1;
[; ;pic18f458.h: 19437: extern volatile __bit RXB1D32 @ (((unsigned) &RXB1D3)*8) + 2;
[; ;pic18f458.h: 19439: extern volatile __bit RXB1D33 @ (((unsigned) &RXB1D3)*8) + 3;
[; ;pic18f458.h: 19441: extern volatile __bit RXB1D34 @ (((unsigned) &RXB1D3)*8) + 4;
[; ;pic18f458.h: 19443: extern volatile __bit RXB1D35 @ (((unsigned) &RXB1D3)*8) + 5;
[; ;pic18f458.h: 19445: extern volatile __bit RXB1D36 @ (((unsigned) &RXB1D3)*8) + 6;
[; ;pic18f458.h: 19447: extern volatile __bit RXB1D37 @ (((unsigned) &RXB1D3)*8) + 7;
[; ;pic18f458.h: 19449: extern volatile __bit RXB1D40 @ (((unsigned) &RXB1D4)*8) + 0;
[; ;pic18f458.h: 19451: extern volatile __bit RXB1D41 @ (((unsigned) &RXB1D4)*8) + 1;
[; ;pic18f458.h: 19453: extern volatile __bit RXB1D42 @ (((unsigned) &RXB1D4)*8) + 2;
[; ;pic18f458.h: 19455: extern volatile __bit RXB1D43 @ (((unsigned) &RXB1D4)*8) + 3;
[; ;pic18f458.h: 19457: extern volatile __bit RXB1D44 @ (((unsigned) &RXB1D4)*8) + 4;
[; ;pic18f458.h: 19459: extern volatile __bit RXB1D45 @ (((unsigned) &RXB1D4)*8) + 5;
[; ;pic18f458.h: 19461: extern volatile __bit RXB1D46 @ (((unsigned) &RXB1D4)*8) + 6;
[; ;pic18f458.h: 19463: extern volatile __bit RXB1D47 @ (((unsigned) &RXB1D4)*8) + 7;
[; ;pic18f458.h: 19465: extern volatile __bit RXB1D50 @ (((unsigned) &RXB1D5)*8) + 0;
[; ;pic18f458.h: 19467: extern volatile __bit RXB1D51 @ (((unsigned) &RXB1D5)*8) + 1;
[; ;pic18f458.h: 19469: extern volatile __bit RXB1D52 @ (((unsigned) &RXB1D5)*8) + 2;
[; ;pic18f458.h: 19471: extern volatile __bit RXB1D53 @ (((unsigned) &RXB1D5)*8) + 3;
[; ;pic18f458.h: 19473: extern volatile __bit RXB1D54 @ (((unsigned) &RXB1D5)*8) + 4;
[; ;pic18f458.h: 19475: extern volatile __bit RXB1D55 @ (((unsigned) &RXB1D5)*8) + 5;
[; ;pic18f458.h: 19477: extern volatile __bit RXB1D56 @ (((unsigned) &RXB1D5)*8) + 6;
[; ;pic18f458.h: 19479: extern volatile __bit RXB1D57 @ (((unsigned) &RXB1D5)*8) + 7;
[; ;pic18f458.h: 19481: extern volatile __bit RXB1D60 @ (((unsigned) &RXB1D6)*8) + 0;
[; ;pic18f458.h: 19483: extern volatile __bit RXB1D61 @ (((unsigned) &RXB1D6)*8) + 1;
[; ;pic18f458.h: 19485: extern volatile __bit RXB1D62 @ (((unsigned) &RXB1D6)*8) + 2;
[; ;pic18f458.h: 19487: extern volatile __bit RXB1D63 @ (((unsigned) &RXB1D6)*8) + 3;
[; ;pic18f458.h: 19489: extern volatile __bit RXB1D64 @ (((unsigned) &RXB1D6)*8) + 4;
[; ;pic18f458.h: 19491: extern volatile __bit RXB1D65 @ (((unsigned) &RXB1D6)*8) + 5;
[; ;pic18f458.h: 19493: extern volatile __bit RXB1D66 @ (((unsigned) &RXB1D6)*8) + 6;
[; ;pic18f458.h: 19495: extern volatile __bit RXB1D67 @ (((unsigned) &RXB1D6)*8) + 7;
[; ;pic18f458.h: 19497: extern volatile __bit RXB1D70 @ (((unsigned) &RXB1D7)*8) + 0;
[; ;pic18f458.h: 19499: extern volatile __bit RXB1D71 @ (((unsigned) &RXB1D7)*8) + 1;
[; ;pic18f458.h: 19501: extern volatile __bit RXB1D72 @ (((unsigned) &RXB1D7)*8) + 2;
[; ;pic18f458.h: 19503: extern volatile __bit RXB1D73 @ (((unsigned) &RXB1D7)*8) + 3;
[; ;pic18f458.h: 19505: extern volatile __bit RXB1D74 @ (((unsigned) &RXB1D7)*8) + 4;
[; ;pic18f458.h: 19507: extern volatile __bit RXB1D75 @ (((unsigned) &RXB1D7)*8) + 5;
[; ;pic18f458.h: 19509: extern volatile __bit RXB1D76 @ (((unsigned) &RXB1D7)*8) + 6;
[; ;pic18f458.h: 19511: extern volatile __bit RXB1D77 @ (((unsigned) &RXB1D7)*8) + 7;
[; ;pic18f458.h: 19513: extern volatile __bit RXB1DLC0 @ (((unsigned) &RXB1DLC)*8) + 0;
[; ;pic18f458.h: 19515: extern volatile __bit RXB1DLC1 @ (((unsigned) &RXB1DLC)*8) + 1;
[; ;pic18f458.h: 19517: extern volatile __bit RXB1DLC2 @ (((unsigned) &RXB1DLC)*8) + 2;
[; ;pic18f458.h: 19519: extern volatile __bit RXB1DLC3 @ (((unsigned) &RXB1DLC)*8) + 3;
[; ;pic18f458.h: 19521: extern volatile __bit RXB1EID0 @ (((unsigned) &RXB1EIDL)*8) + 0;
[; ;pic18f458.h: 19523: extern volatile __bit RXB1EID1 @ (((unsigned) &RXB1EIDL)*8) + 1;
[; ;pic18f458.h: 19525: extern volatile __bit RXB1EID10 @ (((unsigned) &RXB1EIDH)*8) + 2;
[; ;pic18f458.h: 19527: extern volatile __bit RXB1EID11 @ (((unsigned) &RXB1EIDH)*8) + 3;
[; ;pic18f458.h: 19529: extern volatile __bit RXB1EID12 @ (((unsigned) &RXB1EIDH)*8) + 4;
[; ;pic18f458.h: 19531: extern volatile __bit RXB1EID13 @ (((unsigned) &RXB1EIDH)*8) + 5;
[; ;pic18f458.h: 19533: extern volatile __bit RXB1EID14 @ (((unsigned) &RXB1EIDH)*8) + 6;
[; ;pic18f458.h: 19535: extern volatile __bit RXB1EID15 @ (((unsigned) &RXB1EIDH)*8) + 7;
[; ;pic18f458.h: 19537: extern volatile __bit RXB1EID16 @ (((unsigned) &RXB1SIDL)*8) + 0;
[; ;pic18f458.h: 19539: extern volatile __bit RXB1EID17 @ (((unsigned) &RXB1SIDL)*8) + 1;
[; ;pic18f458.h: 19541: extern volatile __bit RXB1EID2 @ (((unsigned) &RXB1EIDL)*8) + 2;
[; ;pic18f458.h: 19543: extern volatile __bit RXB1EID3 @ (((unsigned) &RXB1EIDL)*8) + 3;
[; ;pic18f458.h: 19545: extern volatile __bit RXB1EID4 @ (((unsigned) &RXB1EIDL)*8) + 4;
[; ;pic18f458.h: 19547: extern volatile __bit RXB1EID5 @ (((unsigned) &RXB1EIDL)*8) + 5;
[; ;pic18f458.h: 19549: extern volatile __bit RXB1EID6 @ (((unsigned) &RXB1EIDL)*8) + 6;
[; ;pic18f458.h: 19551: extern volatile __bit RXB1EID7 @ (((unsigned) &RXB1EIDL)*8) + 7;
[; ;pic18f458.h: 19553: extern volatile __bit RXB1EID8 @ (((unsigned) &RXB1EIDH)*8) + 0;
[; ;pic18f458.h: 19555: extern volatile __bit RXB1EID9 @ (((unsigned) &RXB1EIDH)*8) + 1;
[; ;pic18f458.h: 19557: extern volatile __bit RXB1EXID @ (((unsigned) &RXB1SIDL)*8) + 3;
[; ;pic18f458.h: 19559: extern volatile __bit RXB1FILHIT0 @ (((unsigned) &RXB1CON)*8) + 0;
[; ;pic18f458.h: 19561: extern volatile __bit RXB1FILHIT1 @ (((unsigned) &RXB1CON)*8) + 1;
[; ;pic18f458.h: 19563: extern volatile __bit RXB1FILHIT2 @ (((unsigned) &RXB1CON)*8) + 2;
[; ;pic18f458.h: 19565: extern volatile __bit RXB1FILHIT3 @ (((unsigned) &RXB1CON)*8) + 3;
[; ;pic18f458.h: 19567: extern volatile __bit RXB1FUL @ (((unsigned) &RXB1CON)*8) + 7;
[; ;pic18f458.h: 19569: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f458.h: 19571: extern volatile __bit RXB1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f458.h: 19573: extern volatile __bit RXB1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f458.h: 19575: extern volatile __bit RXB1M0 @ (((unsigned) &RXB1CON)*8) + 5;
[; ;pic18f458.h: 19577: extern volatile __bit RXB1M1 @ (((unsigned) &RXB1CON)*8) + 6;
[; ;pic18f458.h: 19579: extern volatile __bit RXB1OVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f458.h: 19581: extern volatile __bit RXB1RB0 @ (((unsigned) &RXB1DLC)*8) + 4;
[; ;pic18f458.h: 19583: extern volatile __bit RXB1RB1 @ (((unsigned) &RXB1DLC)*8) + 5;
[; ;pic18f458.h: 19585: extern volatile __bit RXB1RTR @ (((unsigned) &RXB1DLC)*8) + 6;
[; ;pic18f458.h: 19587: extern volatile __bit RXB1RTRR0 @ (((unsigned) &RXB1CON)*8) + 3;
[; ;pic18f458.h: 19589: extern volatile __bit RXB1RTRRO @ (((unsigned) &RXB1CON)*8) + 5;
[; ;pic18f458.h: 19591: extern volatile __bit RXB1SID0 @ (((unsigned) &RXB1SIDL)*8) + 5;
[; ;pic18f458.h: 19593: extern volatile __bit RXB1SID1 @ (((unsigned) &RXB1SIDL)*8) + 6;
[; ;pic18f458.h: 19595: extern volatile __bit RXB1SID10 @ (((unsigned) &RXB1SIDH)*8) + 7;
[; ;pic18f458.h: 19597: extern volatile __bit RXB1SID2 @ (((unsigned) &RXB1SIDL)*8) + 7;
[; ;pic18f458.h: 19599: extern volatile __bit RXB1SID3 @ (((unsigned) &RXB1SIDH)*8) + 0;
[; ;pic18f458.h: 19601: extern volatile __bit RXB1SID4 @ (((unsigned) &RXB1SIDH)*8) + 1;
[; ;pic18f458.h: 19603: extern volatile __bit RXB1SID5 @ (((unsigned) &RXB1SIDH)*8) + 2;
[; ;pic18f458.h: 19605: extern volatile __bit RXB1SID6 @ (((unsigned) &RXB1SIDH)*8) + 3;
[; ;pic18f458.h: 19607: extern volatile __bit RXB1SID7 @ (((unsigned) &RXB1SIDH)*8) + 4;
[; ;pic18f458.h: 19609: extern volatile __bit RXB1SID8 @ (((unsigned) &RXB1SIDH)*8) + 5;
[; ;pic18f458.h: 19611: extern volatile __bit RXB1SID9 @ (((unsigned) &RXB1SIDH)*8) + 6;
[; ;pic18f458.h: 19613: extern volatile __bit RXB1SRR @ (((unsigned) &RXB1SIDL)*8) + 4;
[; ;pic18f458.h: 19615: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f458.h: 19617: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f458.h: 19619: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f458.h: 19621: extern volatile __bit RXBNOVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f458.h: 19623: extern volatile __bit RXBP @ (((unsigned) &COMSTAT)*8) + 3;
[; ;pic18f458.h: 19625: extern volatile __bit RXF0EID0 @ (((unsigned) &RXF0EIDL)*8) + 0;
[; ;pic18f458.h: 19627: extern volatile __bit RXF0EID1 @ (((unsigned) &RXF0EIDL)*8) + 1;
[; ;pic18f458.h: 19629: extern volatile __bit RXF0EID10 @ (((unsigned) &RXF0EIDH)*8) + 2;
[; ;pic18f458.h: 19631: extern volatile __bit RXF0EID11 @ (((unsigned) &RXF0EIDH)*8) + 3;
[; ;pic18f458.h: 19633: extern volatile __bit RXF0EID12 @ (((unsigned) &RXF0EIDH)*8) + 4;
[; ;pic18f458.h: 19635: extern volatile __bit RXF0EID13 @ (((unsigned) &RXF0EIDH)*8) + 5;
[; ;pic18f458.h: 19637: extern volatile __bit RXF0EID14 @ (((unsigned) &RXF0EIDH)*8) + 6;
[; ;pic18f458.h: 19639: extern volatile __bit RXF0EID15 @ (((unsigned) &RXF0EIDH)*8) + 7;
[; ;pic18f458.h: 19641: extern volatile __bit RXF0EID16 @ (((unsigned) &RXF0SIDL)*8) + 0;
[; ;pic18f458.h: 19643: extern volatile __bit RXF0EID17 @ (((unsigned) &RXF0SIDL)*8) + 1;
[; ;pic18f458.h: 19645: extern volatile __bit RXF0EID2 @ (((unsigned) &RXF0EIDL)*8) + 2;
[; ;pic18f458.h: 19647: extern volatile __bit RXF0EID3 @ (((unsigned) &RXF0EIDL)*8) + 3;
[; ;pic18f458.h: 19649: extern volatile __bit RXF0EID4 @ (((unsigned) &RXF0EIDL)*8) + 4;
[; ;pic18f458.h: 19651: extern volatile __bit RXF0EID5 @ (((unsigned) &RXF0EIDL)*8) + 5;
[; ;pic18f458.h: 19653: extern volatile __bit RXF0EID6 @ (((unsigned) &RXF0EIDL)*8) + 6;
[; ;pic18f458.h: 19655: extern volatile __bit RXF0EID7 @ (((unsigned) &RXF0EIDL)*8) + 7;
[; ;pic18f458.h: 19657: extern volatile __bit RXF0EID8 @ (((unsigned) &RXF0EIDH)*8) + 0;
[; ;pic18f458.h: 19659: extern volatile __bit RXF0EID9 @ (((unsigned) &RXF0EIDH)*8) + 1;
[; ;pic18f458.h: 19661: extern volatile __bit RXF0EXIDEN @ (((unsigned) &RXF0SIDL)*8) + 3;
[; ;pic18f458.h: 19663: extern volatile __bit RXF0SID0 @ (((unsigned) &RXF0SIDL)*8) + 5;
[; ;pic18f458.h: 19665: extern volatile __bit RXF0SID1 @ (((unsigned) &RXF0SIDL)*8) + 6;
[; ;pic18f458.h: 19667: extern volatile __bit RXF0SID10 @ (((unsigned) &RXF0SIDH)*8) + 7;
[; ;pic18f458.h: 19669: extern volatile __bit RXF0SID2 @ (((unsigned) &RXF0SIDL)*8) + 7;
[; ;pic18f458.h: 19671: extern volatile __bit RXF0SID3 @ (((unsigned) &RXF0SIDH)*8) + 0;
[; ;pic18f458.h: 19673: extern volatile __bit RXF0SID4 @ (((unsigned) &RXF0SIDH)*8) + 1;
[; ;pic18f458.h: 19675: extern volatile __bit RXF0SID5 @ (((unsigned) &RXF0SIDH)*8) + 2;
[; ;pic18f458.h: 19677: extern volatile __bit RXF0SID6 @ (((unsigned) &RXF0SIDH)*8) + 3;
[; ;pic18f458.h: 19679: extern volatile __bit RXF0SID7 @ (((unsigned) &RXF0SIDH)*8) + 4;
[; ;pic18f458.h: 19681: extern volatile __bit RXF0SID8 @ (((unsigned) &RXF0SIDH)*8) + 5;
[; ;pic18f458.h: 19683: extern volatile __bit RXF0SID9 @ (((unsigned) &RXF0SIDH)*8) + 6;
[; ;pic18f458.h: 19685: extern volatile __bit RXF1EID0 @ (((unsigned) &RXF1EIDL)*8) + 0;
[; ;pic18f458.h: 19687: extern volatile __bit RXF1EID1 @ (((unsigned) &RXF1EIDL)*8) + 1;
[; ;pic18f458.h: 19689: extern volatile __bit RXF1EID10 @ (((unsigned) &RXF1EIDH)*8) + 2;
[; ;pic18f458.h: 19691: extern volatile __bit RXF1EID11 @ (((unsigned) &RXF1EIDH)*8) + 3;
[; ;pic18f458.h: 19693: extern volatile __bit RXF1EID12 @ (((unsigned) &RXF1EIDH)*8) + 4;
[; ;pic18f458.h: 19695: extern volatile __bit RXF1EID13 @ (((unsigned) &RXF1EIDH)*8) + 5;
[; ;pic18f458.h: 19697: extern volatile __bit RXF1EID14 @ (((unsigned) &RXF1EIDH)*8) + 6;
[; ;pic18f458.h: 19699: extern volatile __bit RXF1EID15 @ (((unsigned) &RXF1EIDH)*8) + 7;
[; ;pic18f458.h: 19701: extern volatile __bit RXF1EID16 @ (((unsigned) &RXF1SIDL)*8) + 0;
[; ;pic18f458.h: 19703: extern volatile __bit RXF1EID17 @ (((unsigned) &RXF1SIDL)*8) + 1;
[; ;pic18f458.h: 19705: extern volatile __bit RXF1EID2 @ (((unsigned) &RXF1EIDL)*8) + 2;
[; ;pic18f458.h: 19707: extern volatile __bit RXF1EID3 @ (((unsigned) &RXF1EIDL)*8) + 3;
[; ;pic18f458.h: 19709: extern volatile __bit RXF1EID4 @ (((unsigned) &RXF1EIDL)*8) + 4;
[; ;pic18f458.h: 19711: extern volatile __bit RXF1EID5 @ (((unsigned) &RXF1EIDL)*8) + 5;
[; ;pic18f458.h: 19713: extern volatile __bit RXF1EID6 @ (((unsigned) &RXF1EIDL)*8) + 6;
[; ;pic18f458.h: 19715: extern volatile __bit RXF1EID7 @ (((unsigned) &RXF1EIDL)*8) + 7;
[; ;pic18f458.h: 19717: extern volatile __bit RXF1EID8 @ (((unsigned) &RXF1EIDH)*8) + 0;
[; ;pic18f458.h: 19719: extern volatile __bit RXF1EID9 @ (((unsigned) &RXF1EIDH)*8) + 1;
[; ;pic18f458.h: 19721: extern volatile __bit RXF1EXIDEN @ (((unsigned) &RXF1SIDL)*8) + 3;
[; ;pic18f458.h: 19723: extern volatile __bit RXF1SID0 @ (((unsigned) &RXF1SIDL)*8) + 5;
[; ;pic18f458.h: 19725: extern volatile __bit RXF1SID1 @ (((unsigned) &RXF1SIDL)*8) + 6;
[; ;pic18f458.h: 19727: extern volatile __bit RXF1SID10 @ (((unsigned) &RXF1SIDH)*8) + 7;
[; ;pic18f458.h: 19729: extern volatile __bit RXF1SID2 @ (((unsigned) &RXF1SIDL)*8) + 7;
[; ;pic18f458.h: 19731: extern volatile __bit RXF1SID3 @ (((unsigned) &RXF1SIDH)*8) + 0;
[; ;pic18f458.h: 19733: extern volatile __bit RXF1SID4 @ (((unsigned) &RXF1SIDH)*8) + 1;
[; ;pic18f458.h: 19735: extern volatile __bit RXF1SID5 @ (((unsigned) &RXF1SIDH)*8) + 2;
[; ;pic18f458.h: 19737: extern volatile __bit RXF1SID6 @ (((unsigned) &RXF1SIDH)*8) + 3;
[; ;pic18f458.h: 19739: extern volatile __bit RXF1SID7 @ (((unsigned) &RXF1SIDH)*8) + 4;
[; ;pic18f458.h: 19741: extern volatile __bit RXF1SID8 @ (((unsigned) &RXF1SIDH)*8) + 5;
[; ;pic18f458.h: 19743: extern volatile __bit RXF1SID9 @ (((unsigned) &RXF1SIDH)*8) + 6;
[; ;pic18f458.h: 19745: extern volatile __bit RXF2EID0 @ (((unsigned) &RXF2EIDL)*8) + 0;
[; ;pic18f458.h: 19747: extern volatile __bit RXF2EID1 @ (((unsigned) &RXF2EIDL)*8) + 1;
[; ;pic18f458.h: 19749: extern volatile __bit RXF2EID10 @ (((unsigned) &RXF2EIDH)*8) + 2;
[; ;pic18f458.h: 19751: extern volatile __bit RXF2EID11 @ (((unsigned) &RXF2EIDH)*8) + 3;
[; ;pic18f458.h: 19753: extern volatile __bit RXF2EID12 @ (((unsigned) &RXF2EIDH)*8) + 4;
[; ;pic18f458.h: 19755: extern volatile __bit RXF2EID13 @ (((unsigned) &RXF2EIDH)*8) + 5;
[; ;pic18f458.h: 19757: extern volatile __bit RXF2EID14 @ (((unsigned) &RXF2EIDH)*8) + 6;
[; ;pic18f458.h: 19759: extern volatile __bit RXF2EID15 @ (((unsigned) &RXF2EIDH)*8) + 7;
[; ;pic18f458.h: 19761: extern volatile __bit RXF2EID16 @ (((unsigned) &RXF2SIDL)*8) + 0;
[; ;pic18f458.h: 19763: extern volatile __bit RXF2EID17 @ (((unsigned) &RXF2SIDL)*8) + 1;
[; ;pic18f458.h: 19765: extern volatile __bit RXF2EID2 @ (((unsigned) &RXF2EIDL)*8) + 2;
[; ;pic18f458.h: 19767: extern volatile __bit RXF2EID3 @ (((unsigned) &RXF2EIDL)*8) + 3;
[; ;pic18f458.h: 19769: extern volatile __bit RXF2EID4 @ (((unsigned) &RXF2EIDL)*8) + 4;
[; ;pic18f458.h: 19771: extern volatile __bit RXF2EID5 @ (((unsigned) &RXF2EIDL)*8) + 5;
[; ;pic18f458.h: 19773: extern volatile __bit RXF2EID6 @ (((unsigned) &RXF2EIDL)*8) + 6;
[; ;pic18f458.h: 19775: extern volatile __bit RXF2EID7 @ (((unsigned) &RXF2EIDL)*8) + 7;
[; ;pic18f458.h: 19777: extern volatile __bit RXF2EID8 @ (((unsigned) &RXF2EIDH)*8) + 0;
[; ;pic18f458.h: 19779: extern volatile __bit RXF2EID9 @ (((unsigned) &RXF2EIDH)*8) + 1;
[; ;pic18f458.h: 19781: extern volatile __bit RXF2EXIDEN @ (((unsigned) &RXF2SIDL)*8) + 3;
[; ;pic18f458.h: 19783: extern volatile __bit RXF2SID0 @ (((unsigned) &RXF2SIDL)*8) + 5;
[; ;pic18f458.h: 19785: extern volatile __bit RXF2SID1 @ (((unsigned) &RXF2SIDL)*8) + 6;
[; ;pic18f458.h: 19787: extern volatile __bit RXF2SID10 @ (((unsigned) &RXF2SIDH)*8) + 7;
[; ;pic18f458.h: 19789: extern volatile __bit RXF2SID2 @ (((unsigned) &RXF2SIDL)*8) + 7;
[; ;pic18f458.h: 19791: extern volatile __bit RXF2SID3 @ (((unsigned) &RXF2SIDH)*8) + 0;
[; ;pic18f458.h: 19793: extern volatile __bit RXF2SID4 @ (((unsigned) &RXF2SIDH)*8) + 1;
[; ;pic18f458.h: 19795: extern volatile __bit RXF2SID5 @ (((unsigned) &RXF2SIDH)*8) + 2;
[; ;pic18f458.h: 19797: extern volatile __bit RXF2SID6 @ (((unsigned) &RXF2SIDH)*8) + 3;
[; ;pic18f458.h: 19799: extern volatile __bit RXF2SID7 @ (((unsigned) &RXF2SIDH)*8) + 4;
[; ;pic18f458.h: 19801: extern volatile __bit RXF2SID8 @ (((unsigned) &RXF2SIDH)*8) + 5;
[; ;pic18f458.h: 19803: extern volatile __bit RXF2SID9 @ (((unsigned) &RXF2SIDH)*8) + 6;
[; ;pic18f458.h: 19805: extern volatile __bit RXF3EID0 @ (((unsigned) &RXF3EIDL)*8) + 0;
[; ;pic18f458.h: 19807: extern volatile __bit RXF3EID1 @ (((unsigned) &RXF3EIDL)*8) + 1;
[; ;pic18f458.h: 19809: extern volatile __bit RXF3EID10 @ (((unsigned) &RXF3EIDH)*8) + 2;
[; ;pic18f458.h: 19811: extern volatile __bit RXF3EID11 @ (((unsigned) &RXF3EIDH)*8) + 3;
[; ;pic18f458.h: 19813: extern volatile __bit RXF3EID12 @ (((unsigned) &RXF3EIDH)*8) + 4;
[; ;pic18f458.h: 19815: extern volatile __bit RXF3EID13 @ (((unsigned) &RXF3EIDH)*8) + 5;
[; ;pic18f458.h: 19817: extern volatile __bit RXF3EID14 @ (((unsigned) &RXF3EIDH)*8) + 6;
[; ;pic18f458.h: 19819: extern volatile __bit RXF3EID15 @ (((unsigned) &RXF3EIDH)*8) + 7;
[; ;pic18f458.h: 19821: extern volatile __bit RXF3EID16 @ (((unsigned) &RXF3SIDL)*8) + 0;
[; ;pic18f458.h: 19823: extern volatile __bit RXF3EID17 @ (((unsigned) &RXF3SIDL)*8) + 1;
[; ;pic18f458.h: 19825: extern volatile __bit RXF3EID2 @ (((unsigned) &RXF3EIDL)*8) + 2;
[; ;pic18f458.h: 19827: extern volatile __bit RXF3EID3 @ (((unsigned) &RXF3EIDL)*8) + 3;
[; ;pic18f458.h: 19829: extern volatile __bit RXF3EID4 @ (((unsigned) &RXF3EIDL)*8) + 4;
[; ;pic18f458.h: 19831: extern volatile __bit RXF3EID5 @ (((unsigned) &RXF3EIDL)*8) + 5;
[; ;pic18f458.h: 19833: extern volatile __bit RXF3EID6 @ (((unsigned) &RXF3EIDL)*8) + 6;
[; ;pic18f458.h: 19835: extern volatile __bit RXF3EID7 @ (((unsigned) &RXF3EIDL)*8) + 7;
[; ;pic18f458.h: 19837: extern volatile __bit RXF3EID8 @ (((unsigned) &RXF3EIDH)*8) + 0;
[; ;pic18f458.h: 19839: extern volatile __bit RXF3EID9 @ (((unsigned) &RXF3EIDH)*8) + 1;
[; ;pic18f458.h: 19841: extern volatile __bit RXF3EXIDEN @ (((unsigned) &RXF3SIDL)*8) + 3;
[; ;pic18f458.h: 19843: extern volatile __bit RXF3SID0 @ (((unsigned) &RXF3SIDL)*8) + 5;
[; ;pic18f458.h: 19845: extern volatile __bit RXF3SID1 @ (((unsigned) &RXF3SIDL)*8) + 6;
[; ;pic18f458.h: 19847: extern volatile __bit RXF3SID10 @ (((unsigned) &RXF3SIDH)*8) + 7;
[; ;pic18f458.h: 19849: extern volatile __bit RXF3SID2 @ (((unsigned) &RXF3SIDL)*8) + 7;
[; ;pic18f458.h: 19851: extern volatile __bit RXF3SID3 @ (((unsigned) &RXF3SIDH)*8) + 0;
[; ;pic18f458.h: 19853: extern volatile __bit RXF3SID4 @ (((unsigned) &RXF3SIDH)*8) + 1;
[; ;pic18f458.h: 19855: extern volatile __bit RXF3SID5 @ (((unsigned) &RXF3SIDH)*8) + 2;
[; ;pic18f458.h: 19857: extern volatile __bit RXF3SID6 @ (((unsigned) &RXF3SIDH)*8) + 3;
[; ;pic18f458.h: 19859: extern volatile __bit RXF3SID7 @ (((unsigned) &RXF3SIDH)*8) + 4;
[; ;pic18f458.h: 19861: extern volatile __bit RXF3SID8 @ (((unsigned) &RXF3SIDH)*8) + 5;
[; ;pic18f458.h: 19863: extern volatile __bit RXF3SID9 @ (((unsigned) &RXF3SIDH)*8) + 6;
[; ;pic18f458.h: 19865: extern volatile __bit RXF4EID0 @ (((unsigned) &RXF4EIDL)*8) + 0;
[; ;pic18f458.h: 19867: extern volatile __bit RXF4EID1 @ (((unsigned) &RXF4EIDL)*8) + 1;
[; ;pic18f458.h: 19869: extern volatile __bit RXF4EID10 @ (((unsigned) &RXF4EIDH)*8) + 2;
[; ;pic18f458.h: 19871: extern volatile __bit RXF4EID11 @ (((unsigned) &RXF4EIDH)*8) + 3;
[; ;pic18f458.h: 19873: extern volatile __bit RXF4EID12 @ (((unsigned) &RXF4EIDH)*8) + 4;
[; ;pic18f458.h: 19875: extern volatile __bit RXF4EID13 @ (((unsigned) &RXF4EIDH)*8) + 5;
[; ;pic18f458.h: 19877: extern volatile __bit RXF4EID14 @ (((unsigned) &RXF4EIDH)*8) + 6;
[; ;pic18f458.h: 19879: extern volatile __bit RXF4EID15 @ (((unsigned) &RXF4EIDH)*8) + 7;
[; ;pic18f458.h: 19881: extern volatile __bit RXF4EID16 @ (((unsigned) &RXF4SIDL)*8) + 0;
[; ;pic18f458.h: 19883: extern volatile __bit RXF4EID17 @ (((unsigned) &RXF4SIDL)*8) + 1;
[; ;pic18f458.h: 19885: extern volatile __bit RXF4EID2 @ (((unsigned) &RXF4EIDL)*8) + 2;
[; ;pic18f458.h: 19887: extern volatile __bit RXF4EID3 @ (((unsigned) &RXF4EIDL)*8) + 3;
[; ;pic18f458.h: 19889: extern volatile __bit RXF4EID4 @ (((unsigned) &RXF4EIDL)*8) + 4;
[; ;pic18f458.h: 19891: extern volatile __bit RXF4EID5 @ (((unsigned) &RXF4EIDL)*8) + 5;
[; ;pic18f458.h: 19893: extern volatile __bit RXF4EID6 @ (((unsigned) &RXF4EIDL)*8) + 6;
[; ;pic18f458.h: 19895: extern volatile __bit RXF4EID7 @ (((unsigned) &RXF4EIDL)*8) + 7;
[; ;pic18f458.h: 19897: extern volatile __bit RXF4EID8 @ (((unsigned) &RXF4EIDH)*8) + 0;
[; ;pic18f458.h: 19899: extern volatile __bit RXF4EID9 @ (((unsigned) &RXF4EIDH)*8) + 1;
[; ;pic18f458.h: 19901: extern volatile __bit RXF4EXIDEN @ (((unsigned) &RXF4SIDL)*8) + 3;
[; ;pic18f458.h: 19903: extern volatile __bit RXF4SID0 @ (((unsigned) &RXF4SIDL)*8) + 5;
[; ;pic18f458.h: 19905: extern volatile __bit RXF4SID1 @ (((unsigned) &RXF4SIDL)*8) + 6;
[; ;pic18f458.h: 19907: extern volatile __bit RXF4SID10 @ (((unsigned) &RXF4SIDH)*8) + 7;
[; ;pic18f458.h: 19909: extern volatile __bit RXF4SID2 @ (((unsigned) &RXF4SIDL)*8) + 7;
[; ;pic18f458.h: 19911: extern volatile __bit RXF4SID3 @ (((unsigned) &RXF4SIDH)*8) + 0;
[; ;pic18f458.h: 19913: extern volatile __bit RXF4SID4 @ (((unsigned) &RXF4SIDH)*8) + 1;
[; ;pic18f458.h: 19915: extern volatile __bit RXF4SID5 @ (((unsigned) &RXF4SIDH)*8) + 2;
[; ;pic18f458.h: 19917: extern volatile __bit RXF4SID6 @ (((unsigned) &RXF4SIDH)*8) + 3;
[; ;pic18f458.h: 19919: extern volatile __bit RXF4SID7 @ (((unsigned) &RXF4SIDH)*8) + 4;
[; ;pic18f458.h: 19921: extern volatile __bit RXF4SID8 @ (((unsigned) &RXF4SIDH)*8) + 5;
[; ;pic18f458.h: 19923: extern volatile __bit RXF4SID9 @ (((unsigned) &RXF4SIDH)*8) + 6;
[; ;pic18f458.h: 19925: extern volatile __bit RXF5EID0 @ (((unsigned) &RXF5EIDL)*8) + 0;
[; ;pic18f458.h: 19927: extern volatile __bit RXF5EID1 @ (((unsigned) &RXF5EIDL)*8) + 1;
[; ;pic18f458.h: 19929: extern volatile __bit RXF5EID10 @ (((unsigned) &RXF5EIDH)*8) + 2;
[; ;pic18f458.h: 19931: extern volatile __bit RXF5EID11 @ (((unsigned) &RXF5EIDH)*8) + 3;
[; ;pic18f458.h: 19933: extern volatile __bit RXF5EID12 @ (((unsigned) &RXF5EIDH)*8) + 4;
[; ;pic18f458.h: 19935: extern volatile __bit RXF5EID13 @ (((unsigned) &RXF5EIDH)*8) + 5;
[; ;pic18f458.h: 19937: extern volatile __bit RXF5EID14 @ (((unsigned) &RXF5EIDH)*8) + 6;
[; ;pic18f458.h: 19939: extern volatile __bit RXF5EID15 @ (((unsigned) &RXF5EIDH)*8) + 7;
[; ;pic18f458.h: 19941: extern volatile __bit RXF5EID16 @ (((unsigned) &RXF5SIDL)*8) + 0;
[; ;pic18f458.h: 19943: extern volatile __bit RXF5EID17 @ (((unsigned) &RXF5SIDL)*8) + 1;
[; ;pic18f458.h: 19945: extern volatile __bit RXF5EID2 @ (((unsigned) &RXF5EIDL)*8) + 2;
[; ;pic18f458.h: 19947: extern volatile __bit RXF5EID3 @ (((unsigned) &RXF5EIDL)*8) + 3;
[; ;pic18f458.h: 19949: extern volatile __bit RXF5EID4 @ (((unsigned) &RXF5EIDL)*8) + 4;
[; ;pic18f458.h: 19951: extern volatile __bit RXF5EID5 @ (((unsigned) &RXF5EIDL)*8) + 5;
[; ;pic18f458.h: 19953: extern volatile __bit RXF5EID6 @ (((unsigned) &RXF5EIDL)*8) + 6;
[; ;pic18f458.h: 19955: extern volatile __bit RXF5EID7 @ (((unsigned) &RXF5EIDL)*8) + 7;
[; ;pic18f458.h: 19957: extern volatile __bit RXF5EID8 @ (((unsigned) &RXF5EIDH)*8) + 0;
[; ;pic18f458.h: 19959: extern volatile __bit RXF5EID9 @ (((unsigned) &RXF5EIDH)*8) + 1;
[; ;pic18f458.h: 19961: extern volatile __bit RXF5EXIDEN @ (((unsigned) &RXF5SIDL)*8) + 3;
[; ;pic18f458.h: 19963: extern volatile __bit RXF5SID0 @ (((unsigned) &RXF5SIDL)*8) + 5;
[; ;pic18f458.h: 19965: extern volatile __bit RXF5SID1 @ (((unsigned) &RXF5SIDL)*8) + 6;
[; ;pic18f458.h: 19967: extern volatile __bit RXF5SID10 @ (((unsigned) &RXF5SIDH)*8) + 7;
[; ;pic18f458.h: 19969: extern volatile __bit RXF5SID2 @ (((unsigned) &RXF5SIDL)*8) + 7;
[; ;pic18f458.h: 19971: extern volatile __bit RXF5SID3 @ (((unsigned) &RXF5SIDH)*8) + 0;
[; ;pic18f458.h: 19973: extern volatile __bit RXF5SID4 @ (((unsigned) &RXF5SIDH)*8) + 1;
[; ;pic18f458.h: 19975: extern volatile __bit RXF5SID5 @ (((unsigned) &RXF5SIDH)*8) + 2;
[; ;pic18f458.h: 19977: extern volatile __bit RXF5SID6 @ (((unsigned) &RXF5SIDH)*8) + 3;
[; ;pic18f458.h: 19979: extern volatile __bit RXF5SID7 @ (((unsigned) &RXF5SIDH)*8) + 4;
[; ;pic18f458.h: 19981: extern volatile __bit RXF5SID8 @ (((unsigned) &RXF5SIDH)*8) + 5;
[; ;pic18f458.h: 19983: extern volatile __bit RXF5SID9 @ (((unsigned) &RXF5SIDH)*8) + 6;
[; ;pic18f458.h: 19985: extern volatile __bit RXM0EID0 @ (((unsigned) &RXM0EIDL)*8) + 0;
[; ;pic18f458.h: 19987: extern volatile __bit RXM0EID1 @ (((unsigned) &RXM0EIDL)*8) + 1;
[; ;pic18f458.h: 19989: extern volatile __bit RXM0EID10 @ (((unsigned) &RXM0EIDH)*8) + 2;
[; ;pic18f458.h: 19991: extern volatile __bit RXM0EID11 @ (((unsigned) &RXM0EIDH)*8) + 3;
[; ;pic18f458.h: 19993: extern volatile __bit RXM0EID12 @ (((unsigned) &RXM0EIDH)*8) + 4;
[; ;pic18f458.h: 19995: extern volatile __bit RXM0EID13 @ (((unsigned) &RXM0EIDH)*8) + 5;
[; ;pic18f458.h: 19997: extern volatile __bit RXM0EID14 @ (((unsigned) &RXM0EIDH)*8) + 6;
[; ;pic18f458.h: 19999: extern volatile __bit RXM0EID15 @ (((unsigned) &RXM0EIDH)*8) + 7;
[; ;pic18f458.h: 20001: extern volatile __bit RXM0EID16 @ (((unsigned) &RXM0SIDL)*8) + 0;
[; ;pic18f458.h: 20003: extern volatile __bit RXM0EID17 @ (((unsigned) &RXM0SIDL)*8) + 1;
[; ;pic18f458.h: 20005: extern volatile __bit RXM0EID2 @ (((unsigned) &RXM0EIDL)*8) + 2;
[; ;pic18f458.h: 20007: extern volatile __bit RXM0EID3 @ (((unsigned) &RXM0EIDL)*8) + 3;
[; ;pic18f458.h: 20009: extern volatile __bit RXM0EID4 @ (((unsigned) &RXM0EIDL)*8) + 4;
[; ;pic18f458.h: 20011: extern volatile __bit RXM0EID5 @ (((unsigned) &RXM0EIDL)*8) + 5;
[; ;pic18f458.h: 20013: extern volatile __bit RXM0EID6 @ (((unsigned) &RXM0EIDL)*8) + 6;
[; ;pic18f458.h: 20015: extern volatile __bit RXM0EID7 @ (((unsigned) &RXM0EIDL)*8) + 7;
[; ;pic18f458.h: 20017: extern volatile __bit RXM0EID8 @ (((unsigned) &RXM0EIDH)*8) + 0;
[; ;pic18f458.h: 20019: extern volatile __bit RXM0EID9 @ (((unsigned) &RXM0EIDH)*8) + 1;
[; ;pic18f458.h: 20021: extern volatile __bit RXM0SID0 @ (((unsigned) &RXM0SIDL)*8) + 5;
[; ;pic18f458.h: 20023: extern volatile __bit RXM0SID1 @ (((unsigned) &RXM0SIDL)*8) + 6;
[; ;pic18f458.h: 20025: extern volatile __bit RXM0SID10 @ (((unsigned) &RXM0SIDH)*8) + 7;
[; ;pic18f458.h: 20027: extern volatile __bit RXM0SID2 @ (((unsigned) &RXM0SIDL)*8) + 7;
[; ;pic18f458.h: 20029: extern volatile __bit RXM0SID3 @ (((unsigned) &RXM0SIDH)*8) + 0;
[; ;pic18f458.h: 20031: extern volatile __bit RXM0SID4 @ (((unsigned) &RXM0SIDH)*8) + 1;
[; ;pic18f458.h: 20033: extern volatile __bit RXM0SID5 @ (((unsigned) &RXM0SIDH)*8) + 2;
[; ;pic18f458.h: 20035: extern volatile __bit RXM0SID6 @ (((unsigned) &RXM0SIDH)*8) + 3;
[; ;pic18f458.h: 20037: extern volatile __bit RXM0SID7 @ (((unsigned) &RXM0SIDH)*8) + 4;
[; ;pic18f458.h: 20039: extern volatile __bit RXM0SID8 @ (((unsigned) &RXM0SIDH)*8) + 5;
[; ;pic18f458.h: 20041: extern volatile __bit RXM0SID9 @ (((unsigned) &RXM0SIDH)*8) + 6;
[; ;pic18f458.h: 20043: extern volatile __bit RXM1EID0 @ (((unsigned) &RXM1EIDL)*8) + 0;
[; ;pic18f458.h: 20045: extern volatile __bit RXM1EID1 @ (((unsigned) &RXM1EIDL)*8) + 1;
[; ;pic18f458.h: 20047: extern volatile __bit RXM1EID10 @ (((unsigned) &RXM1EIDH)*8) + 2;
[; ;pic18f458.h: 20049: extern volatile __bit RXM1EID11 @ (((unsigned) &RXM1EIDH)*8) + 3;
[; ;pic18f458.h: 20051: extern volatile __bit RXM1EID12 @ (((unsigned) &RXM1EIDH)*8) + 4;
[; ;pic18f458.h: 20053: extern volatile __bit RXM1EID13 @ (((unsigned) &RXM1EIDH)*8) + 5;
[; ;pic18f458.h: 20055: extern volatile __bit RXM1EID14 @ (((unsigned) &RXM1EIDH)*8) + 6;
[; ;pic18f458.h: 20057: extern volatile __bit RXM1EID15 @ (((unsigned) &RXM1EIDH)*8) + 7;
[; ;pic18f458.h: 20059: extern volatile __bit RXM1EID16 @ (((unsigned) &RXM1SIDL)*8) + 0;
[; ;pic18f458.h: 20061: extern volatile __bit RXM1EID17 @ (((unsigned) &RXM1SIDL)*8) + 1;
[; ;pic18f458.h: 20063: extern volatile __bit RXM1EID2 @ (((unsigned) &RXM1EIDL)*8) + 2;
[; ;pic18f458.h: 20065: extern volatile __bit RXM1EID3 @ (((unsigned) &RXM1EIDL)*8) + 3;
[; ;pic18f458.h: 20067: extern volatile __bit RXM1EID4 @ (((unsigned) &RXM1EIDL)*8) + 4;
[; ;pic18f458.h: 20069: extern volatile __bit RXM1EID5 @ (((unsigned) &RXM1EIDL)*8) + 5;
[; ;pic18f458.h: 20071: extern volatile __bit RXM1EID6 @ (((unsigned) &RXM1EIDL)*8) + 6;
[; ;pic18f458.h: 20073: extern volatile __bit RXM1EID7 @ (((unsigned) &RXM1EIDL)*8) + 7;
[; ;pic18f458.h: 20075: extern volatile __bit RXM1EID8 @ (((unsigned) &RXM1EIDH)*8) + 0;
[; ;pic18f458.h: 20077: extern volatile __bit RXM1EID9 @ (((unsigned) &RXM1EIDH)*8) + 1;
[; ;pic18f458.h: 20079: extern volatile __bit RXM1SID0 @ (((unsigned) &RXM1SIDL)*8) + 5;
[; ;pic18f458.h: 20081: extern volatile __bit RXM1SID1 @ (((unsigned) &RXM1SIDL)*8) + 6;
[; ;pic18f458.h: 20083: extern volatile __bit RXM1SID10 @ (((unsigned) &RXM1SIDH)*8) + 7;
[; ;pic18f458.h: 20085: extern volatile __bit RXM1SID2 @ (((unsigned) &RXM1SIDL)*8) + 7;
[; ;pic18f458.h: 20087: extern volatile __bit RXM1SID3 @ (((unsigned) &RXM1SIDH)*8) + 0;
[; ;pic18f458.h: 20089: extern volatile __bit RXM1SID4 @ (((unsigned) &RXM1SIDH)*8) + 1;
[; ;pic18f458.h: 20091: extern volatile __bit RXM1SID5 @ (((unsigned) &RXM1SIDH)*8) + 2;
[; ;pic18f458.h: 20093: extern volatile __bit RXM1SID6 @ (((unsigned) &RXM1SIDH)*8) + 3;
[; ;pic18f458.h: 20095: extern volatile __bit RXM1SID7 @ (((unsigned) &RXM1SIDH)*8) + 4;
[; ;pic18f458.h: 20097: extern volatile __bit RXM1SID8 @ (((unsigned) &RXM1SIDH)*8) + 5;
[; ;pic18f458.h: 20099: extern volatile __bit RXM1SID9 @ (((unsigned) &RXM1SIDH)*8) + 6;
[; ;pic18f458.h: 20101: extern volatile __bit RXWARN @ (((unsigned) &COMSTAT)*8) + 1;
[; ;pic18f458.h: 20103: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 20105: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 20107: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 20109: extern volatile __bit SAM @ (((unsigned) &BRGCON2)*8) + 6;
[; ;pic18f458.h: 20111: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f458.h: 20113: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f458.h: 20115: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f458.h: 20117: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f458.h: 20119: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f458.h: 20121: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f458.h: 20123: extern volatile __bit SEG1PH0 @ (((unsigned) &BRGCON2)*8) + 3;
[; ;pic18f458.h: 20125: extern volatile __bit SEG1PH1 @ (((unsigned) &BRGCON2)*8) + 4;
[; ;pic18f458.h: 20127: extern volatile __bit SEG1PH2 @ (((unsigned) &BRGCON2)*8) + 5;
[; ;pic18f458.h: 20129: extern volatile __bit SEG2PH0 @ (((unsigned) &BRGCON3)*8) + 0;
[; ;pic18f458.h: 20131: extern volatile __bit SEG2PH1 @ (((unsigned) &BRGCON3)*8) + 1;
[; ;pic18f458.h: 20133: extern volatile __bit SEG2PH2 @ (((unsigned) &BRGCON3)*8) + 2;
[; ;pic18f458.h: 20135: extern volatile __bit SEG2PHT @ (((unsigned) &BRGCON2)*8) + 7;
[; ;pic18f458.h: 20137: extern volatile __bit SEG2PHTS @ (((unsigned) &BRGCON2)*8) + 7;
[; ;pic18f458.h: 20139: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f458.h: 20141: extern volatile __bit SJW0 @ (((unsigned) &BRGCON1)*8) + 6;
[; ;pic18f458.h: 20143: extern volatile __bit SJW1 @ (((unsigned) &BRGCON1)*8) + 7;
[; ;pic18f458.h: 20145: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f458.h: 20147: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f458.h: 20149: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f458.h: 20151: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f458.h: 20153: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f458.h: 20155: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f458.h: 20157: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f458.h: 20159: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f458.h: 20161: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f458.h: 20163: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f458.h: 20165: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f458.h: 20167: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f458.h: 20169: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f458.h: 20171: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f458.h: 20173: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f458.h: 20175: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f458.h: 20177: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f458.h: 20179: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f458.h: 20181: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f458.h: 20183: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f458.h: 20185: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f458.h: 20187: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f458.h: 20189: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f458.h: 20191: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f458.h: 20193: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f458.h: 20195: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f458.h: 20197: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f458.h: 20199: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f458.h: 20201: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f458.h: 20203: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f458.h: 20205: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f458.h: 20207: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f458.h: 20209: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f458.h: 20211: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f458.h: 20213: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f458.h: 20215: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f458.h: 20217: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f458.h: 20219: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f458.h: 20221: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f458.h: 20223: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f458.h: 20225: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f458.h: 20227: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f458.h: 20229: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f458.h: 20231: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f458.h: 20233: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f458.h: 20235: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f458.h: 20237: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f458.h: 20239: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f458.h: 20241: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f458.h: 20243: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f458.h: 20245: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f458.h: 20247: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f458.h: 20249: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f458.h: 20251: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f458.h: 20253: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f458.h: 20255: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f458.h: 20257: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f458.h: 20259: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f458.h: 20261: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f458.h: 20263: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f458.h: 20265: extern volatile __bit T3ECCP1 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f458.h: 20267: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f458.h: 20269: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f458.h: 20271: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f458.h: 20273: extern volatile __bit TBB1D23 @ (((unsigned) &TXB1D2)*8) + 3;
[; ;pic18f458.h: 20275: extern volatile __bit TEC0 @ (((unsigned) &TXERRCNT)*8) + 0;
[; ;pic18f458.h: 20277: extern volatile __bit TEC1 @ (((unsigned) &TXERRCNT)*8) + 1;
[; ;pic18f458.h: 20279: extern volatile __bit TEC2 @ (((unsigned) &TXERRCNT)*8) + 2;
[; ;pic18f458.h: 20281: extern volatile __bit TEC3 @ (((unsigned) &TXERRCNT)*8) + 3;
[; ;pic18f458.h: 20283: extern volatile __bit TEC4 @ (((unsigned) &TXERRCNT)*8) + 4;
[; ;pic18f458.h: 20285: extern volatile __bit TEC5 @ (((unsigned) &TXERRCNT)*8) + 5;
[; ;pic18f458.h: 20287: extern volatile __bit TEC6 @ (((unsigned) &TXERRCNT)*8) + 6;
[; ;pic18f458.h: 20289: extern volatile __bit TEC7 @ (((unsigned) &TXERRCNT)*8) + 7;
[; ;pic18f458.h: 20291: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f458.h: 20293: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f458.h: 20295: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f458.h: 20297: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f458.h: 20299: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f458.h: 20301: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f458.h: 20303: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f458.h: 20305: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f458.h: 20307: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f458.h: 20309: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f458.h: 20311: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f458.h: 20313: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f458.h: 20315: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f458.h: 20317: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f458.h: 20319: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f458.h: 20321: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f458.h: 20323: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f458.h: 20325: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f458.h: 20327: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f458.h: 20329: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f458.h: 20331: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f458.h: 20333: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f458.h: 20335: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f458.h: 20337: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f458.h: 20339: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f458.h: 20341: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f458.h: 20343: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f458.h: 20345: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f458.h: 20347: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f458.h: 20349: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f458.h: 20351: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f458.h: 20353: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f458.h: 20355: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f458.h: 20357: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f458.h: 20359: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f458.h: 20361: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f458.h: 20363: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f458.h: 20365: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f458.h: 20367: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f458.h: 20369: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f458.h: 20371: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f458.h: 20373: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f458.h: 20375: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f458.h: 20377: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f458.h: 20379: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f458.h: 20381: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f458.h: 20383: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f458.h: 20385: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f458.h: 20387: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f458.h: 20389: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f458.h: 20391: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f458.h: 20393: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f458.h: 20395: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f458.h: 20397: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f458.h: 20399: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f458.h: 20401: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f458.h: 20403: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f458.h: 20405: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f458.h: 20407: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f458.h: 20409: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f458.h: 20411: extern volatile __bit TX0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f458.h: 20413: extern volatile __bit TX0IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f458.h: 20415: extern volatile __bit __attribute__((__deprecated__)) TX1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f458.h: 20417: extern volatile __bit __attribute__((__deprecated__)) TX1IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f458.h: 20419: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f458.h: 20421: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f458.h: 20423: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f458.h: 20425: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f458.h: 20427: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f458.h: 20429: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f458.h: 20431: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f458.h: 20433: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f458.h: 20435: extern volatile __bit TXB0ABT @ (((unsigned) &TXB0CON)*8) + 6;
[; ;pic18f458.h: 20437: extern volatile __bit TXB0D00 @ (((unsigned) &TXB0D0)*8) + 0;
[; ;pic18f458.h: 20439: extern volatile __bit TXB0D01 @ (((unsigned) &TXB0D0)*8) + 1;
[; ;pic18f458.h: 20441: extern volatile __bit TXB0D02 @ (((unsigned) &TXB0D0)*8) + 2;
[; ;pic18f458.h: 20443: extern volatile __bit TXB0D03 @ (((unsigned) &TXB0D0)*8) + 3;
[; ;pic18f458.h: 20445: extern volatile __bit TXB0D04 @ (((unsigned) &TXB0D0)*8) + 4;
[; ;pic18f458.h: 20447: extern volatile __bit TXB0D05 @ (((unsigned) &TXB0D0)*8) + 5;
[; ;pic18f458.h: 20449: extern volatile __bit TXB0D06 @ (((unsigned) &TXB0D0)*8) + 6;
[; ;pic18f458.h: 20451: extern volatile __bit TXB0D07 @ (((unsigned) &TXB0D0)*8) + 7;
[; ;pic18f458.h: 20453: extern volatile __bit TXB0D10 @ (((unsigned) &TXB0D1)*8) + 0;
[; ;pic18f458.h: 20455: extern volatile __bit TXB0D11 @ (((unsigned) &TXB0D1)*8) + 1;
[; ;pic18f458.h: 20457: extern volatile __bit TXB0D12 @ (((unsigned) &TXB0D1)*8) + 2;
[; ;pic18f458.h: 20459: extern volatile __bit TXB0D13 @ (((unsigned) &TXB0D1)*8) + 3;
[; ;pic18f458.h: 20461: extern volatile __bit TXB0D14 @ (((unsigned) &TXB0D1)*8) + 4;
[; ;pic18f458.h: 20463: extern volatile __bit TXB0D15 @ (((unsigned) &TXB0D1)*8) + 5;
[; ;pic18f458.h: 20465: extern volatile __bit TXB0D16 @ (((unsigned) &TXB0D1)*8) + 6;
[; ;pic18f458.h: 20467: extern volatile __bit TXB0D17 @ (((unsigned) &TXB0D1)*8) + 7;
[; ;pic18f458.h: 20469: extern volatile __bit TXB0D20 @ (((unsigned) &TXB0D2)*8) + 0;
[; ;pic18f458.h: 20471: extern volatile __bit TXB0D21 @ (((unsigned) &TXB0D2)*8) + 1;
[; ;pic18f458.h: 20473: extern volatile __bit TXB0D22 @ (((unsigned) &TXB0D2)*8) + 2;
[; ;pic18f458.h: 20475: extern volatile __bit TXB0D23 @ (((unsigned) &TXB0D2)*8) + 3;
[; ;pic18f458.h: 20477: extern volatile __bit TXB0D24 @ (((unsigned) &TXB0D2)*8) + 4;
[; ;pic18f458.h: 20479: extern volatile __bit TXB0D25 @ (((unsigned) &TXB0D2)*8) + 5;
[; ;pic18f458.h: 20481: extern volatile __bit TXB0D26 @ (((unsigned) &TXB0D2)*8) + 6;
[; ;pic18f458.h: 20483: extern volatile __bit TXB0D27 @ (((unsigned) &TXB0D2)*8) + 7;
[; ;pic18f458.h: 20485: extern volatile __bit TXB0D30 @ (((unsigned) &TXB0D3)*8) + 0;
[; ;pic18f458.h: 20487: extern volatile __bit TXB0D31 @ (((unsigned) &TXB0D3)*8) + 1;
[; ;pic18f458.h: 20489: extern volatile __bit TXB0D32 @ (((unsigned) &TXB0D3)*8) + 2;
[; ;pic18f458.h: 20491: extern volatile __bit TXB0D33 @ (((unsigned) &TXB0D3)*8) + 3;
[; ;pic18f458.h: 20493: extern volatile __bit TXB0D34 @ (((unsigned) &TXB0D3)*8) + 4;
[; ;pic18f458.h: 20495: extern volatile __bit TXB0D35 @ (((unsigned) &TXB0D3)*8) + 5;
[; ;pic18f458.h: 20497: extern volatile __bit TXB0D36 @ (((unsigned) &TXB0D3)*8) + 6;
[; ;pic18f458.h: 20499: extern volatile __bit TXB0D37 @ (((unsigned) &TXB0D3)*8) + 7;
[; ;pic18f458.h: 20501: extern volatile __bit TXB0D40 @ (((unsigned) &TXB0D4)*8) + 0;
[; ;pic18f458.h: 20503: extern volatile __bit TXB0D41 @ (((unsigned) &TXB0D4)*8) + 1;
[; ;pic18f458.h: 20505: extern volatile __bit TXB0D42 @ (((unsigned) &TXB0D4)*8) + 2;
[; ;pic18f458.h: 20507: extern volatile __bit TXB0D43 @ (((unsigned) &TXB0D4)*8) + 3;
[; ;pic18f458.h: 20509: extern volatile __bit TXB0D44 @ (((unsigned) &TXB0D4)*8) + 4;
[; ;pic18f458.h: 20511: extern volatile __bit TXB0D45 @ (((unsigned) &TXB0D4)*8) + 5;
[; ;pic18f458.h: 20513: extern volatile __bit TXB0D46 @ (((unsigned) &TXB0D4)*8) + 6;
[; ;pic18f458.h: 20515: extern volatile __bit TXB0D47 @ (((unsigned) &TXB0D4)*8) + 7;
[; ;pic18f458.h: 20517: extern volatile __bit TXB0D50 @ (((unsigned) &TXB0D5)*8) + 0;
[; ;pic18f458.h: 20519: extern volatile __bit TXB0D51 @ (((unsigned) &TXB0D5)*8) + 1;
[; ;pic18f458.h: 20521: extern volatile __bit TXB0D52 @ (((unsigned) &TXB0D5)*8) + 2;
[; ;pic18f458.h: 20523: extern volatile __bit TXB0D53 @ (((unsigned) &TXB0D5)*8) + 3;
[; ;pic18f458.h: 20525: extern volatile __bit TXB0D54 @ (((unsigned) &TXB0D5)*8) + 4;
[; ;pic18f458.h: 20527: extern volatile __bit TXB0D55 @ (((unsigned) &TXB0D5)*8) + 5;
[; ;pic18f458.h: 20529: extern volatile __bit TXB0D56 @ (((unsigned) &TXB0D5)*8) + 6;
[; ;pic18f458.h: 20531: extern volatile __bit TXB0D57 @ (((unsigned) &TXB0D5)*8) + 7;
[; ;pic18f458.h: 20533: extern volatile __bit TXB0D60 @ (((unsigned) &TXB0D6)*8) + 0;
[; ;pic18f458.h: 20535: extern volatile __bit TXB0D61 @ (((unsigned) &TXB0D6)*8) + 1;
[; ;pic18f458.h: 20537: extern volatile __bit TXB0D62 @ (((unsigned) &TXB0D6)*8) + 2;
[; ;pic18f458.h: 20539: extern volatile __bit TXB0D63 @ (((unsigned) &TXB0D6)*8) + 3;
[; ;pic18f458.h: 20541: extern volatile __bit TXB0D64 @ (((unsigned) &TXB0D6)*8) + 4;
[; ;pic18f458.h: 20543: extern volatile __bit TXB0D65 @ (((unsigned) &TXB0D6)*8) + 5;
[; ;pic18f458.h: 20545: extern volatile __bit TXB0D66 @ (((unsigned) &TXB0D6)*8) + 6;
[; ;pic18f458.h: 20547: extern volatile __bit TXB0D67 @ (((unsigned) &TXB0D6)*8) + 7;
[; ;pic18f458.h: 20549: extern volatile __bit TXB0D70 @ (((unsigned) &TXB0D7)*8) + 0;
[; ;pic18f458.h: 20551: extern volatile __bit TXB0D71 @ (((unsigned) &TXB0D7)*8) + 1;
[; ;pic18f458.h: 20553: extern volatile __bit TXB0D72 @ (((unsigned) &TXB0D7)*8) + 2;
[; ;pic18f458.h: 20555: extern volatile __bit TXB0D73 @ (((unsigned) &TXB0D7)*8) + 3;
[; ;pic18f458.h: 20557: extern volatile __bit TXB0D74 @ (((unsigned) &TXB0D7)*8) + 4;
[; ;pic18f458.h: 20559: extern volatile __bit TXB0D75 @ (((unsigned) &TXB0D7)*8) + 5;
[; ;pic18f458.h: 20561: extern volatile __bit TXB0D76 @ (((unsigned) &TXB0D7)*8) + 6;
[; ;pic18f458.h: 20563: extern volatile __bit TXB0D77 @ (((unsigned) &TXB0D7)*8) + 7;
[; ;pic18f458.h: 20565: extern volatile __bit TXB0DLC0 @ (((unsigned) &TXB0DLC)*8) + 0;
[; ;pic18f458.h: 20567: extern volatile __bit TXB0DLC1 @ (((unsigned) &TXB0DLC)*8) + 1;
[; ;pic18f458.h: 20569: extern volatile __bit TXB0DLC2 @ (((unsigned) &TXB0DLC)*8) + 2;
[; ;pic18f458.h: 20571: extern volatile __bit TXB0DLC3 @ (((unsigned) &TXB0DLC)*8) + 3;
[; ;pic18f458.h: 20573: extern volatile __bit TXB0EID0 @ (((unsigned) &TXB0EIDL)*8) + 0;
[; ;pic18f458.h: 20575: extern volatile __bit TXB0EID1 @ (((unsigned) &TXB0EIDL)*8) + 1;
[; ;pic18f458.h: 20577: extern volatile __bit TXB0EID10 @ (((unsigned) &TXB0EIDH)*8) + 2;
[; ;pic18f458.h: 20579: extern volatile __bit TXB0EID11 @ (((unsigned) &TXB0EIDH)*8) + 3;
[; ;pic18f458.h: 20581: extern volatile __bit TXB0EID12 @ (((unsigned) &TXB0EIDH)*8) + 4;
[; ;pic18f458.h: 20583: extern volatile __bit TXB0EID13 @ (((unsigned) &TXB0EIDH)*8) + 5;
[; ;pic18f458.h: 20585: extern volatile __bit TXB0EID14 @ (((unsigned) &TXB0EIDH)*8) + 6;
[; ;pic18f458.h: 20587: extern volatile __bit TXB0EID15 @ (((unsigned) &TXB0EIDH)*8) + 7;
[; ;pic18f458.h: 20589: extern volatile __bit TXB0EID16 @ (((unsigned) &TXB0SIDL)*8) + 0;
[; ;pic18f458.h: 20591: extern volatile __bit TXB0EID17 @ (((unsigned) &TXB0SIDL)*8) + 1;
[; ;pic18f458.h: 20593: extern volatile __bit TXB0EID2 @ (((unsigned) &TXB0EIDL)*8) + 2;
[; ;pic18f458.h: 20595: extern volatile __bit TXB0EID3 @ (((unsigned) &TXB0EIDL)*8) + 3;
[; ;pic18f458.h: 20597: extern volatile __bit TXB0EID4 @ (((unsigned) &TXB0EIDL)*8) + 4;
[; ;pic18f458.h: 20599: extern volatile __bit TXB0EID5 @ (((unsigned) &TXB0EIDL)*8) + 5;
[; ;pic18f458.h: 20601: extern volatile __bit TXB0EID6 @ (((unsigned) &TXB0EIDL)*8) + 6;
[; ;pic18f458.h: 20603: extern volatile __bit TXB0EID7 @ (((unsigned) &TXB0EIDL)*8) + 7;
[; ;pic18f458.h: 20605: extern volatile __bit TXB0EID8 @ (((unsigned) &TXB0EIDH)*8) + 0;
[; ;pic18f458.h: 20607: extern volatile __bit TXB0EID9 @ (((unsigned) &TXB0EIDH)*8) + 1;
[; ;pic18f458.h: 20609: extern volatile __bit TXB0ERR @ (((unsigned) &TXB0CON)*8) + 4;
[; ;pic18f458.h: 20611: extern volatile __bit TXB0EXIDE @ (((unsigned) &TXB0SIDL)*8) + 3;
[; ;pic18f458.h: 20613: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f458.h: 20615: extern volatile __bit TXB0IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f458.h: 20617: extern volatile __bit TXB0IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f458.h: 20619: extern volatile __bit TXB0LARB @ (((unsigned) &TXB0CON)*8) + 5;
[; ;pic18f458.h: 20621: extern volatile __bit TXB0PRI0 @ (((unsigned) &TXB0CON)*8) + 0;
[; ;pic18f458.h: 20623: extern volatile __bit TXB0PRI1 @ (((unsigned) &TXB0CON)*8) + 1;
[; ;pic18f458.h: 20625: extern volatile __bit TXB0REQ @ (((unsigned) &TXB0CON)*8) + 3;
[; ;pic18f458.h: 20627: extern volatile __bit TXB0RTR @ (((unsigned) &TXB0DLC)*8) + 6;
[; ;pic18f458.h: 20629: extern volatile __bit TXB0SID0 @ (((unsigned) &TXB0SIDL)*8) + 5;
[; ;pic18f458.h: 20631: extern volatile __bit TXB0SID1 @ (((unsigned) &TXB0SIDL)*8) + 6;
[; ;pic18f458.h: 20633: extern volatile __bit TXB0SID10 @ (((unsigned) &TXB0SIDH)*8) + 7;
[; ;pic18f458.h: 20635: extern volatile __bit TXB0SID2 @ (((unsigned) &TXB0SIDL)*8) + 7;
[; ;pic18f458.h: 20637: extern volatile __bit TXB0SID3 @ (((unsigned) &TXB0SIDH)*8) + 0;
[; ;pic18f458.h: 20639: extern volatile __bit TXB0SID4 @ (((unsigned) &TXB0SIDH)*8) + 1;
[; ;pic18f458.h: 20641: extern volatile __bit TXB0SID5 @ (((unsigned) &TXB0SIDH)*8) + 2;
[; ;pic18f458.h: 20643: extern volatile __bit TXB0SID6 @ (((unsigned) &TXB0SIDH)*8) + 3;
[; ;pic18f458.h: 20645: extern volatile __bit TXB0SID7 @ (((unsigned) &TXB0SIDH)*8) + 4;
[; ;pic18f458.h: 20647: extern volatile __bit TXB0SID8 @ (((unsigned) &TXB0SIDH)*8) + 5;
[; ;pic18f458.h: 20649: extern volatile __bit TXB0SID9 @ (((unsigned) &TXB0SIDH)*8) + 6;
[; ;pic18f458.h: 20651: extern volatile __bit TXB1ABT @ (((unsigned) &TXB1CON)*8) + 6;
[; ;pic18f458.h: 20653: extern volatile __bit TXB1D00 @ (((unsigned) &TXB1D0)*8) + 0;
[; ;pic18f458.h: 20655: extern volatile __bit TXB1D01 @ (((unsigned) &TXB1D0)*8) + 1;
[; ;pic18f458.h: 20657: extern volatile __bit TXB1D02 @ (((unsigned) &TXB1D0)*8) + 2;
[; ;pic18f458.h: 20659: extern volatile __bit TXB1D03 @ (((unsigned) &TXB1D0)*8) + 3;
[; ;pic18f458.h: 20661: extern volatile __bit TXB1D04 @ (((unsigned) &TXB1D0)*8) + 4;
[; ;pic18f458.h: 20663: extern volatile __bit TXB1D05 @ (((unsigned) &TXB1D0)*8) + 5;
[; ;pic18f458.h: 20665: extern volatile __bit TXB1D06 @ (((unsigned) &TXB1D0)*8) + 6;
[; ;pic18f458.h: 20667: extern volatile __bit TXB1D07 @ (((unsigned) &TXB1D0)*8) + 7;
[; ;pic18f458.h: 20669: extern volatile __bit TXB1D10 @ (((unsigned) &TXB1D1)*8) + 0;
[; ;pic18f458.h: 20671: extern volatile __bit TXB1D11 @ (((unsigned) &TXB1D1)*8) + 1;
[; ;pic18f458.h: 20673: extern volatile __bit TXB1D12 @ (((unsigned) &TXB1D1)*8) + 2;
[; ;pic18f458.h: 20675: extern volatile __bit TXB1D13 @ (((unsigned) &TXB1D1)*8) + 3;
[; ;pic18f458.h: 20677: extern volatile __bit TXB1D14 @ (((unsigned) &TXB1D1)*8) + 4;
[; ;pic18f458.h: 20679: extern volatile __bit TXB1D15 @ (((unsigned) &TXB1D1)*8) + 5;
[; ;pic18f458.h: 20681: extern volatile __bit TXB1D16 @ (((unsigned) &TXB1D1)*8) + 6;
[; ;pic18f458.h: 20683: extern volatile __bit TXB1D17 @ (((unsigned) &TXB1D1)*8) + 7;
[; ;pic18f458.h: 20685: extern volatile __bit TXB1D20 @ (((unsigned) &TXB1D2)*8) + 0;
[; ;pic18f458.h: 20687: extern volatile __bit TXB1D21 @ (((unsigned) &TXB1D2)*8) + 1;
[; ;pic18f458.h: 20689: extern volatile __bit TXB1D22 @ (((unsigned) &TXB1D2)*8) + 2;
[; ;pic18f458.h: 20691: extern volatile __bit TXB1D23 @ (((unsigned) &TXB1D2)*8) + 3;
[; ;pic18f458.h: 20693: extern volatile __bit TXB1D24 @ (((unsigned) &TXB1D2)*8) + 4;
[; ;pic18f458.h: 20695: extern volatile __bit TXB1D25 @ (((unsigned) &TXB1D2)*8) + 5;
[; ;pic18f458.h: 20697: extern volatile __bit TXB1D26 @ (((unsigned) &TXB1D2)*8) + 6;
[; ;pic18f458.h: 20699: extern volatile __bit TXB1D27 @ (((unsigned) &TXB1D2)*8) + 7;
[; ;pic18f458.h: 20701: extern volatile __bit TXB1D30 @ (((unsigned) &TXB1D3)*8) + 0;
[; ;pic18f458.h: 20703: extern volatile __bit TXB1D31 @ (((unsigned) &TXB1D3)*8) + 1;
[; ;pic18f458.h: 20705: extern volatile __bit TXB1D32 @ (((unsigned) &TXB1D3)*8) + 2;
[; ;pic18f458.h: 20707: extern volatile __bit TXB1D33 @ (((unsigned) &TXB1D3)*8) + 3;
[; ;pic18f458.h: 20709: extern volatile __bit TXB1D34 @ (((unsigned) &TXB1D3)*8) + 4;
[; ;pic18f458.h: 20711: extern volatile __bit TXB1D35 @ (((unsigned) &TXB1D3)*8) + 5;
[; ;pic18f458.h: 20713: extern volatile __bit TXB1D36 @ (((unsigned) &TXB1D3)*8) + 6;
[; ;pic18f458.h: 20715: extern volatile __bit TXB1D37 @ (((unsigned) &TXB1D3)*8) + 7;
[; ;pic18f458.h: 20717: extern volatile __bit TXB1D40 @ (((unsigned) &TXB1D4)*8) + 0;
[; ;pic18f458.h: 20719: extern volatile __bit TXB1D41 @ (((unsigned) &TXB1D4)*8) + 1;
[; ;pic18f458.h: 20721: extern volatile __bit TXB1D42 @ (((unsigned) &TXB1D4)*8) + 2;
[; ;pic18f458.h: 20723: extern volatile __bit TXB1D43 @ (((unsigned) &TXB1D4)*8) + 3;
[; ;pic18f458.h: 20725: extern volatile __bit TXB1D44 @ (((unsigned) &TXB1D4)*8) + 4;
[; ;pic18f458.h: 20727: extern volatile __bit TXB1D45 @ (((unsigned) &TXB1D4)*8) + 5;
[; ;pic18f458.h: 20729: extern volatile __bit TXB1D46 @ (((unsigned) &TXB1D4)*8) + 6;
[; ;pic18f458.h: 20731: extern volatile __bit TXB1D47 @ (((unsigned) &TXB1D4)*8) + 7;
[; ;pic18f458.h: 20733: extern volatile __bit TXB1D50 @ (((unsigned) &TXB1D5)*8) + 0;
[; ;pic18f458.h: 20735: extern volatile __bit TXB1D51 @ (((unsigned) &TXB1D5)*8) + 1;
[; ;pic18f458.h: 20737: extern volatile __bit TXB1D52 @ (((unsigned) &TXB1D5)*8) + 2;
[; ;pic18f458.h: 20739: extern volatile __bit TXB1D53 @ (((unsigned) &TXB1D5)*8) + 3;
[; ;pic18f458.h: 20741: extern volatile __bit TXB1D54 @ (((unsigned) &TXB1D5)*8) + 4;
[; ;pic18f458.h: 20743: extern volatile __bit TXB1D55 @ (((unsigned) &TXB1D5)*8) + 5;
[; ;pic18f458.h: 20745: extern volatile __bit TXB1D56 @ (((unsigned) &TXB1D5)*8) + 6;
[; ;pic18f458.h: 20747: extern volatile __bit TXB1D57 @ (((unsigned) &TXB1D5)*8) + 7;
[; ;pic18f458.h: 20749: extern volatile __bit TXB1D60 @ (((unsigned) &TXB1D6)*8) + 0;
[; ;pic18f458.h: 20751: extern volatile __bit TXB1D61 @ (((unsigned) &TXB1D6)*8) + 1;
[; ;pic18f458.h: 20753: extern volatile __bit TXB1D62 @ (((unsigned) &TXB1D6)*8) + 2;
[; ;pic18f458.h: 20755: extern volatile __bit TXB1D63 @ (((unsigned) &TXB1D6)*8) + 3;
[; ;pic18f458.h: 20757: extern volatile __bit TXB1D64 @ (((unsigned) &TXB1D6)*8) + 4;
[; ;pic18f458.h: 20759: extern volatile __bit TXB1D65 @ (((unsigned) &TXB1D6)*8) + 5;
[; ;pic18f458.h: 20761: extern volatile __bit TXB1D66 @ (((unsigned) &TXB1D6)*8) + 6;
[; ;pic18f458.h: 20763: extern volatile __bit TXB1D67 @ (((unsigned) &TXB1D6)*8) + 7;
[; ;pic18f458.h: 20765: extern volatile __bit TXB1D70 @ (((unsigned) &TXB1D7)*8) + 0;
[; ;pic18f458.h: 20767: extern volatile __bit TXB1D71 @ (((unsigned) &TXB1D7)*8) + 1;
[; ;pic18f458.h: 20769: extern volatile __bit TXB1D72 @ (((unsigned) &TXB1D7)*8) + 2;
[; ;pic18f458.h: 20771: extern volatile __bit TXB1D73 @ (((unsigned) &TXB1D7)*8) + 3;
[; ;pic18f458.h: 20773: extern volatile __bit TXB1D74 @ (((unsigned) &TXB1D7)*8) + 4;
[; ;pic18f458.h: 20775: extern volatile __bit TXB1D75 @ (((unsigned) &TXB1D7)*8) + 5;
[; ;pic18f458.h: 20777: extern volatile __bit TXB1D76 @ (((unsigned) &TXB1D7)*8) + 6;
[; ;pic18f458.h: 20779: extern volatile __bit TXB1D77 @ (((unsigned) &TXB1D7)*8) + 7;
[; ;pic18f458.h: 20781: extern volatile __bit TXB1DLC0 @ (((unsigned) &TXB1DLC)*8) + 0;
[; ;pic18f458.h: 20783: extern volatile __bit TXB1DLC1 @ (((unsigned) &TXB1DLC)*8) + 1;
[; ;pic18f458.h: 20785: extern volatile __bit TXB1DLC2 @ (((unsigned) &TXB1DLC)*8) + 2;
[; ;pic18f458.h: 20787: extern volatile __bit TXB1DLC3 @ (((unsigned) &TXB1DLC)*8) + 3;
[; ;pic18f458.h: 20789: extern volatile __bit TXB1EID0 @ (((unsigned) &TXB1EIDL)*8) + 0;
[; ;pic18f458.h: 20791: extern volatile __bit TXB1EID1 @ (((unsigned) &TXB1EIDL)*8) + 1;
[; ;pic18f458.h: 20793: extern volatile __bit TXB1EID10 @ (((unsigned) &TXB1EIDH)*8) + 2;
[; ;pic18f458.h: 20795: extern volatile __bit TXB1EID11 @ (((unsigned) &TXB1EIDH)*8) + 3;
[; ;pic18f458.h: 20797: extern volatile __bit TXB1EID12 @ (((unsigned) &TXB1EIDH)*8) + 4;
[; ;pic18f458.h: 20799: extern volatile __bit TXB1EID13 @ (((unsigned) &TXB1EIDH)*8) + 5;
[; ;pic18f458.h: 20801: extern volatile __bit TXB1EID14 @ (((unsigned) &TXB1EIDH)*8) + 6;
[; ;pic18f458.h: 20803: extern volatile __bit TXB1EID15 @ (((unsigned) &TXB1EIDH)*8) + 7;
[; ;pic18f458.h: 20805: extern volatile __bit TXB1EID16 @ (((unsigned) &TXB1SIDL)*8) + 0;
[; ;pic18f458.h: 20807: extern volatile __bit TXB1EID17 @ (((unsigned) &TXB1SIDL)*8) + 1;
[; ;pic18f458.h: 20809: extern volatile __bit TXB1EID2 @ (((unsigned) &TXB1EIDL)*8) + 2;
[; ;pic18f458.h: 20811: extern volatile __bit TXB1EID3 @ (((unsigned) &TXB1EIDL)*8) + 3;
[; ;pic18f458.h: 20813: extern volatile __bit TXB1EID4 @ (((unsigned) &TXB1EIDL)*8) + 4;
[; ;pic18f458.h: 20815: extern volatile __bit TXB1EID5 @ (((unsigned) &TXB1EIDL)*8) + 5;
[; ;pic18f458.h: 20817: extern volatile __bit TXB1EID6 @ (((unsigned) &TXB1EIDL)*8) + 6;
[; ;pic18f458.h: 20819: extern volatile __bit TXB1EID7 @ (((unsigned) &TXB1EIDL)*8) + 7;
[; ;pic18f458.h: 20821: extern volatile __bit TXB1EID8 @ (((unsigned) &TXB1EIDH)*8) + 0;
[; ;pic18f458.h: 20823: extern volatile __bit TXB1EID9 @ (((unsigned) &TXB1EIDH)*8) + 1;
[; ;pic18f458.h: 20825: extern volatile __bit TXB1ERR @ (((unsigned) &TXB1CON)*8) + 4;
[; ;pic18f458.h: 20827: extern volatile __bit TXB1EXIDE @ (((unsigned) &TXB1SIDL)*8) + 3;
[; ;pic18f458.h: 20829: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f458.h: 20831: extern volatile __bit TXB1IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f458.h: 20833: extern volatile __bit TXB1IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f458.h: 20835: extern volatile __bit TXB1LARB @ (((unsigned) &TXB1CON)*8) + 5;
[; ;pic18f458.h: 20837: extern volatile __bit TXB1PRI0 @ (((unsigned) &TXB1CON)*8) + 0;
[; ;pic18f458.h: 20839: extern volatile __bit TXB1PRI1 @ (((unsigned) &TXB1CON)*8) + 1;
[; ;pic18f458.h: 20841: extern volatile __bit TXB1REQ @ (((unsigned) &TXB1CON)*8) + 3;
[; ;pic18f458.h: 20843: extern volatile __bit TXB1RTR @ (((unsigned) &TXB1DLC)*8) + 6;
[; ;pic18f458.h: 20845: extern volatile __bit TXB1SID0 @ (((unsigned) &TXB1SIDL)*8) + 5;
[; ;pic18f458.h: 20847: extern volatile __bit TXB1SID1 @ (((unsigned) &TXB1SIDL)*8) + 6;
[; ;pic18f458.h: 20849: extern volatile __bit TXB1SID10 @ (((unsigned) &TXB1SIDH)*8) + 7;
[; ;pic18f458.h: 20851: extern volatile __bit TXB1SID2 @ (((unsigned) &TXB1SIDL)*8) + 7;
[; ;pic18f458.h: 20853: extern volatile __bit TXB1SID3 @ (((unsigned) &TXB1SIDH)*8) + 0;
[; ;pic18f458.h: 20855: extern volatile __bit TXB1SID4 @ (((unsigned) &TXB1SIDH)*8) + 1;
[; ;pic18f458.h: 20857: extern volatile __bit TXB1SID5 @ (((unsigned) &TXB1SIDH)*8) + 2;
[; ;pic18f458.h: 20859: extern volatile __bit TXB1SID6 @ (((unsigned) &TXB1SIDH)*8) + 3;
[; ;pic18f458.h: 20861: extern volatile __bit TXB1SID7 @ (((unsigned) &TXB1SIDH)*8) + 4;
[; ;pic18f458.h: 20863: extern volatile __bit TXB1SID8 @ (((unsigned) &TXB1SIDH)*8) + 5;
[; ;pic18f458.h: 20865: extern volatile __bit TXB1SID9 @ (((unsigned) &TXB1SIDH)*8) + 6;
[; ;pic18f458.h: 20867: extern volatile __bit TXB2ABT @ (((unsigned) &TXB2CON)*8) + 6;
[; ;pic18f458.h: 20869: extern volatile __bit TXB2D00 @ (((unsigned) &TXB2D0)*8) + 0;
[; ;pic18f458.h: 20871: extern volatile __bit TXB2D01 @ (((unsigned) &TXB2D0)*8) + 1;
[; ;pic18f458.h: 20873: extern volatile __bit TXB2D02 @ (((unsigned) &TXB2D0)*8) + 2;
[; ;pic18f458.h: 20875: extern volatile __bit TXB2D03 @ (((unsigned) &TXB2D0)*8) + 3;
[; ;pic18f458.h: 20877: extern volatile __bit TXB2D04 @ (((unsigned) &TXB2D0)*8) + 4;
[; ;pic18f458.h: 20879: extern volatile __bit TXB2D05 @ (((unsigned) &TXB2D0)*8) + 5;
[; ;pic18f458.h: 20881: extern volatile __bit TXB2D06 @ (((unsigned) &TXB2D0)*8) + 6;
[; ;pic18f458.h: 20883: extern volatile __bit TXB2D07 @ (((unsigned) &TXB2D0)*8) + 7;
[; ;pic18f458.h: 20885: extern volatile __bit TXB2D10 @ (((unsigned) &TXB2D1)*8) + 0;
[; ;pic18f458.h: 20887: extern volatile __bit TXB2D11 @ (((unsigned) &TXB2D1)*8) + 1;
[; ;pic18f458.h: 20889: extern volatile __bit TXB2D12 @ (((unsigned) &TXB2D1)*8) + 2;
[; ;pic18f458.h: 20891: extern volatile __bit TXB2D13 @ (((unsigned) &TXB2D1)*8) + 3;
[; ;pic18f458.h: 20893: extern volatile __bit TXB2D14 @ (((unsigned) &TXB2D1)*8) + 4;
[; ;pic18f458.h: 20895: extern volatile __bit TXB2D15 @ (((unsigned) &TXB2D1)*8) + 5;
[; ;pic18f458.h: 20897: extern volatile __bit TXB2D16 @ (((unsigned) &TXB2D1)*8) + 6;
[; ;pic18f458.h: 20899: extern volatile __bit TXB2D17 @ (((unsigned) &TXB2D1)*8) + 7;
[; ;pic18f458.h: 20901: extern volatile __bit TXB2D20 @ (((unsigned) &TXB2D2)*8) + 0;
[; ;pic18f458.h: 20903: extern volatile __bit TXB2D21 @ (((unsigned) &TXB2D2)*8) + 1;
[; ;pic18f458.h: 20905: extern volatile __bit TXB2D22 @ (((unsigned) &TXB2D2)*8) + 2;
[; ;pic18f458.h: 20907: extern volatile __bit TXB2D23 @ (((unsigned) &TXB2D2)*8) + 3;
[; ;pic18f458.h: 20909: extern volatile __bit TXB2D24 @ (((unsigned) &TXB2D2)*8) + 4;
[; ;pic18f458.h: 20911: extern volatile __bit TXB2D25 @ (((unsigned) &TXB2D2)*8) + 5;
[; ;pic18f458.h: 20913: extern volatile __bit TXB2D26 @ (((unsigned) &TXB2D2)*8) + 6;
[; ;pic18f458.h: 20915: extern volatile __bit TXB2D27 @ (((unsigned) &TXB2D2)*8) + 7;
[; ;pic18f458.h: 20917: extern volatile __bit TXB2D30 @ (((unsigned) &TXB2D3)*8) + 0;
[; ;pic18f458.h: 20919: extern volatile __bit TXB2D31 @ (((unsigned) &TXB2D3)*8) + 1;
[; ;pic18f458.h: 20921: extern volatile __bit TXB2D32 @ (((unsigned) &TXB2D3)*8) + 2;
[; ;pic18f458.h: 20923: extern volatile __bit TXB2D33 @ (((unsigned) &TXB2D3)*8) + 3;
[; ;pic18f458.h: 20925: extern volatile __bit TXB2D34 @ (((unsigned) &TXB2D3)*8) + 4;
[; ;pic18f458.h: 20927: extern volatile __bit TXB2D35 @ (((unsigned) &TXB2D3)*8) + 5;
[; ;pic18f458.h: 20929: extern volatile __bit TXB2D36 @ (((unsigned) &TXB2D3)*8) + 6;
[; ;pic18f458.h: 20931: extern volatile __bit TXB2D37 @ (((unsigned) &TXB2D3)*8) + 7;
[; ;pic18f458.h: 20933: extern volatile __bit TXB2D40 @ (((unsigned) &TXB2D4)*8) + 0;
[; ;pic18f458.h: 20935: extern volatile __bit TXB2D41 @ (((unsigned) &TXB2D4)*8) + 1;
[; ;pic18f458.h: 20937: extern volatile __bit TXB2D42 @ (((unsigned) &TXB2D4)*8) + 2;
[; ;pic18f458.h: 20939: extern volatile __bit TXB2D43 @ (((unsigned) &TXB2D4)*8) + 3;
[; ;pic18f458.h: 20941: extern volatile __bit TXB2D44 @ (((unsigned) &TXB2D4)*8) + 4;
[; ;pic18f458.h: 20943: extern volatile __bit TXB2D45 @ (((unsigned) &TXB2D4)*8) + 5;
[; ;pic18f458.h: 20945: extern volatile __bit TXB2D46 @ (((unsigned) &TXB2D4)*8) + 6;
[; ;pic18f458.h: 20947: extern volatile __bit TXB2D47 @ (((unsigned) &TXB2D4)*8) + 7;
[; ;pic18f458.h: 20949: extern volatile __bit TXB2D50 @ (((unsigned) &TXB2D5)*8) + 0;
[; ;pic18f458.h: 20951: extern volatile __bit TXB2D51 @ (((unsigned) &TXB2D5)*8) + 1;
[; ;pic18f458.h: 20953: extern volatile __bit TXB2D52 @ (((unsigned) &TXB2D5)*8) + 2;
[; ;pic18f458.h: 20955: extern volatile __bit TXB2D53 @ (((unsigned) &TXB2D5)*8) + 3;
[; ;pic18f458.h: 20957: extern volatile __bit TXB2D54 @ (((unsigned) &TXB2D5)*8) + 4;
[; ;pic18f458.h: 20959: extern volatile __bit TXB2D55 @ (((unsigned) &TXB2D5)*8) + 5;
[; ;pic18f458.h: 20961: extern volatile __bit TXB2D56 @ (((unsigned) &TXB2D5)*8) + 6;
[; ;pic18f458.h: 20963: extern volatile __bit TXB2D57 @ (((unsigned) &TXB2D5)*8) + 7;
[; ;pic18f458.h: 20965: extern volatile __bit TXB2D60 @ (((unsigned) &TXB2D6)*8) + 0;
[; ;pic18f458.h: 20967: extern volatile __bit TXB2D61 @ (((unsigned) &TXB2D6)*8) + 1;
[; ;pic18f458.h: 20969: extern volatile __bit TXB2D62 @ (((unsigned) &TXB2D6)*8) + 2;
[; ;pic18f458.h: 20971: extern volatile __bit TXB2D63 @ (((unsigned) &TXB2D6)*8) + 3;
[; ;pic18f458.h: 20973: extern volatile __bit TXB2D64 @ (((unsigned) &TXB2D6)*8) + 4;
[; ;pic18f458.h: 20975: extern volatile __bit TXB2D65 @ (((unsigned) &TXB2D6)*8) + 5;
[; ;pic18f458.h: 20977: extern volatile __bit TXB2D66 @ (((unsigned) &TXB2D6)*8) + 6;
[; ;pic18f458.h: 20979: extern volatile __bit TXB2D67 @ (((unsigned) &TXB2D6)*8) + 7;
[; ;pic18f458.h: 20981: extern volatile __bit TXB2D70 @ (((unsigned) &TXB2D7)*8) + 0;
[; ;pic18f458.h: 20983: extern volatile __bit TXB2D71 @ (((unsigned) &TXB2D7)*8) + 1;
[; ;pic18f458.h: 20985: extern volatile __bit TXB2D72 @ (((unsigned) &TXB2D7)*8) + 2;
[; ;pic18f458.h: 20987: extern volatile __bit TXB2D73 @ (((unsigned) &TXB2D7)*8) + 3;
[; ;pic18f458.h: 20989: extern volatile __bit TXB2D74 @ (((unsigned) &TXB2D7)*8) + 4;
[; ;pic18f458.h: 20991: extern volatile __bit TXB2D75 @ (((unsigned) &TXB2D7)*8) + 5;
[; ;pic18f458.h: 20993: extern volatile __bit TXB2D76 @ (((unsigned) &TXB2D7)*8) + 6;
[; ;pic18f458.h: 20995: extern volatile __bit TXB2D77 @ (((unsigned) &TXB2D7)*8) + 7;
[; ;pic18f458.h: 20997: extern volatile __bit TXB2DLC0 @ (((unsigned) &TXB2DLC)*8) + 0;
[; ;pic18f458.h: 20999: extern volatile __bit TXB2DLC1 @ (((unsigned) &TXB2DLC)*8) + 1;
[; ;pic18f458.h: 21001: extern volatile __bit TXB2DLC2 @ (((unsigned) &TXB2DLC)*8) + 2;
[; ;pic18f458.h: 21003: extern volatile __bit TXB2DLC3 @ (((unsigned) &TXB2DLC)*8) + 3;
[; ;pic18f458.h: 21005: extern volatile __bit TXB2EID0 @ (((unsigned) &TXB2EIDL)*8) + 0;
[; ;pic18f458.h: 21007: extern volatile __bit TXB2EID1 @ (((unsigned) &TXB2EIDL)*8) + 1;
[; ;pic18f458.h: 21009: extern volatile __bit TXB2EID10 @ (((unsigned) &TXB2EIDH)*8) + 2;
[; ;pic18f458.h: 21011: extern volatile __bit TXB2EID11 @ (((unsigned) &TXB2EIDH)*8) + 3;
[; ;pic18f458.h: 21013: extern volatile __bit TXB2EID12 @ (((unsigned) &TXB2EIDH)*8) + 4;
[; ;pic18f458.h: 21015: extern volatile __bit TXB2EID13 @ (((unsigned) &TXB2EIDH)*8) + 5;
[; ;pic18f458.h: 21017: extern volatile __bit TXB2EID14 @ (((unsigned) &TXB2EIDH)*8) + 6;
[; ;pic18f458.h: 21019: extern volatile __bit TXB2EID15 @ (((unsigned) &TXB2EIDH)*8) + 7;
[; ;pic18f458.h: 21021: extern volatile __bit TXB2EID16 @ (((unsigned) &TXB2SIDL)*8) + 0;
[; ;pic18f458.h: 21023: extern volatile __bit TXB2EID17 @ (((unsigned) &TXB2SIDL)*8) + 1;
[; ;pic18f458.h: 21025: extern volatile __bit TXB2EID2 @ (((unsigned) &TXB2EIDL)*8) + 2;
[; ;pic18f458.h: 21027: extern volatile __bit TXB2EID3 @ (((unsigned) &TXB2EIDL)*8) + 3;
[; ;pic18f458.h: 21029: extern volatile __bit TXB2EID4 @ (((unsigned) &TXB2EIDL)*8) + 4;
[; ;pic18f458.h: 21031: extern volatile __bit TXB2EID5 @ (((unsigned) &TXB2EIDL)*8) + 5;
[; ;pic18f458.h: 21033: extern volatile __bit TXB2EID6 @ (((unsigned) &TXB2EIDL)*8) + 6;
[; ;pic18f458.h: 21035: extern volatile __bit TXB2EID7 @ (((unsigned) &TXB2EIDL)*8) + 7;
[; ;pic18f458.h: 21037: extern volatile __bit TXB2EID8 @ (((unsigned) &TXB2EIDH)*8) + 0;
[; ;pic18f458.h: 21039: extern volatile __bit TXB2EID9 @ (((unsigned) &TXB2EIDH)*8) + 1;
[; ;pic18f458.h: 21041: extern volatile __bit TXB2ERR @ (((unsigned) &TXB2CON)*8) + 4;
[; ;pic18f458.h: 21043: extern volatile __bit TXB2EXIDE @ (((unsigned) &TXB2SIDL)*8) + 3;
[; ;pic18f458.h: 21045: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f458.h: 21047: extern volatile __bit TXB2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f458.h: 21049: extern volatile __bit TXB2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f458.h: 21051: extern volatile __bit TXB2LARB @ (((unsigned) &TXB2CON)*8) + 5;
[; ;pic18f458.h: 21053: extern volatile __bit TXB2PRI0 @ (((unsigned) &TXB2CON)*8) + 0;
[; ;pic18f458.h: 21055: extern volatile __bit TXB2PRI1 @ (((unsigned) &TXB2CON)*8) + 1;
[; ;pic18f458.h: 21057: extern volatile __bit TXB2REQ @ (((unsigned) &TXB2CON)*8) + 3;
[; ;pic18f458.h: 21059: extern volatile __bit TXB2RTR @ (((unsigned) &TXB2DLC)*8) + 6;
[; ;pic18f458.h: 21061: extern volatile __bit TXB2SID0 @ (((unsigned) &TXB2SIDL)*8) + 5;
[; ;pic18f458.h: 21063: extern volatile __bit TXB2SID1 @ (((unsigned) &TXB2SIDL)*8) + 6;
[; ;pic18f458.h: 21065: extern volatile __bit TXB2SID10 @ (((unsigned) &TXB2SIDH)*8) + 7;
[; ;pic18f458.h: 21067: extern volatile __bit TXB2SID2 @ (((unsigned) &TXB2SIDL)*8) + 7;
[; ;pic18f458.h: 21069: extern volatile __bit TXB2SID3 @ (((unsigned) &TXB2SIDH)*8) + 0;
[; ;pic18f458.h: 21071: extern volatile __bit TXB2SID4 @ (((unsigned) &TXB2SIDH)*8) + 1;
[; ;pic18f458.h: 21073: extern volatile __bit TXB2SID5 @ (((unsigned) &TXB2SIDH)*8) + 2;
[; ;pic18f458.h: 21075: extern volatile __bit TXB2SID6 @ (((unsigned) &TXB2SIDH)*8) + 3;
[; ;pic18f458.h: 21077: extern volatile __bit TXB2SID7 @ (((unsigned) &TXB2SIDH)*8) + 4;
[; ;pic18f458.h: 21079: extern volatile __bit TXB2SID8 @ (((unsigned) &TXB2SIDH)*8) + 5;
[; ;pic18f458.h: 21081: extern volatile __bit TXB2SID9 @ (((unsigned) &TXB2SIDH)*8) + 6;
[; ;pic18f458.h: 21083: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f458.h: 21085: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f458.h: 21087: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f458.h: 21089: extern volatile __bit TXBO @ (((unsigned) &COMSTAT)*8) + 5;
[; ;pic18f458.h: 21091: extern volatile __bit TXBP @ (((unsigned) &COMSTAT)*8) + 4;
[; ;pic18f458.h: 21093: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f458.h: 21095: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f458.h: 21097: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f458.h: 21099: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f458.h: 21101: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f458.h: 21103: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f458.h: 21105: extern volatile __bit TXWARN @ (((unsigned) &COMSTAT)*8) + 2;
[; ;pic18f458.h: 21107: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f458.h: 21109: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f458.h: 21111: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f458.h: 21113: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f458.h: 21115: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f458.h: 21117: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f458.h: 21119: extern volatile __bit WAKFIL @ (((unsigned) &BRGCON3)*8) + 6;
[; ;pic18f458.h: 21121: extern volatile __bit WAKIE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f458.h: 21123: extern volatile __bit WAKIF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f458.h: 21125: extern volatile __bit WAKIP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f458.h: 21127: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f458.h: 21129: extern volatile __bit WIN0 @ (((unsigned) &CANCON)*8) + 1;
[; ;pic18f458.h: 21131: extern volatile __bit WIN1 @ (((unsigned) &CANCON)*8) + 2;
[; ;pic18f458.h: 21133: extern volatile __bit WIN2 @ (((unsigned) &CANCON)*8) + 3;
[; ;pic18f458.h: 21135: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f458.h: 21137: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f458.h: 21139: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f458.h: 21141: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f458.h: 21143: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f458.h: 21145: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f458.h: 21147: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f458.h: 21149: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 21151: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f458.h: 21153: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f458.h: 21155: extern volatile __bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f458.h: 21157: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f458.h: 21159: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f458.h: 21161: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f458.h: 21163: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f458.h: 21165: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f458.h: 21167: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f458.h: 21169: extern volatile __bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f458.h: 21171: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f458.h: 21173: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f458.h: 21175: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f458.h: 21177: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f458.h: 21179: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f458.h: 21181: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f458.h: 21183: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f458.h: 21185: extern volatile __bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f458.h: 21187: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;adc.h: 2008: union ADCResult
[; ;adc.h: 2009: {
[; ;adc.h: 2010: int lr;
[; ;adc.h: 2011: char br[2];
[; ;adc.h: 2012: };
[; ;adc.h: 2014: char BusyADC (void);
[; ;adc.h: 2016: void ConvertADC (void);
[; ;adc.h: 2018: void CloseADC(void);
[; ;adc.h: 2026: int ReadADC(void);
[; ;adc.h: 2032: void OpenADC ( unsigned char ,
[; ;adc.h: 2033: unsigned char );
[; ;adc.h: 2084: void SetChanADC(unsigned char );
[; ;adc.h: 2100: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 38: void Close_ancomp( void );
[; ;ancomp.h: 39: void Open_ancomp(unsigned char config);
[; ;spi.h: 584: void OpenSPI( unsigned char sync_mode,
[; ;spi.h: 585: unsigned char bus_mode,
[; ;spi.h: 586: unsigned char smp_phase );
[; ;spi.h: 588: signed char WriteSPI( unsigned char data_out );
[; ;spi.h: 590: void getsSPI( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 592: void putsSPI( unsigned char *wrptr );
[; ;spi.h: 594: unsigned char ReadSPI( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: signed char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: signed char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: signed char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: signed char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: signed char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: signed char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 77: unsigned Cap1OVF:1;
[; ;capture.h: 107: unsigned ECap1OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 474: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 475: unsigned int ReadCapture1 (void);
[; ;capture.h: 476: void CloseCapture1 (void);
[; ;capture.h: 568: void OpenECapture1 ( unsigned char config);
[; ;capture.h: 569: unsigned int ReadECapture1 (void);
[; ;capture.h: 570: void CloseECapture1 (void);
[; ;compare.h: 385: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 386: void CloseCompare1(void);
[; ;compare.h: 433: void OpenECompare1(unsigned char config,unsigned int period);
[; ;compare.h: 434: void CloseECompare1(void);
[; ;EEP.h: 36: void Busy_eep ( void );
[; ;EEP.h: 37: unsigned char Read_b_eep( unsigned int badd );
[; ;EEP.h: 38: void Write_b_eep( unsigned int badd, unsigned char bdat );
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 775: void IdleI2C( void );
[; ;i2c.h: 777: void OpenI2C( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 779: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 781: signed char putsI2C( unsigned char *wrptr );
[; ;i2c.h: 783: unsigned char ReadI2C( void );
[; ;i2c.h: 785: void CloseI2C( void );
[; ;i2c.h: 899: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 901: signed char getsI2C( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 908: signed char EEAckPolling( unsigned char control );
[; ;i2c.h: 910: signed char EEByteWrite( unsigned char control,
[; ;i2c.h: 911: unsigned char address,
[; ;i2c.h: 912: unsigned char data );
[; ;i2c.h: 914: signed int EECurrentAddRead( unsigned char control );
[; ;i2c.h: 916: signed char EEPageWrite( unsigned char control,
[; ;i2c.h: 917: unsigned char address,
[; ;i2c.h: 918: unsigned char *wrptr );
[; ;i2c.h: 920: signed int EERandomRead( unsigned char control, unsigned char address );
[; ;i2c.h: 922: signed char EESequentialRead( unsigned char control,
[; ;i2c.h: 923: unsigned char address,
[; ;i2c.h: 924: unsigned char *rdptr,
[; ;i2c.h: 925: unsigned char length );
[; ;mwire.h: 325: void OpenMwire( unsigned char sync_mode );
[; ;mwire.h: 327: unsigned char ReadMwire( unsigned char high_byte,
[; ;mwire.h: 328: unsigned char low_byte );
[; ;mwire.h: 341: signed char WriteMwire( unsigned char data_out );
[; ;mwire.h: 354: void getsMwire( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 467: void OpenPWM1 ( char period);
[; ;pwm.h: 468: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 474: void SetOutputPWM1 ( unsigned char output_config,
[; ;pwm.h: 475: unsigned char pwm_mode);
[; ;pwm.h: 477: void ClosePWM1 (void);
[; ;pwm.h: 575: void OpenEPWM1 ( char period);
[; ;pwm.h: 576: void SetDCEPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 577: void SetOutputEPWM1 ( unsigned char output_config,
[; ;pwm.h: 578: unsigned char pwm_mode);
[; ;pwm.h: 579: void CloseEPWM1 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: signed int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 236: void OpenTimer1 ( unsigned char config);
[; ;timers.h: 237: void CloseTimer1 (void);
[; ;timers.h: 238: unsigned int ReadTimer1 (void);
[; ;timers.h: 239: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 391: void OpenTimer3 ( unsigned char config);
[; ;timers.h: 392: void CloseTimer3 (void);
[; ;timers.h: 393: unsigned int ReadTimer3 (void);
[; ;timers.h: 394: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 1179: void SetTmrCCPSrc( unsigned char );
[; ;usart.h: 568: union USART
[; ;usart.h: 569: {
[; ;usart.h: 570: unsigned char val;
[; ;usart.h: 571: struct
[; ;usart.h: 572: {
[; ;usart.h: 573: unsigned RX_NINE:1;
[; ;usart.h: 574: unsigned TX_NINE:1;
[; ;usart.h: 575: unsigned FRAME_ERROR:1;
[; ;usart.h: 576: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 577: unsigned fill:4;
[; ;usart.h: 578: };
[; ;usart.h: 579: };
[; ;usart.h: 580: extern union USART USART_Status;
[; ;usart.h: 581: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 596: char ReadUSART (void);
[; ;usart.h: 597: void WriteUSART ( char data);
[; ;usart.h: 598: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 599: void putsUSART ( char *data);
[; ;usart.h: 600: void putrsUSART ( const  char *data);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;delays.h: 13: void Delay1TCYx(unsigned char);
[; ;delays.h: 19: void Delay10TCYx(unsigned char);
[; ;delays.h: 25: void Delay100TCYx(unsigned char);
[; ;delays.h: 31: void Delay1KTCYx(unsigned char);
[; ;delays.h: 37: void Delay10KTCYx(unsigned char);
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 42: extern void __nop(void);
[; ;pic18.h: 147: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 149: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 151: extern __nonreentrant void _delay3(unsigned char);
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 23: extern int errno;
[; ;stdio.h: 54: struct __prbuf
[; ;stdio.h: 55: {
[; ;stdio.h: 56: char * ptr;
[; ;stdio.h: 57: void (* func)(char);
[; ;stdio.h: 58: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern __bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 99: extern int cprintf(char *, ...);
[; ;stdio.h: 104: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 194: extern char * gets(char *);
[; ;stdio.h: 195: extern int puts(const char *);
[; ;stdio.h: 196: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 197: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 198: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 199: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 200: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 201: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 205: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 206: extern int printf(const char *, ...);
[; ;I2Cdev.h: 46: int8_t I2Cdev_readBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t *data);
[; ;I2Cdev.h: 47: int8_t I2Cdev_readBitW(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint16_t *data);
[; ;I2Cdev.h: 48: int8_t I2Cdev_readBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data);
[; ;I2Cdev.h: 49: int8_t I2Cdev_readBitsW(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint16_t *data);
[; ;I2Cdev.h: 50: int8_t I2Cdev_readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data);
[; ;I2Cdev.h: 51: int8_t I2Cdev_readWord(uint8_t devAddr, uint8_t regAddr, uint16_t *data);
[; ;I2Cdev.h: 52: int8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data);
[; ;I2Cdev.h: 53: int8_t I2Cdev_readWords(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint16_t *data);
[; ;I2Cdev.h: 55: bool I2Cdev_writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data);
[; ;I2Cdev.h: 56: bool I2Cdev_writeBitW(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint16_t data);
[; ;I2Cdev.h: 57: bool I2Cdev_writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data);
[; ;I2Cdev.h: 58: bool I2Cdev_writeBitsW(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint16_t data);
[; ;I2Cdev.h: 59: bool I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data);
[; ;I2Cdev.h: 60: bool I2Cdev_writeWord(uint8_t devAddr, uint8_t regAddr, uint16_t data);
[; ;I2Cdev.h: 61: bool I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data);
[; ;I2Cdev.h: 62: bool I2Cdev_writeWords(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint16_t *data);
"43 ../I2Cdev.c
[v _I2Cdev_readBytes `(c ~T0 @X0 1 ef4`uc`uc`uc`*uc ]
{
[; ;I2Cdev.c: 43: int8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data) {
[e :U _I2Cdev_readBytes ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _length `uc ~T0 @X0 1 r3 ]
[v _data `*uc ~T0 @X0 1 r4 ]
[f ]
"44
[v _count `c ~T0 @X0 1 a ]
[; ;I2Cdev.c: 44: int8_t count = 0;
[e = _count -> -> 0 `i `c ]
[; ;I2Cdev.c: 47: IdleI2C();
"47
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 48: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN);
"48
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 1102  ]
[e :U 1103 ]
[e :U 1102 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 1103  ]
[e :U 1104 ]
[; ;I2Cdev.c: 51: IdleI2C();
"51
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 52: WriteI2C(devAddr << 1 | 0x00);
"52
[e ( _WriteI2C (1 -> | << -> _devAddr `i -> 1 `i -> 0 `i `uc ]
[; ;I2Cdev.c: 55: IdleI2C();
"55
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 56: WriteI2C(regAddr);
"56
[e ( _WriteI2C (1 _regAddr ]
[; ;I2Cdev.c: 59: IdleI2C();
"59
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 60: SSPCON2bits.RSEN=1;while(SSPCON2bits.RSEN);
"60
[e = . . _SSPCON2bits 0 1 -> -> 1 `i `uc ]
[e $U 1105  ]
[e :U 1106 ]
[e :U 1105 ]
[e $ != -> . . _SSPCON2bits 0 1 `i -> -> -> 0 `i `Vuc `i 1106  ]
[e :U 1107 ]
[; ;I2Cdev.c: 63: IdleI2C();
"63
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 64: WriteI2C(devAddr << 1 | 0x01);
"64
[e ( _WriteI2C (1 -> | << -> _devAddr `i -> 1 `i -> 1 `i `uc ]
[; ;I2Cdev.c: 66: for (count = 0; count < length; count++) {
"66
{
[e = _count -> -> 0 `i `c ]
[e $U 1111  ]
[e :U 1108 ]
{
[; ;I2Cdev.c: 68: IdleI2C();
"68
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 69: data[count] = ReadI2C();
"69
[e = *U + _data * -> _count `x -> -> # *U _data `i `x ( _ReadI2C ..  ]
[; ;I2Cdev.c: 71: if (count == length - 1) {
"71
[e $ ! == -> _count `i - -> _length `i -> 1 `i 1112  ]
{
[; ;I2Cdev.c: 73: IdleI2C();
"73
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 74: SSPCON2bits.ACKDT=1;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"74
[e = . . _SSPCON2bits 0 5 -> -> 1 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 1113  ]
[e :U 1114 ]
[e :U 1113 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1114  ]
[e :U 1115 ]
"75
}
[; ;I2Cdev.c: 75: } else {
[e $U 1116  ]
[e :U 1112 ]
{
[; ;I2Cdev.c: 77: IdleI2C();
"77
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 78: SSPCON2bits.ACKDT=0;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"78
[e = . . _SSPCON2bits 0 5 -> -> 0 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 1117  ]
[e :U 1118 ]
[e :U 1117 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1118  ]
[e :U 1119 ]
"79
}
[e :U 1116 ]
"80
}
"66
[e ++ _count -> -> 1 `i `c ]
[e :U 1111 ]
[e $ < -> _count `i -> _length `i 1108  ]
[e :U 1109 ]
"80
}
[; ;I2Cdev.c: 79: }
[; ;I2Cdev.c: 80: }
[; ;I2Cdev.c: 83: IdleI2C();
"83
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 84: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"84
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 1120  ]
[e :U 1121 ]
[e :U 1120 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 1121  ]
[e :U 1122 ]
[; ;I2Cdev.c: 86: return count;
"86
[e ) _count ]
[e $UE 1101  ]
[; ;I2Cdev.c: 87: }
"87
[e :UE 1101 ]
}
"95
[v _I2Cdev_readByte `(c ~T0 @X0 1 ef3`uc`uc`*uc ]
{
[; ;I2Cdev.c: 95: int8_t I2Cdev_readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data) {
[e :U _I2Cdev_readByte ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _data `*uc ~T0 @X0 1 r3 ]
[f ]
[; ;I2Cdev.c: 96: return I2Cdev_readBytes(devAddr, regAddr, 1, data);
"96
[e ) ( _I2Cdev_readBytes (4 , , , _devAddr _regAddr -> -> 1 `i `uc _data ]
[e $UE 1123  ]
[; ;I2Cdev.c: 97: }
"97
[e :UE 1123 ]
}
"106
[v _I2Cdev_readWords `(c ~T0 @X0 1 ef4`uc`uc`uc`*ui ]
{
[; ;I2Cdev.c: 106: int8_t I2Cdev_readWords(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint16_t *data) {
[e :U _I2Cdev_readWords ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _length `uc ~T0 @X0 1 r3 ]
[v _data `*ui ~T0 @X0 1 r4 ]
[f ]
"107
[v _count `c ~T0 @X0 1 a ]
[; ;I2Cdev.c: 107: int8_t count = 0;
[e = _count -> -> 0 `i `c ]
[; ;I2Cdev.c: 110: IdleI2C();
"110
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 111: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN);
"111
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 1125  ]
[e :U 1126 ]
[e :U 1125 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 1126  ]
[e :U 1127 ]
[; ;I2Cdev.c: 114: IdleI2C();
"114
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 115: WriteI2C(devAddr << 1 | 0x00);
"115
[e ( _WriteI2C (1 -> | << -> _devAddr `i -> 1 `i -> 0 `i `uc ]
[; ;I2Cdev.c: 118: IdleI2C();
"118
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 119: WriteI2C(regAddr);
"119
[e ( _WriteI2C (1 _regAddr ]
[; ;I2Cdev.c: 122: IdleI2C();
"122
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 123: SSPCON2bits.RSEN=1;while(SSPCON2bits.RSEN);
"123
[e = . . _SSPCON2bits 0 1 -> -> 1 `i `uc ]
[e $U 1128  ]
[e :U 1129 ]
[e :U 1128 ]
[e $ != -> . . _SSPCON2bits 0 1 `i -> -> -> 0 `i `Vuc `i 1129  ]
[e :U 1130 ]
[; ;I2Cdev.c: 126: IdleI2C();
"126
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 127: WriteI2C(devAddr << 1 | 0x01);
"127
[e ( _WriteI2C (1 -> | << -> _devAddr `i -> 1 `i -> 1 `i `uc ]
[; ;I2Cdev.c: 129: for (count = 0; count < length; count++) {
"129
{
[e = _count -> -> 0 `i `c ]
[e $U 1134  ]
[e :U 1131 ]
{
[; ;I2Cdev.c: 131: IdleI2C();
"131
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 132: data[count] = ReadI2C() << 8;
"132
[e = *U + _data * -> _count `x -> -> # *U _data `i `x -> << -> ( _ReadI2C ..  `i -> 8 `i `ui ]
[; ;I2Cdev.c: 135: IdleI2C();
"135
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 136: SSPCON2bits.ACKDT=1;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"136
[e = . . _SSPCON2bits 0 5 -> -> 1 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 1135  ]
[e :U 1136 ]
[e :U 1135 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1136  ]
[e :U 1137 ]
[; ;I2Cdev.c: 139: IdleI2C();
"139
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 140: data[count] |= ReadI2C();
"140
[e =| *U + _data * -> _count `x -> -> # *U _data `i `x -> ( _ReadI2C ..  `ui ]
[; ;I2Cdev.c: 142: if (count == length - 1) {
"142
[e $ ! == -> _count `i - -> _length `i -> 1 `i 1138  ]
{
[; ;I2Cdev.c: 144: IdleI2C();
"144
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 145: SSPCON2bits.ACKDT=1;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"145
[e = . . _SSPCON2bits 0 5 -> -> 1 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 1139  ]
[e :U 1140 ]
[e :U 1139 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1140  ]
[e :U 1141 ]
"146
}
[; ;I2Cdev.c: 146: } else {
[e $U 1142  ]
[e :U 1138 ]
{
[; ;I2Cdev.c: 148: IdleI2C();
"148
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 149: SSPCON2bits.ACKDT=0;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"149
[e = . . _SSPCON2bits 0 5 -> -> 0 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 1143  ]
[e :U 1144 ]
[e :U 1143 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1144  ]
[e :U 1145 ]
"150
}
[e :U 1142 ]
"151
}
"129
[e ++ _count -> -> 1 `i `c ]
[e :U 1134 ]
[e $ < -> _count `i -> _length `i 1131  ]
[e :U 1132 ]
"151
}
[; ;I2Cdev.c: 150: }
[; ;I2Cdev.c: 151: }
[; ;I2Cdev.c: 154: IdleI2C();
"154
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 155: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"155
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 1146  ]
[e :U 1147 ]
[e :U 1146 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 1147  ]
[e :U 1148 ]
[; ;I2Cdev.c: 157: return count;
"157
[e ) _count ]
[e $UE 1124  ]
[; ;I2Cdev.c: 158: }
"158
[e :UE 1124 ]
}
"166
[v _I2Cdev_readWord `(c ~T0 @X0 1 ef3`uc`uc`*ui ]
{
[; ;I2Cdev.c: 166: int8_t I2Cdev_readWord(uint8_t devAddr, uint8_t regAddr, uint16_t *data) {
[e :U _I2Cdev_readWord ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _data `*ui ~T0 @X0 1 r3 ]
[f ]
[; ;I2Cdev.c: 167: return I2Cdev_readWords(devAddr, regAddr, 1, data);
"167
[e ) ( _I2Cdev_readWords (4 , , , _devAddr _regAddr -> -> 1 `i `uc _data ]
[e $UE 1149  ]
[; ;I2Cdev.c: 168: }
"168
[e :UE 1149 ]
}
"177
[v _I2Cdev_readBit `(c ~T0 @X0 1 ef4`uc`uc`uc`*uc ]
{
[; ;I2Cdev.c: 177: int8_t I2Cdev_readBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t *data) {
[e :U _I2Cdev_readBit ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _bitNum `uc ~T0 @X0 1 r3 ]
[v _data `*uc ~T0 @X0 1 r4 ]
[f ]
"178
[v _b `uc ~T0 @X0 1 a ]
"179
[v _count `uc ~T0 @X0 1 a ]
[; ;I2Cdev.c: 178: uint8_t b;
[; ;I2Cdev.c: 179: uint8_t count = I2Cdev_readByte(devAddr, regAddr, &b);
[e = _count -> ( _I2Cdev_readByte (3 , , _devAddr _regAddr &U _b `uc ]
[; ;I2Cdev.c: 180: *data = b & (1 << bitNum);
"180
[e = *U _data -> & -> _b `i << -> 1 `i _bitNum `uc ]
[; ;I2Cdev.c: 181: return count;
"181
[e ) -> _count `c ]
[e $UE 1150  ]
[; ;I2Cdev.c: 182: }
"182
[e :UE 1150 ]
}
"191
[v _I2Cdev_readBitW `(c ~T0 @X0 1 ef4`uc`uc`uc`*ui ]
{
[; ;I2Cdev.c: 191: int8_t I2Cdev_readBitW(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint16_t *data) {
[e :U _I2Cdev_readBitW ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _bitNum `uc ~T0 @X0 1 r3 ]
[v _data `*ui ~T0 @X0 1 r4 ]
[f ]
"192
[v _b `ui ~T0 @X0 1 a ]
"193
[v _count `uc ~T0 @X0 1 a ]
[; ;I2Cdev.c: 192: uint16_t b;
[; ;I2Cdev.c: 193: uint8_t count = I2Cdev_readWord(devAddr, regAddr, &b);
[e = _count -> ( _I2Cdev_readWord (3 , , _devAddr _regAddr &U _b `uc ]
[; ;I2Cdev.c: 194: *data = b & (1 << bitNum);
"194
[e = *U _data & _b -> << -> 1 `i _bitNum `ui ]
[; ;I2Cdev.c: 195: return count;
"195
[e ) -> _count `c ]
[e $UE 1151  ]
[; ;I2Cdev.c: 196: }
"196
[e :UE 1151 ]
}
"206
[v _I2Cdev_readBits `(c ~T0 @X0 1 ef5`uc`uc`uc`uc`*uc ]
{
[; ;I2Cdev.c: 206: int8_t I2Cdev_readBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data) {
[e :U _I2Cdev_readBits ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _bitStart `uc ~T0 @X0 1 r3 ]
[v _length `uc ~T0 @X0 1 r4 ]
[v _data `*uc ~T0 @X0 1 r5 ]
[f ]
"212
[v _count `uc ~T0 @X0 1 a ]
[v _b `uc ~T0 @X0 1 a ]
[; ;I2Cdev.c: 212: uint8_t count, b;
[; ;I2Cdev.c: 213: if ((count = I2Cdev_readByte(devAddr, regAddr, &b)) != 0) {
"213
[e $ ! != -> = _count -> ( _I2Cdev_readByte (3 , , _devAddr _regAddr &U _b `uc `i -> 0 `i 1153  ]
{
"214
[v _mask `uc ~T0 @X0 1 a ]
[; ;I2Cdev.c: 214: uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
[e = _mask -> << - << -> 1 `i _length -> 1 `i + - -> _bitStart `i -> _length `i -> 1 `i `uc ]
[; ;I2Cdev.c: 215: b &= mask;
"215
[e =& _b _mask ]
[; ;I2Cdev.c: 216: b >>= (bitStart - length + 1);
"216
[e =>> _b + - -> _bitStart `i -> _length `i -> 1 `i ]
[; ;I2Cdev.c: 217: *data = b;
"217
[e = *U _data _b ]
"218
}
[e :U 1153 ]
[; ;I2Cdev.c: 218: }
[; ;I2Cdev.c: 219: return count;
"219
[e ) -> _count `c ]
[e $UE 1152  ]
[; ;I2Cdev.c: 220: }
"220
[e :UE 1152 ]
}
"230
[v _I2Cdev_readBitsW `(c ~T0 @X0 1 ef5`uc`uc`uc`uc`*ui ]
{
[; ;I2Cdev.c: 230: int8_t I2Cdev_readBitsW(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint16_t *data) {
[e :U _I2Cdev_readBitsW ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _bitStart `uc ~T0 @X0 1 r3 ]
[v _length `uc ~T0 @X0 1 r4 ]
[v _data `*ui ~T0 @X0 1 r5 ]
[f ]
"236
[v _count `uc ~T0 @X0 1 a ]
"237
[v _w `ui ~T0 @X0 1 a ]
[; ;I2Cdev.c: 236: uint8_t count;
[; ;I2Cdev.c: 237: uint16_t w;
[; ;I2Cdev.c: 238: if ((count = I2Cdev_readWord(devAddr, regAddr, &w)) != 0) {
"238
[e $ ! != -> = _count -> ( _I2Cdev_readWord (3 , , _devAddr _regAddr &U _w `uc `i -> 0 `i 1155  ]
{
"239
[v _mask `ui ~T0 @X0 1 a ]
[; ;I2Cdev.c: 239: uint16_t mask = ((1 << length) - 1) << (bitStart - length + 1);
[e = _mask -> << - << -> 1 `i _length -> 1 `i + - -> _bitStart `i -> _length `i -> 1 `i `ui ]
[; ;I2Cdev.c: 240: w &= mask;
"240
[e =& _w _mask ]
[; ;I2Cdev.c: 241: w >>= (bitStart - length + 1);
"241
[e =>> _w + - -> _bitStart `i -> _length `i -> 1 `i ]
[; ;I2Cdev.c: 242: *data = w;
"242
[e = *U _data _w ]
"243
}
[e :U 1155 ]
[; ;I2Cdev.c: 243: }
[; ;I2Cdev.c: 244: return count;
"244
[e ) -> _count `c ]
[e $UE 1154  ]
[; ;I2Cdev.c: 245: }
"245
[e :UE 1154 ]
}
"254
[v _I2Cdev_writeBytes `(uc ~T0 @X0 1 ef4`uc`uc`uc`*uc ]
{
[; ;I2Cdev.c: 254: bool I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data) {
[e :U _I2Cdev_writeBytes ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _length `uc ~T0 @X0 1 r3 ]
[v _data `*uc ~T0 @X0 1 r4 ]
[f ]
[; ;I2Cdev.c: 256: IdleI2C();
"256
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 257: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN);
"257
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 1157  ]
[e :U 1158 ]
[e :U 1157 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 1158  ]
[e :U 1159 ]
[; ;I2Cdev.c: 260: IdleI2C();
"260
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 261: WriteI2C(devAddr << 1 | 0x00);
"261
[e ( _WriteI2C (1 -> | << -> _devAddr `i -> 1 `i -> 0 `i `uc ]
[; ;I2Cdev.c: 264: IdleI2C();
"264
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 265: WriteI2C(regAddr);
"265
[e ( _WriteI2C (1 _regAddr ]
[; ;I2Cdev.c: 267: for (uint8_t i = 0; i < length; i++) {
"267
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $U 1163  ]
[e :U 1160 ]
{
[; ;I2Cdev.c: 269: IdleI2C();
"269
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 270: WriteI2C(data[i]);
"270
[e ( _WriteI2C (1 *U + _data * -> _i `ux -> -> # *U _data `ui `ux ]
"271
}
"267
[e ++ _i -> -> 1 `i `uc ]
[e :U 1163 ]
[e $ < -> _i `i -> _length `i 1160  ]
[e :U 1161 ]
"271
}
[; ;I2Cdev.c: 271: }
[; ;I2Cdev.c: 274: IdleI2C();
"274
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 275: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"275
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 1164  ]
[e :U 1165 ]
[e :U 1164 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 1165  ]
[e :U 1166 ]
[; ;I2Cdev.c: 277: return 1;
"277
[e ) -> -> 1 `i `uc ]
[e $UE 1156  ]
[; ;I2Cdev.c: 278: }
"278
[e :UE 1156 ]
}
"286
[v _I2Cdev_writeByte `(uc ~T0 @X0 1 ef3`uc`uc`uc ]
{
[; ;I2Cdev.c: 286: bool I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data) {
[e :U _I2Cdev_writeByte ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _data `uc ~T0 @X0 1 r3 ]
[f ]
[; ;I2Cdev.c: 287: return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
"287
[e ) ( _I2Cdev_writeBytes (4 , , , _devAddr _regAddr -> -> 1 `i `uc &U _data ]
[e $UE 1167  ]
[; ;I2Cdev.c: 288: }
"288
[e :UE 1167 ]
}
"297
[v _I2Cdev_writeWords `(uc ~T0 @X0 1 ef4`uc`uc`uc`*ui ]
{
[; ;I2Cdev.c: 297: bool I2Cdev_writeWords(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint16_t* data) {
[e :U _I2Cdev_writeWords ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _length `uc ~T0 @X0 1 r3 ]
[v _data `*ui ~T0 @X0 1 r4 ]
[f ]
[; ;I2Cdev.c: 299: IdleI2C();
"299
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 300: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN);
"300
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 1169  ]
[e :U 1170 ]
[e :U 1169 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 1170  ]
[e :U 1171 ]
[; ;I2Cdev.c: 303: IdleI2C();
"303
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 304: WriteI2C(devAddr << 1 | 0x00);
"304
[e ( _WriteI2C (1 -> | << -> _devAddr `i -> 1 `i -> 0 `i `uc ]
[; ;I2Cdev.c: 307: IdleI2C();
"307
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 308: WriteI2C(regAddr);
"308
[e ( _WriteI2C (1 _regAddr ]
[; ;I2Cdev.c: 310: for (uint8_t i = 0; i < length; i++) {
"310
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $U 1175  ]
[e :U 1172 ]
{
[; ;I2Cdev.c: 312: IdleI2C();
"312
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 313: WriteI2C(data[i] >> 8);
"313
[e ( _WriteI2C (1 -> >> *U + _data * -> _i `ux -> -> # *U _data `ui `ux -> 8 `i `uc ]
[; ;I2Cdev.c: 316: IdleI2C();
"316
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 317: WriteI2C(data[i] & 0xFF);
"317
[e ( _WriteI2C (1 -> & *U + _data * -> _i `ux -> -> # *U _data `ui `ux -> -> 255 `i `ui `uc ]
"318
}
"310
[e ++ _i -> -> 1 `i `uc ]
[e :U 1175 ]
[e $ < -> _i `i -> _length `i 1172  ]
[e :U 1173 ]
"318
}
[; ;I2Cdev.c: 318: }
[; ;I2Cdev.c: 321: IdleI2C();
"321
[e ( _IdleI2C ..  ]
[; ;I2Cdev.c: 322: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"322
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 1176  ]
[e :U 1177 ]
[e :U 1176 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 1177  ]
[e :U 1178 ]
[; ;I2Cdev.c: 324: return 1;
"324
[e ) -> -> 1 `i `uc ]
[e $UE 1168  ]
[; ;I2Cdev.c: 325: }
"325
[e :UE 1168 ]
}
"333
[v _I2Cdev_writeWord `(uc ~T0 @X0 1 ef3`uc`uc`ui ]
{
[; ;I2Cdev.c: 333: bool I2Cdev_writeWord(uint8_t devAddr, uint8_t regAddr, uint16_t data) {
[e :U _I2Cdev_writeWord ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _data `ui ~T0 @X0 1 r3 ]
[f ]
[; ;I2Cdev.c: 334: return I2Cdev_writeWords(devAddr, regAddr, 1, &data);
"334
[e ) ( _I2Cdev_writeWords (4 , , , _devAddr _regAddr -> -> 1 `i `uc &U _data ]
[e $UE 1179  ]
[; ;I2Cdev.c: 335: }
"335
[e :UE 1179 ]
}
"344
[v _I2Cdev_writeBit `(uc ~T0 @X0 1 ef4`uc`uc`uc`uc ]
{
[; ;I2Cdev.c: 344: bool I2Cdev_writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data) {
[e :U _I2Cdev_writeBit ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _bitNum `uc ~T0 @X0 1 r3 ]
[v _data `uc ~T0 @X0 1 r4 ]
[f ]
"345
[v _b `uc ~T0 @X0 1 a ]
[; ;I2Cdev.c: 345: uint8_t b;
[; ;I2Cdev.c: 346: I2Cdev_readByte(devAddr, regAddr, &b);
"346
[e ( _I2Cdev_readByte (3 , , _devAddr _regAddr &U _b ]
[; ;I2Cdev.c: 347: b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
"347
[e = _b -> ? != -> _data `i -> 0 `i : | -> _b `i << -> 1 `i _bitNum & -> _b `i ~ << -> 1 `i _bitNum `uc ]
[; ;I2Cdev.c: 348: return I2Cdev_writeByte(devAddr, regAddr, b);
"348
[e ) ( _I2Cdev_writeByte (3 , , _devAddr _regAddr _b ]
[e $UE 1180  ]
[; ;I2Cdev.c: 349: }
"349
[e :UE 1180 ]
}
"358
[v _I2Cdev_writeBitW `(uc ~T0 @X0 1 ef4`uc`uc`uc`ui ]
{
[; ;I2Cdev.c: 358: bool I2Cdev_writeBitW(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint16_t data) {
[e :U _I2Cdev_writeBitW ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _bitNum `uc ~T0 @X0 1 r3 ]
[v _data `ui ~T0 @X0 1 r4 ]
[f ]
"359
[v _w `ui ~T0 @X0 1 a ]
[; ;I2Cdev.c: 359: uint16_t w;
[; ;I2Cdev.c: 360: I2Cdev_readWord(devAddr, regAddr, &w);
"360
[e ( _I2Cdev_readWord (3 , , _devAddr _regAddr &U _w ]
[; ;I2Cdev.c: 361: w = (data != 0) ? (w | (1 << bitNum)) : (w & ~(1 << bitNum));
"361
[e = _w ? != _data -> -> 0 `i `ui : | _w -> << -> 1 `i _bitNum `ui & _w -> ~ << -> 1 `i _bitNum `ui ]
[; ;I2Cdev.c: 362: return I2Cdev_writeWord(devAddr, regAddr, w);
"362
[e ) ( _I2Cdev_writeWord (3 , , _devAddr _regAddr _w ]
[e $UE 1181  ]
[; ;I2Cdev.c: 363: }
"363
[e :UE 1181 ]
}
"373
[v _I2Cdev_writeBits `(uc ~T0 @X0 1 ef5`uc`uc`uc`uc`uc ]
{
[; ;I2Cdev.c: 373: bool I2Cdev_writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data) {
[e :U _I2Cdev_writeBits ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _bitStart `uc ~T0 @X0 1 r3 ]
[v _length `uc ~T0 @X0 1 r4 ]
[v _data `uc ~T0 @X0 1 r5 ]
[f ]
"381
[v _b `uc ~T0 @X0 1 a ]
[; ;I2Cdev.c: 381: uint8_t b;
[; ;I2Cdev.c: 382: if (I2Cdev_readByte(devAddr, regAddr, &b) != 0) {
"382
[e $ ! != -> ( _I2Cdev_readByte (3 , , _devAddr _regAddr &U _b `i -> 0 `i 1183  ]
{
"383
[v _mask `uc ~T0 @X0 1 a ]
[; ;I2Cdev.c: 383: uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
[e = _mask -> << - << -> 1 `i _length -> 1 `i + - -> _bitStart `i -> _length `i -> 1 `i `uc ]
[; ;I2Cdev.c: 384: data <<= (bitStart - length + 1);
"384
[e =<< _data + - -> _bitStart `i -> _length `i -> 1 `i ]
[; ;I2Cdev.c: 385: data &= mask;
"385
[e =& _data _mask ]
[; ;I2Cdev.c: 386: b &= ~(mask);
"386
[e =& _b -> ~ -> _mask `i `uc ]
[; ;I2Cdev.c: 387: b |= data;
"387
[e =| _b _data ]
[; ;I2Cdev.c: 388: return I2Cdev_writeByte(devAddr, regAddr, b);
"388
[e ) ( _I2Cdev_writeByte (3 , , _devAddr _regAddr _b ]
[e $UE 1182  ]
"389
}
[; ;I2Cdev.c: 389: } else {
[e $U 1184  ]
[e :U 1183 ]
{
[; ;I2Cdev.c: 390: return 0;
"390
[e ) -> -> 0 `i `uc ]
[e $UE 1182  ]
"391
}
[e :U 1184 ]
[; ;I2Cdev.c: 391: }
[; ;I2Cdev.c: 392: }
"392
[e :UE 1182 ]
}
"402
[v _I2Cdev_writeBitsW `(uc ~T0 @X0 1 ef5`uc`uc`uc`uc`ui ]
{
[; ;I2Cdev.c: 402: bool I2Cdev_writeBitsW(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint16_t data) {
[e :U _I2Cdev_writeBitsW ]
[v _devAddr `uc ~T0 @X0 1 r1 ]
[v _regAddr `uc ~T0 @X0 1 r2 ]
[v _bitStart `uc ~T0 @X0 1 r3 ]
[v _length `uc ~T0 @X0 1 r4 ]
[v _data `ui ~T0 @X0 1 r5 ]
[f ]
"410
[v _w `ui ~T0 @X0 1 a ]
[; ;I2Cdev.c: 410: uint16_t w;
[; ;I2Cdev.c: 411: if (I2Cdev_readWord(devAddr, regAddr, &w) != 0) {
"411
[e $ ! != -> ( _I2Cdev_readWord (3 , , _devAddr _regAddr &U _w `i -> 0 `i 1186  ]
{
"412
[v _mask `ui ~T0 @X0 1 a ]
[; ;I2Cdev.c: 412: uint16_t mask = ((1 << length) - 1) << (bitStart - length + 1);
[e = _mask -> << - << -> 1 `i _length -> 1 `i + - -> _bitStart `i -> _length `i -> 1 `i `ui ]
[; ;I2Cdev.c: 413: data <<= (bitStart - length + 1);
"413
[e =<< _data + - -> _bitStart `i -> _length `i -> 1 `i ]
[; ;I2Cdev.c: 414: data &= mask;
"414
[e =& _data _mask ]
[; ;I2Cdev.c: 415: w &= ~(mask);
"415
[e =& _w ~ _mask ]
[; ;I2Cdev.c: 416: w |= data;
"416
[e =| _w _data ]
[; ;I2Cdev.c: 417: return I2Cdev_writeWord(devAddr, regAddr, w);
"417
[e ) ( _I2Cdev_writeWord (3 , , _devAddr _regAddr _w ]
[e $UE 1185  ]
"418
}
[; ;I2Cdev.c: 418: } else {
[e $U 1187  ]
[e :U 1186 ]
{
[; ;I2Cdev.c: 419: return 0;
"419
[e ) -> -> 0 `i `uc ]
[e $UE 1185  ]
"420
}
[e :U 1187 ]
[; ;I2Cdev.c: 420: }
[; ;I2Cdev.c: 421: }
"421
[e :UE 1185 ]
}
[; ;MPU6050.h: 406: typedef struct MPU6050_t {
[; ;MPU6050.h: 407: uint8_t devAddr;
[; ;MPU6050.h: 408: uint8_t buffer[14];
[; ;MPU6050.h: 409: } MPU6050_t;
[; ;MPU6050.h: 411: void MPU6050(uint8_t address);
[; ;MPU6050.h: 413: void MPU6050_initialize();
[; ;MPU6050.h: 414: bool MPU6050_testConnection();
[; ;MPU6050.h: 417: uint8_t MPU6050_getAuxVDDIOLevel();
[; ;MPU6050.h: 418: void MPU6050_setAuxVDDIOLevel(uint8_t level);
[; ;MPU6050.h: 421: uint8_t MPU6050_getRate();
[; ;MPU6050.h: 422: void MPU6050_setRate(uint8_t rate);
[; ;MPU6050.h: 425: uint8_t MPU6050_getExternalFrameSync();
[; ;MPU6050.h: 426: void MPU6050_setExternalFrameSync(uint8_t sync);
[; ;MPU6050.h: 427: uint8_t MPU6050_getDLPFMode();
[; ;MPU6050.h: 428: void MPU6050_setDLPFMode(uint8_t bandwidth);
[; ;MPU6050.h: 431: uint8_t MPU6050_getFullScaleGyroRange();
[; ;MPU6050.h: 432: void MPU6050_setFullScaleGyroRange(uint8_t range);
[; ;MPU6050.h: 435: bool MPU6050_getAccelXSelfTest();
[; ;MPU6050.h: 436: void MPU6050_setAccelXSelfTest(bool enabled);
[; ;MPU6050.h: 437: bool MPU6050_getAccelYSelfTest();
[; ;MPU6050.h: 438: void MPU6050_setAccelYSelfTest(bool enabled);
[; ;MPU6050.h: 439: bool MPU6050_getAccelZSelfTest();
[; ;MPU6050.h: 440: void MPU6050_setAccelZSelfTest(bool enabled);
[; ;MPU6050.h: 441: uint8_t MPU6050_getFullScaleAccelRange();
[; ;MPU6050.h: 442: void MPU6050_setFullScaleAccelRange(uint8_t range);
[; ;MPU6050.h: 443: uint8_t MPU6050_getDHPFMode();
[; ;MPU6050.h: 444: void MPU6050_setDHPFMode(uint8_t mode);
[; ;MPU6050.h: 447: uint8_t MPU6050_getFreefallDetectionThreshold();
[; ;MPU6050.h: 448: void MPU6050_setFreefallDetectionThreshold(uint8_t threshold);
[; ;MPU6050.h: 451: uint8_t MPU6050_getFreefallDetectionDuration();
[; ;MPU6050.h: 452: void MPU6050_setFreefallDetectionDuration(uint8_t duration);
[; ;MPU6050.h: 455: uint8_t MPU6050_getMotionDetectionThreshold();
[; ;MPU6050.h: 456: void MPU6050_setMotionDetectionThreshold(uint8_t threshold);
[; ;MPU6050.h: 459: uint8_t MPU6050_getMotionDetectionDuration();
[; ;MPU6050.h: 460: void MPU6050_setMotionDetectionDuration(uint8_t duration);
[; ;MPU6050.h: 463: uint8_t MPU6050_getZeroMotionDetectionThreshold();
[; ;MPU6050.h: 464: void MPU6050_setZeroMotionDetectionThreshold(uint8_t threshold);
[; ;MPU6050.h: 467: uint8_t MPU6050_getZeroMotionDetectionDuration();
[; ;MPU6050.h: 468: void MPU6050_setZeroMotionDetectionDuration(uint8_t duration);
[; ;MPU6050.h: 471: bool MPU6050_getTempFIFOEnabled();
[; ;MPU6050.h: 472: void MPU6050_setTempFIFOEnabled(bool enabled);
[; ;MPU6050.h: 473: bool MPU6050_getXGyroFIFOEnabled();
[; ;MPU6050.h: 474: void MPU6050_setXGyroFIFOEnabled(bool enabled);
[; ;MPU6050.h: 475: bool MPU6050_getYGyroFIFOEnabled();
[; ;MPU6050.h: 476: void MPU6050_setYGyroFIFOEnabled(bool enabled);
[; ;MPU6050.h: 477: bool MPU6050_getZGyroFIFOEnabled();
[; ;MPU6050.h: 478: void MPU6050_setZGyroFIFOEnabled(bool enabled);
[; ;MPU6050.h: 479: bool MPU6050_getAccelFIFOEnabled();
[; ;MPU6050.h: 480: void MPU6050_setAccelFIFOEnabled(bool enabled);
[; ;MPU6050.h: 481: bool MPU6050_getSlave2FIFOEnabled();
[; ;MPU6050.h: 482: void MPU6050_setSlave2FIFOEnabled(bool enabled);
[; ;MPU6050.h: 483: bool MPU6050_getSlave1FIFOEnabled();
[; ;MPU6050.h: 484: void MPU6050_setSlave1FIFOEnabled(bool enabled);
[; ;MPU6050.h: 485: bool MPU6050_getSlave0FIFOEnabled();
[; ;MPU6050.h: 486: void MPU6050_setSlave0FIFOEnabled(bool enabled);
[; ;MPU6050.h: 489: bool MPU6050_getMultiMasterEnabled();
[; ;MPU6050.h: 490: void MPU6050_setMultiMasterEnabled(bool enabled);
[; ;MPU6050.h: 491: bool MPU6050_getWaitForExternalSensorEnabled();
[; ;MPU6050.h: 492: void MPU6050_setWaitForExternalSensorEnabled(bool enabled);
[; ;MPU6050.h: 493: bool MPU6050_getSlave3FIFOEnabled();
[; ;MPU6050.h: 494: void MPU6050_setSlave3FIFOEnabled(bool enabled);
[; ;MPU6050.h: 495: bool MPU6050_getSlaveReadWriteTransitionEnabled();
[; ;MPU6050.h: 496: void MPU6050_setSlaveReadWriteTransitionEnabled(bool enabled);
[; ;MPU6050.h: 497: uint8_t MPU6050_getMasterClockSpeed();
[; ;MPU6050.h: 498: void MPU6050_setMasterClockSpeed(uint8_t speed);
[; ;MPU6050.h: 501: uint8_t MPU6050_getSlaveAddress(uint8_t num);
[; ;MPU6050.h: 502: void MPU6050_setSlaveAddress(uint8_t num, uint8_t address);
[; ;MPU6050.h: 503: uint8_t MPU6050_getSlaveRegister(uint8_t num);
[; ;MPU6050.h: 504: void MPU6050_setSlaveRegister(uint8_t num, uint8_t reg);
[; ;MPU6050.h: 505: bool MPU6050_getSlaveEnabled(uint8_t num);
[; ;MPU6050.h: 506: void MPU6050_setSlaveEnabled(uint8_t num, bool enabled);
[; ;MPU6050.h: 507: bool MPU6050_getSlaveWordByteSwap(uint8_t num);
[; ;MPU6050.h: 508: void MPU6050_setSlaveWordByteSwap(uint8_t num, bool enabled);
[; ;MPU6050.h: 509: bool MPU6050_getSlaveWriteMode(uint8_t num);
[; ;MPU6050.h: 510: void MPU6050_setSlaveWriteMode(uint8_t num, bool mode);
[; ;MPU6050.h: 511: bool MPU6050_getSlaveWordGroupOffset(uint8_t num);
[; ;MPU6050.h: 512: void MPU6050_setSlaveWordGroupOffset(uint8_t num, bool enabled);
[; ;MPU6050.h: 513: uint8_t MPU6050_getSlaveDataLength(uint8_t num);
[; ;MPU6050.h: 514: void MPU6050_setSlaveDataLength(uint8_t num, uint8_t length);
[; ;MPU6050.h: 517: uint8_t MPU6050_getSlave4Address();
[; ;MPU6050.h: 518: void MPU6050_setSlave4Address(uint8_t address);
[; ;MPU6050.h: 519: uint8_t MPU6050_getSlave4Register();
[; ;MPU6050.h: 520: void MPU6050_setSlave4Register(uint8_t reg);
[; ;MPU6050.h: 521: void MPU6050_setSlave4OutputByte(uint8_t data);
[; ;MPU6050.h: 522: bool MPU6050_getSlave4Enabled();
[; ;MPU6050.h: 523: void MPU6050_setSlave4Enabled(bool enabled);
[; ;MPU6050.h: 524: bool MPU6050_getSlave4InterruptEnabled();
[; ;MPU6050.h: 525: void MPU6050_setSlave4InterruptEnabled(bool enabled);
[; ;MPU6050.h: 526: bool MPU6050_getSlave4WriteMode();
[; ;MPU6050.h: 527: void MPU6050_setSlave4WriteMode(bool mode);
[; ;MPU6050.h: 528: uint8_t MPU6050_getSlave4MasterDelay();
[; ;MPU6050.h: 529: void MPU6050_setSlave4MasterDelay(uint8_t delay);
[; ;MPU6050.h: 530: uint8_t MPU6050_getSlate4InputByte();
[; ;MPU6050.h: 533: bool MPU6050_getPassthroughStatus();
[; ;MPU6050.h: 534: bool MPU6050_getSlave4IsDone();
[; ;MPU6050.h: 535: bool MPU6050_getLostArbitration();
[; ;MPU6050.h: 536: bool MPU6050_getSlave4Nack();
[; ;MPU6050.h: 537: bool MPU6050_getSlave3Nack();
[; ;MPU6050.h: 538: bool MPU6050_getSlave2Nack();
[; ;MPU6050.h: 539: bool MPU6050_getSlave1Nack();
[; ;MPU6050.h: 540: bool MPU6050_getSlave0Nack();
[; ;MPU6050.h: 543: bool MPU6050_getInterruptMode();
[; ;MPU6050.h: 544: void MPU6050_setInterruptMode(bool mode);
[; ;MPU6050.h: 545: bool MPU6050_getInterruptDrive();
[; ;MPU6050.h: 546: void MPU6050_setInterruptDrive(bool drive);
[; ;MPU6050.h: 547: bool MPU6050_getInterruptLatch();
[; ;MPU6050.h: 548: void MPU6050_setInterruptLatch(bool latch);
[; ;MPU6050.h: 549: bool MPU6050_getInterruptLatchClear();
[; ;MPU6050.h: 550: void MPU6050_setInterruptLatchClear(bool clear);
[; ;MPU6050.h: 551: bool MPU6050_getFSyncInterruptLevel();
[; ;MPU6050.h: 552: void MPU6050_setFSyncInterruptLevel(bool level);
[; ;MPU6050.h: 553: bool MPU6050_getFSyncInterruptEnabled();
[; ;MPU6050.h: 554: void MPU6050_setFSyncInterruptEnabled(bool enabled);
[; ;MPU6050.h: 555: bool MPU6050_getI2CBypassEnabled();
[; ;MPU6050.h: 556: void MPU6050_setI2CBypassEnabled(bool enabled);
[; ;MPU6050.h: 557: bool MPU6050_getClockOutputEnabled();
[; ;MPU6050.h: 558: void MPU6050_setClockOutputEnabled(bool enabled);
[; ;MPU6050.h: 561: uint8_t MPU6050_getIntEnabled();
[; ;MPU6050.h: 562: void MPU6050_setIntEnabled(uint8_t enabled);
[; ;MPU6050.h: 563: bool MPU6050_getIntFreefallEnabled();
[; ;MPU6050.h: 564: void MPU6050_setIntFreefallEnabled(bool enabled);
[; ;MPU6050.h: 565: bool MPU6050_getIntMotionEnabled();
[; ;MPU6050.h: 566: void MPU6050_setIntMotionEnabled(bool enabled);
[; ;MPU6050.h: 567: bool MPU6050_getIntZeroMotionEnabled();
[; ;MPU6050.h: 568: void MPU6050_setIntZeroMotionEnabled(bool enabled);
[; ;MPU6050.h: 569: bool MPU6050_getIntFIFOBufferOverflowEnabled();
[; ;MPU6050.h: 570: void MPU6050_setIntFIFOBufferOverflowEnabled(bool enabled);
[; ;MPU6050.h: 571: bool MPU6050_getIntI2CMasterEnabled();
[; ;MPU6050.h: 572: void MPU6050_setIntI2CMasterEnabled(bool enabled);
[; ;MPU6050.h: 573: bool MPU6050_getIntDataReadyEnabled();
[; ;MPU6050.h: 574: void MPU6050_setIntDataReadyEnabled(bool enabled);
[; ;MPU6050.h: 577: uint8_t MPU6050_getIntStatus();
[; ;MPU6050.h: 578: bool MPU6050_getIntFreefallStatus();
[; ;MPU6050.h: 579: bool MPU6050_getIntMotionStatus();
[; ;MPU6050.h: 580: bool MPU6050_getIntZeroMotionStatus();
[; ;MPU6050.h: 581: bool MPU6050_getIntFIFOBufferOverflowStatus();
[; ;MPU6050.h: 582: bool MPU6050_getIntI2CMasterStatus();
[; ;MPU6050.h: 583: bool MPU6050_getIntDataReadyStatus();
[; ;MPU6050.h: 586: void MPU6050_getMotion9(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz, int16_t* mx, int16_t* my, int16_t* mz);
[; ;MPU6050.h: 587: void MPU6050_getMotion6(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz);
[; ;MPU6050.h: 588: void MPU6050_getAcceleration(int16_t* x, int16_t* y, int16_t* z);
[; ;MPU6050.h: 589: int16_t MPU6050_getAccelerationX();
[; ;MPU6050.h: 590: int16_t MPU6050_getAccelerationY();
[; ;MPU6050.h: 591: int16_t MPU6050_getAccelerationZ();
[; ;MPU6050.h: 594: int16_t MPU6050_getTemperature();
[; ;MPU6050.h: 597: void MPU6050_getRotation(int16_t* x, int16_t* y, int16_t* z);
[; ;MPU6050.h: 598: int16_t MPU6050_getRotationX();
[; ;MPU6050.h: 599: int16_t MPU6050_getRotationY();
[; ;MPU6050.h: 600: int16_t MPU6050_getRotationZ();
[; ;MPU6050.h: 603: uint8_t MPU6050_getExternalSensorByte(int position);
[; ;MPU6050.h: 604: uint16_t MPU6050_getExternalSensorWord(int position);
[; ;MPU6050.h: 605: uint32_t getExternalSensorDWord(int position);
[; ;MPU6050.h: 608: bool MPU6050_getXNegMotionDetected();
[; ;MPU6050.h: 609: bool MPU6050_getXPosMotionDetected();
[; ;MPU6050.h: 610: bool MPU6050_getYNegMotionDetected();
[; ;MPU6050.h: 611: bool MPU6050_getYPosMotionDetected();
[; ;MPU6050.h: 612: bool MPU6050_getZNegMotionDetected();
[; ;MPU6050.h: 613: bool MPU6050_getZPosMotionDetected();
[; ;MPU6050.h: 614: bool MPU6050_getZeroMotionDetected();
[; ;MPU6050.h: 617: void MPU6050_setSlaveOutputByte(uint8_t num, uint8_t data);
[; ;MPU6050.h: 620: bool MPU6050_getExternalShadowDelayEnabled();
[; ;MPU6050.h: 621: void MPU6050_setExternalShadowDelayEnabled(bool enabled);
[; ;MPU6050.h: 622: bool MPU6050_getSlaveDelayEnabled(uint8_t num);
[; ;MPU6050.h: 623: void MPU6050_setSlaveDelayEnabled(uint8_t num, bool enabled);
[; ;MPU6050.h: 626: void MPU6050_resetGyroscopePath();
[; ;MPU6050.h: 627: void MPU6050_resetAccelerometerPath();
[; ;MPU6050.h: 628: void MPU6050_resetTemperaturePath();
[; ;MPU6050.h: 631: uint8_t MPU6050_getAccelerometerPowerOnDelay();
[; ;MPU6050.h: 632: void MPU6050_setAccelerometerPowerOnDelay(uint8_t delay);
[; ;MPU6050.h: 633: uint8_t MPU6050_getFreefallDetectionCounterDecrement();
[; ;MPU6050.h: 634: void MPU6050_setFreefallDetectionCounterDecrement(uint8_t decrement);
[; ;MPU6050.h: 635: uint8_t MPU6050_getMotionDetectionCounterDecrement();
[; ;MPU6050.h: 636: void MPU6050_setMotionDetectionCounterDecrement(uint8_t decrement);
[; ;MPU6050.h: 639: bool MPU6050_getFIFOEnabled();
[; ;MPU6050.h: 640: void MPU6050_setFIFOEnabled(bool enabled);
[; ;MPU6050.h: 641: bool MPU6050_getI2CMasterModeEnabled();
[; ;MPU6050.h: 642: void MPU6050_setI2CMasterModeEnabled(bool enabled);
[; ;MPU6050.h: 643: void MPU6050_switchSPIEnabled(bool enabled);
[; ;MPU6050.h: 644: void MPU6050_resetFIFO();
[; ;MPU6050.h: 645: void MPU6050_resetI2CMaster();
[; ;MPU6050.h: 646: void MPU6050_resetSensors();
[; ;MPU6050.h: 649: void MPU6050_reset();
[; ;MPU6050.h: 650: bool MPU6050_getSleepEnabled();
[; ;MPU6050.h: 651: void MPU6050_setSleepEnabled(bool enabled);
[; ;MPU6050.h: 652: bool MPU6050_getWakeCycleEnabled();
[; ;MPU6050.h: 653: void MPU6050_setWakeCycleEnabled(bool enabled);
[; ;MPU6050.h: 654: bool MPU6050_getTempSensorEnabled();
[; ;MPU6050.h: 655: void MPU6050_setTempSensorEnabled(bool enabled);
[; ;MPU6050.h: 656: uint8_t MPU6050_getClockSource();
[; ;MPU6050.h: 657: void MPU6050_setClockSource(uint8_t source);
[; ;MPU6050.h: 660: uint8_t MPU6050_getWakeFrequency();
[; ;MPU6050.h: 661: void MPU6050_setWakeFrequency(uint8_t frequency);
[; ;MPU6050.h: 662: bool MPU6050_getStandbyXAccelEnabled();
[; ;MPU6050.h: 663: void MPU6050_setStandbyXAccelEnabled(bool enabled);
[; ;MPU6050.h: 664: bool MPU6050_getStandbyYAccelEnabled();
[; ;MPU6050.h: 665: void MPU6050_setStandbyYAccelEnabled(bool enabled);
[; ;MPU6050.h: 666: bool MPU6050_getStandbyZAccelEnabled();
[; ;MPU6050.h: 667: void MPU6050_setStandbyZAccelEnabled(bool enabled);
[; ;MPU6050.h: 668: bool MPU6050_getStandbyXGyroEnabled();
[; ;MPU6050.h: 669: void MPU6050_setStandbyXGyroEnabled(bool enabled);
[; ;MPU6050.h: 670: bool MPU6050_getStandbyYGyroEnabled();
[; ;MPU6050.h: 671: void MPU6050_setStandbyYGyroEnabled(bool enabled);
[; ;MPU6050.h: 672: bool MPU6050_getStandbyZGyroEnabled();
[; ;MPU6050.h: 673: void MPU6050_setStandbyZGyroEnabled(bool enabled);
[; ;MPU6050.h: 676: uint16_t MPU6050_getFIFOCount();
[; ;MPU6050.h: 679: uint8_t MPU6050_getFIFOByte();
[; ;MPU6050.h: 680: void MPU6050_setFIFOByte(uint8_t data);
[; ;MPU6050.h: 681: void MPU6050_getFIFOBytes(uint8_t *data, uint8_t length);
[; ;MPU6050.h: 684: uint8_t MPU6050_getDeviceID();
[; ;MPU6050.h: 685: void MPU6050_setDeviceID(uint8_t id);
[; ;MPU6050.h: 690: uint8_t MPU6050_getOTPBankValid();
[; ;MPU6050.h: 691: void MPU6050_setOTPBankValid(bool enabled);
[; ;MPU6050.h: 692: int8_t getXGyroOffsetTC();
[; ;MPU6050.h: 693: void MPU6050_setXGyroOffsetTC(int8_t offset);
[; ;MPU6050.h: 696: int8_t getYGyroOffsetTC();
[; ;MPU6050.h: 697: void MPU6050_setYGyroOffsetTC(int8_t offset);
[; ;MPU6050.h: 700: int8_t getZGyroOffsetTC();
[; ;MPU6050.h: 701: void MPU6050_setZGyroOffsetTC(int8_t offset);
[; ;MPU6050.h: 704: int8_t getXFineGain();
[; ;MPU6050.h: 705: void MPU6050_setXFineGain(int8_t gain);
[; ;MPU6050.h: 708: int8_t getYFineGain();
[; ;MPU6050.h: 709: void MPU6050_setYFineGain(int8_t gain);
[; ;MPU6050.h: 712: int8_t getZFineGain();
[; ;MPU6050.h: 713: void MPU6050_setZFineGain(int8_t gain);
[; ;MPU6050.h: 716: int16_t MPU6050_getXAccelOffset();
[; ;MPU6050.h: 717: void MPU6050_setXAccelOffset(int16_t offset);
[; ;MPU6050.h: 720: int16_t MPU6050_getYAccelOffset();
[; ;MPU6050.h: 721: void MPU6050_setYAccelOffset(int16_t offset);
[; ;MPU6050.h: 724: int16_t MPU6050_getZAccelOffset();
[; ;MPU6050.h: 725: void MPU6050_setZAccelOffset(int16_t offset);
[; ;MPU6050.h: 728: int16_t MPU6050_getXGyroOffset();
[; ;MPU6050.h: 729: void MPU6050_setXGyroOffset(int16_t offset);
[; ;MPU6050.h: 732: int16_t MPU6050_getYGyroOffset();
[; ;MPU6050.h: 733: void MPU6050_setYGyroOffset(int16_t offset);
[; ;MPU6050.h: 736: int16_t MPU6050_getZGyroOffset();
[; ;MPU6050.h: 737: void MPU6050_setZGyroOffset(int16_t offset);
[; ;MPU6050.h: 740: bool MPU6050_getIntPLLReadyEnabled();
[; ;MPU6050.h: 741: void MPU6050_setIntPLLReadyEnabled(bool enabled);
[; ;MPU6050.h: 742: bool MPU6050_getIntDMPEnabled();
[; ;MPU6050.h: 743: void MPU6050_setIntDMPEnabled(bool enabled);
[; ;MPU6050.h: 746: bool MPU6050_getDMPInt5Status();
[; ;MPU6050.h: 747: bool MPU6050_getDMPInt4Status();
[; ;MPU6050.h: 748: bool MPU6050_getDMPInt3Status();
[; ;MPU6050.h: 749: bool MPU6050_getDMPInt2Status();
[; ;MPU6050.h: 750: bool MPU6050_getDMPInt1Status();
[; ;MPU6050.h: 751: bool MPU6050_getDMPInt0Status();
[; ;MPU6050.h: 754: bool MPU6050_getIntPLLReadyStatus();
[; ;MPU6050.h: 755: bool MPU6050_getIntDMPStatus();
[; ;MPU6050.h: 758: bool MPU6050_getDMPEnabled();
[; ;MPU6050.h: 759: void MPU6050_setDMPEnabled(bool enabled);
[; ;MPU6050.h: 760: void MPU6050_resetDMP();
[; ;MPU6050.h: 763: void MPU6050_setMemoryBank(uint8_t bank, bool prefetchEnabled, bool userBank);
[; ;MPU6050.h: 766: void MPU6050_setMemoryStartAddress(uint8_t address);
[; ;MPU6050.h: 769: uint8_t MPU6050_readMemoryByte();
[; ;MPU6050.h: 770: void MPU6050_writeMemoryByte(uint8_t data);
[; ;MPU6050.h: 771: void MPU6050_readMemoryBlock(uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address);
[; ;MPU6050.h: 779: uint8_t MPU6050_getDMPConfig1();
[; ;MPU6050.h: 780: void MPU6050_setDMPConfig1(uint8_t config);
[; ;MPU6050.h: 783: uint8_t MPU6050_getDMPConfig2();
[; ;MPU6050.h: 784: void MPU6050_setDMPConfig2(uint8_t config);
"43 ../MPU6050.c
[v _mpu6050 `S1188 ~T0 @X0 1 e ]
[; ;MPU6050.c: 43: MPU6050_t mpu6050;
"51
[v _MPU6050 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 51: void MPU6050(uint8_t address) {
[e :U _MPU6050 ]
[v _address `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 52: mpu6050.devAddr = address;
"52
[e = . _mpu6050 0 _address ]
[; ;MPU6050.c: 53: }
"53
[e :UE 1189 ]
}
"62
[v _MPU6050_initialize `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 62: void MPU6050_initialize() {
[e :U _MPU6050_initialize ]
[f ]
[; ;MPU6050.c: 63: MPU6050_setClockSource(0x01);
"63
[e ( _MPU6050_setClockSource (1 -> -> 1 `i `uc ]
[; ;MPU6050.c: 64: MPU6050_setFullScaleGyroRange(0x00);
"64
[e ( _MPU6050_setFullScaleGyroRange (1 -> -> 0 `i `uc ]
[; ;MPU6050.c: 65: MPU6050_setFullScaleAccelRange(0x00);
"65
[e ( _MPU6050_setFullScaleAccelRange (1 -> -> 0 `i `uc ]
[; ;MPU6050.c: 66: MPU6050_setSleepEnabled(0);
"66
[e ( _MPU6050_setSleepEnabled (1 -> -> 0 `i `uc ]
[; ;MPU6050.c: 67: }
"67
[e :UE 1190 ]
}
"73
[v _MPU6050_testConnection `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 73: bool MPU6050_testConnection() {
[e :U _MPU6050_testConnection ]
[f ]
[; ;MPU6050.c: 74: return MPU6050_getDeviceID() == 0x34;
"74
[e ) -> -> == -> ( _MPU6050_getDeviceID ..  `i -> 52 `i `i `uc ]
[e $UE 1191  ]
[; ;MPU6050.c: 75: }
"75
[e :UE 1191 ]
}
"85
[v _MPU6050_getAuxVDDIOLevel `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 85: uint8_t MPU6050_getAuxVDDIOLevel() {
[e :U _MPU6050_getAuxVDDIOLevel ]
[f ]
[; ;MPU6050.c: 86: I2Cdev_readBit(mpu6050.devAddr, 0x01, 7, mpu6050.buffer);
"86
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 1 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 87: return mpu6050.buffer[0];
"87
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1192  ]
[; ;MPU6050.c: 88: }
"88
[e :UE 1192 ]
}
"95
[v _MPU6050_setAuxVDDIOLevel `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 95: void MPU6050_setAuxVDDIOLevel(uint8_t level) {
[e :U _MPU6050_setAuxVDDIOLevel ]
[v _level `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 96: I2Cdev_writeBit(mpu6050.devAddr, 0x01, 7, level);
"96
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 1 `i `uc -> -> 7 `i `uc _level ]
[; ;MPU6050.c: 97: }
"97
[e :UE 1193 ]
}
"122
[v _MPU6050_getRate `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 122: uint8_t MPU6050_getRate() {
[e :U _MPU6050_getRate ]
[f ]
[; ;MPU6050.c: 123: I2Cdev_readByte(mpu6050.devAddr, 0x19, mpu6050.buffer);
"123
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 25 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 124: return mpu6050.buffer[0];
"124
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1194  ]
[; ;MPU6050.c: 125: }
"125
[e :UE 1194 ]
}
"131
[v _MPU6050_setRate `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 131: void MPU6050_setRate(uint8_t rate) {
[e :U _MPU6050_setRate ]
[v _rate `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 132: I2Cdev_writeByte(mpu6050.devAddr, 0x19, rate);
"132
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 25 `i `uc _rate ]
[; ;MPU6050.c: 133: }
"133
[e :UE 1195 ]
}
"164
[v _MPU6050_getExternalFrameSync `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 164: uint8_t MPU6050_getExternalFrameSync() {
[e :U _MPU6050_getExternalFrameSync ]
[f ]
[; ;MPU6050.c: 165: I2Cdev_readBits(mpu6050.devAddr, 0x1A, 5, 3, mpu6050.buffer);
"165
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 26 `i `uc -> -> 5 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 166: return mpu6050.buffer[0];
"166
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1196  ]
[; ;MPU6050.c: 167: }
"167
[e :UE 1196 ]
}
"173
[v _MPU6050_setExternalFrameSync `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 173: void MPU6050_setExternalFrameSync(uint8_t sync) {
[e :U _MPU6050_setExternalFrameSync ]
[v _sync `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 174: I2Cdev_writeBits(mpu6050.devAddr, 0x1A, 5, 3, sync);
"174
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 26 `i `uc -> -> 5 `i `uc -> -> 3 `i `uc _sync ]
[; ;MPU6050.c: 175: }
"175
[e :UE 1197 ]
}
"204
[v _MPU6050_getDLPFMode `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 204: uint8_t MPU6050_getDLPFMode() {
[e :U _MPU6050_getDLPFMode ]
[f ]
[; ;MPU6050.c: 205: I2Cdev_readBits(mpu6050.devAddr, 0x1A, 2, 3, mpu6050.buffer);
"205
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 26 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 206: return mpu6050.buffer[0];
"206
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1198  ]
[; ;MPU6050.c: 207: }
"207
[e :UE 1198 ]
}
"216
[v _MPU6050_setDLPFMode `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 216: void MPU6050_setDLPFMode(uint8_t mode) {
[e :U _MPU6050_setDLPFMode ]
[v _mode `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 217: I2Cdev_writeBits(mpu6050.devAddr, 0x1A, 2, 3, mode);
"217
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 26 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc _mode ]
[; ;MPU6050.c: 218: }
"218
[e :UE 1199 ]
}
"239
[v _MPU6050_getFullScaleGyroRange `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 239: uint8_t MPU6050_getFullScaleGyroRange() {
[e :U _MPU6050_getFullScaleGyroRange ]
[f ]
[; ;MPU6050.c: 240: I2Cdev_readBits(mpu6050.devAddr, 0x1B, 4, 2, mpu6050.buffer);
"240
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 27 `i `uc -> -> 4 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 241: return mpu6050.buffer[0];
"241
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1200  ]
[; ;MPU6050.c: 242: }
"242
[e :UE 1200 ]
}
"251
[v _MPU6050_setFullScaleGyroRange `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 251: void MPU6050_setFullScaleGyroRange(uint8_t range) {
[e :U _MPU6050_setFullScaleGyroRange ]
[v _range `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 252: I2Cdev_writeBits(mpu6050.devAddr, 0x1B, 4, 2, range);
"252
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 27 `i `uc -> -> 4 `i `uc -> -> 2 `i `uc _range ]
[; ;MPU6050.c: 253: }
"253
[e :UE 1201 ]
}
"261
[v _MPU6050_getAccelXSelfTest `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 261: bool MPU6050_getAccelXSelfTest() {
[e :U _MPU6050_getAccelXSelfTest ]
[f ]
[; ;MPU6050.c: 262: I2Cdev_readBit(mpu6050.devAddr, 0x1C, 7, mpu6050.buffer);
"262
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 263: return mpu6050.buffer[0];
"263
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1202  ]
[; ;MPU6050.c: 264: }
"264
[e :UE 1202 ]
}
"269
[v _MPU6050_setAccelXSelfTest `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 269: void MPU6050_setAccelXSelfTest(bool enabled) {
[e :U _MPU6050_setAccelXSelfTest ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 270: I2Cdev_writeBit(mpu6050.devAddr, 0x1C, 7, enabled);
"270
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 271: }
"271
[e :UE 1203 ]
}
"276
[v _MPU6050_getAccelYSelfTest `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 276: bool MPU6050_getAccelYSelfTest() {
[e :U _MPU6050_getAccelYSelfTest ]
[f ]
[; ;MPU6050.c: 277: I2Cdev_readBit(mpu6050.devAddr, 0x1C, 6, mpu6050.buffer);
"277
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 278: return mpu6050.buffer[0];
"278
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1204  ]
[; ;MPU6050.c: 279: }
"279
[e :UE 1204 ]
}
"284
[v _MPU6050_setAccelYSelfTest `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 284: void MPU6050_setAccelYSelfTest(bool enabled) {
[e :U _MPU6050_setAccelYSelfTest ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 285: I2Cdev_writeBit(mpu6050.devAddr, 0x1C, 6, enabled);
"285
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 286: }
"286
[e :UE 1205 ]
}
"291
[v _MPU6050_getAccelZSelfTest `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 291: bool MPU6050_getAccelZSelfTest() {
[e :U _MPU6050_getAccelZSelfTest ]
[f ]
[; ;MPU6050.c: 292: I2Cdev_readBit(mpu6050.devAddr, 0x1C, 5, mpu6050.buffer);
"292
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 293: return mpu6050.buffer[0];
"293
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1206  ]
[; ;MPU6050.c: 294: }
"294
[e :UE 1206 ]
}
"299
[v _MPU6050_setAccelZSelfTest `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 299: void MPU6050_setAccelZSelfTest(bool enabled) {
[e :U _MPU6050_setAccelZSelfTest ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 300: I2Cdev_writeBit(mpu6050.devAddr, 0x1C, 5, enabled);
"300
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 301: }
"301
[e :UE 1207 ]
}
"319
[v _MPU6050_getFullScaleAccelRange `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 319: uint8_t MPU6050_getFullScaleAccelRange() {
[e :U _MPU6050_getFullScaleAccelRange ]
[f ]
[; ;MPU6050.c: 320: I2Cdev_readBits(mpu6050.devAddr, 0x1C, 4, 2, mpu6050.buffer);
"320
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 4 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 321: return mpu6050.buffer[0];
"321
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1208  ]
[; ;MPU6050.c: 322: }
"322
[e :UE 1208 ]
}
"327
[v _MPU6050_setFullScaleAccelRange `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 327: void MPU6050_setFullScaleAccelRange(uint8_t range) {
[e :U _MPU6050_setFullScaleAccelRange ]
[v _range `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 328: I2Cdev_writeBits(mpu6050.devAddr, 0x1C, 4, 2, range);
"328
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 4 `i `uc -> -> 2 `i `uc _range ]
[; ;MPU6050.c: 329: }
"329
[e :UE 1209 ]
}
"365
[v _MPU6050_getDHPFMode `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 365: uint8_t MPU6050_getDHPFMode() {
[e :U _MPU6050_getDHPFMode ]
[f ]
[; ;MPU6050.c: 366: I2Cdev_readBits(mpu6050.devAddr, 0x1C, 2, 3, mpu6050.buffer);
"366
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 367: return mpu6050.buffer[0];
"367
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1210  ]
[; ;MPU6050.c: 368: }
"368
[e :UE 1210 ]
}
"375
[v _MPU6050_setDHPFMode `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 375: void MPU6050_setDHPFMode(uint8_t bandwidth) {
[e :U _MPU6050_setDHPFMode ]
[v _bandwidth `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 376: I2Cdev_writeBits(mpu6050.devAddr, 0x1C, 2, 3, bandwidth);
"376
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 28 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc _bandwidth ]
[; ;MPU6050.c: 377: }
"377
[e :UE 1211 ]
}
"396
[v _MPU6050_getFreefallDetectionThreshold `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 396: uint8_t MPU6050_getFreefallDetectionThreshold() {
[e :U _MPU6050_getFreefallDetectionThreshold ]
[f ]
[; ;MPU6050.c: 397: I2Cdev_readByte(mpu6050.devAddr, 0x1D, mpu6050.buffer);
"397
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 29 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 398: return mpu6050.buffer[0];
"398
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1212  ]
[; ;MPU6050.c: 399: }
"399
[e :UE 1212 ]
}
"405
[v _MPU6050_setFreefallDetectionThreshold `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 405: void MPU6050_setFreefallDetectionThreshold(uint8_t threshold) {
[e :U _MPU6050_setFreefallDetectionThreshold ]
[v _threshold `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 406: I2Cdev_writeByte(mpu6050.devAddr, 0x1D, threshold);
"406
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 29 `i `uc _threshold ]
[; ;MPU6050.c: 407: }
"407
[e :UE 1213 ]
}
"428
[v _MPU6050_getFreefallDetectionDuration `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 428: uint8_t MPU6050_getFreefallDetectionDuration() {
[e :U _MPU6050_getFreefallDetectionDuration ]
[f ]
[; ;MPU6050.c: 429: I2Cdev_readByte(mpu6050.devAddr, 0x1E, mpu6050.buffer);
"429
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 30 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 430: return mpu6050.buffer[0];
"430
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1214  ]
[; ;MPU6050.c: 431: }
"431
[e :UE 1214 ]
}
"437
[v _MPU6050_setFreefallDetectionDuration `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 437: void MPU6050_setFreefallDetectionDuration(uint8_t duration) {
[e :U _MPU6050_setFreefallDetectionDuration ]
[v _duration `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 438: I2Cdev_writeByte(mpu6050.devAddr, 0x1E, duration);
"438
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 30 `i `uc _duration ]
[; ;MPU6050.c: 439: }
"439
[e :UE 1215 ]
}
"462
[v _MPU6050_getMotionDetectionThreshold `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 462: uint8_t MPU6050_getMotionDetectionThreshold() {
[e :U _MPU6050_getMotionDetectionThreshold ]
[f ]
[; ;MPU6050.c: 463: I2Cdev_readByte(mpu6050.devAddr, 0x1F, mpu6050.buffer);
"463
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 31 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 464: return mpu6050.buffer[0];
"464
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1216  ]
[; ;MPU6050.c: 465: }
"465
[e :UE 1216 ]
}
"471
[v _MPU6050_setMotionDetectionThreshold `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 471: void MPU6050_setMotionDetectionThreshold(uint8_t threshold) {
[e :U _MPU6050_setMotionDetectionThreshold ]
[v _threshold `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 472: I2Cdev_writeByte(mpu6050.devAddr, 0x1F, threshold);
"472
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 31 `i `uc _threshold ]
[; ;MPU6050.c: 473: }
"473
[e :UE 1217 ]
}
"492
[v _MPU6050_getMotionDetectionDuration `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 492: uint8_t MPU6050_getMotionDetectionDuration() {
[e :U _MPU6050_getMotionDetectionDuration ]
[f ]
[; ;MPU6050.c: 493: I2Cdev_readByte(mpu6050.devAddr, 0x20, mpu6050.buffer);
"493
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 32 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 494: return mpu6050.buffer[0];
"494
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1218  ]
[; ;MPU6050.c: 495: }
"495
[e :UE 1218 ]
}
"501
[v _MPU6050_setMotionDetectionDuration `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 501: void MPU6050_setMotionDetectionDuration(uint8_t duration) {
[e :U _MPU6050_setMotionDetectionDuration ]
[v _duration `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 502: I2Cdev_writeByte(mpu6050.devAddr, 0x20, duration);
"502
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 32 `i `uc _duration ]
[; ;MPU6050.c: 503: }
"503
[e :UE 1219 ]
}
"532
[v _MPU6050_getZeroMotionDetectionThreshold `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 532: uint8_t MPU6050_getZeroMotionDetectionThreshold() {
[e :U _MPU6050_getZeroMotionDetectionThreshold ]
[f ]
[; ;MPU6050.c: 533: I2Cdev_readByte(mpu6050.devAddr, 0x21, mpu6050.buffer);
"533
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 33 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 534: return mpu6050.buffer[0];
"534
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1220  ]
[; ;MPU6050.c: 535: }
"535
[e :UE 1220 ]
}
"541
[v _MPU6050_setZeroMotionDetectionThreshold `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 541: void MPU6050_setZeroMotionDetectionThreshold(uint8_t threshold) {
[e :U _MPU6050_setZeroMotionDetectionThreshold ]
[v _threshold `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 542: I2Cdev_writeByte(mpu6050.devAddr, 0x21, threshold);
"542
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 33 `i `uc _threshold ]
[; ;MPU6050.c: 543: }
"543
[e :UE 1221 ]
}
"563
[v _MPU6050_getZeroMotionDetectionDuration `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 563: uint8_t MPU6050_getZeroMotionDetectionDuration() {
[e :U _MPU6050_getZeroMotionDetectionDuration ]
[f ]
[; ;MPU6050.c: 564: I2Cdev_readByte(mpu6050.devAddr, 0x22, mpu6050.buffer);
"564
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 34 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 565: return mpu6050.buffer[0];
"565
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1222  ]
[; ;MPU6050.c: 566: }
"566
[e :UE 1222 ]
}
"572
[v _MPU6050_setZeroMotionDetectionDuration `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 572: void MPU6050_setZeroMotionDetectionDuration(uint8_t duration) {
[e :U _MPU6050_setZeroMotionDetectionDuration ]
[v _duration `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 573: I2Cdev_writeByte(mpu6050.devAddr, 0x22, duration);
"573
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 34 `i `uc _duration ]
[; ;MPU6050.c: 574: }
"574
[e :UE 1223 ]
}
"584
[v _MPU6050_getTempFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 584: bool MPU6050_getTempFIFOEnabled() {
[e :U _MPU6050_getTempFIFOEnabled ]
[f ]
[; ;MPU6050.c: 585: I2Cdev_readBit(mpu6050.devAddr, 0x23, 7, mpu6050.buffer);
"585
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 586: return mpu6050.buffer[0];
"586
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1224  ]
[; ;MPU6050.c: 587: }
"587
[e :UE 1224 ]
}
"593
[v _MPU6050_setTempFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 593: void MPU6050_setTempFIFOEnabled(bool enabled) {
[e :U _MPU6050_setTempFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 594: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 7, enabled);
"594
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 595: }
"595
[e :UE 1225 ]
}
"602
[v _MPU6050_getXGyroFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 602: bool MPU6050_getXGyroFIFOEnabled() {
[e :U _MPU6050_getXGyroFIFOEnabled ]
[f ]
[; ;MPU6050.c: 603: I2Cdev_readBit(mpu6050.devAddr, 0x23, 6, mpu6050.buffer);
"603
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 604: return mpu6050.buffer[0];
"604
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1226  ]
[; ;MPU6050.c: 605: }
"605
[e :UE 1226 ]
}
"611
[v _MPU6050_setXGyroFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 611: void MPU6050_setXGyroFIFOEnabled(bool enabled) {
[e :U _MPU6050_setXGyroFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 612: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 6, enabled);
"612
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 613: }
"613
[e :UE 1227 ]
}
"620
[v _MPU6050_getYGyroFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 620: bool MPU6050_getYGyroFIFOEnabled() {
[e :U _MPU6050_getYGyroFIFOEnabled ]
[f ]
[; ;MPU6050.c: 621: I2Cdev_readBit(mpu6050.devAddr, 0x23, 5, mpu6050.buffer);
"621
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 622: return mpu6050.buffer[0];
"622
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1228  ]
[; ;MPU6050.c: 623: }
"623
[e :UE 1228 ]
}
"629
[v _MPU6050_setYGyroFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 629: void MPU6050_setYGyroFIFOEnabled(bool enabled) {
[e :U _MPU6050_setYGyroFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 630: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 5, enabled);
"630
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 631: }
"631
[e :UE 1229 ]
}
"638
[v _MPU6050_getZGyroFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 638: bool MPU6050_getZGyroFIFOEnabled() {
[e :U _MPU6050_getZGyroFIFOEnabled ]
[f ]
[; ;MPU6050.c: 639: I2Cdev_readBit(mpu6050.devAddr, 0x23, 4, mpu6050.buffer);
"639
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 640: return mpu6050.buffer[0];
"640
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1230  ]
[; ;MPU6050.c: 641: }
"641
[e :UE 1230 ]
}
"647
[v _MPU6050_setZGyroFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 647: void MPU6050_setZGyroFIFOEnabled(bool enabled) {
[e :U _MPU6050_setZGyroFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 648: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 4, enabled);
"648
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 649: }
"649
[e :UE 1231 ]
}
"657
[v _MPU6050_getAccelFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 657: bool MPU6050_getAccelFIFOEnabled() {
[e :U _MPU6050_getAccelFIFOEnabled ]
[f ]
[; ;MPU6050.c: 658: I2Cdev_readBit(mpu6050.devAddr, 0x23, 3, mpu6050.buffer);
"658
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 659: return mpu6050.buffer[0];
"659
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1232  ]
[; ;MPU6050.c: 660: }
"660
[e :UE 1232 ]
}
"666
[v _MPU6050_setAccelFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 666: void MPU6050_setAccelFIFOEnabled(bool enabled) {
[e :U _MPU6050_setAccelFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 667: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 3, enabled);
"667
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 3 `i `uc _enabled ]
[; ;MPU6050.c: 668: }
"668
[e :UE 1233 ]
}
"675
[v _MPU6050_getSlave2FIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 675: bool MPU6050_getSlave2FIFOEnabled() {
[e :U _MPU6050_getSlave2FIFOEnabled ]
[f ]
[; ;MPU6050.c: 676: I2Cdev_readBit(mpu6050.devAddr, 0x23, 2, mpu6050.buffer);
"676
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 677: return mpu6050.buffer[0];
"677
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1234  ]
[; ;MPU6050.c: 678: }
"678
[e :UE 1234 ]
}
"684
[v _MPU6050_setSlave2FIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 684: void MPU6050_setSlave2FIFOEnabled(bool enabled) {
[e :U _MPU6050_setSlave2FIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 685: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 2, enabled);
"685
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 2 `i `uc _enabled ]
[; ;MPU6050.c: 686: }
"686
[e :UE 1235 ]
}
"693
[v _MPU6050_getSlave1FIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 693: bool MPU6050_getSlave1FIFOEnabled() {
[e :U _MPU6050_getSlave1FIFOEnabled ]
[f ]
[; ;MPU6050.c: 694: I2Cdev_readBit(mpu6050.devAddr, 0x23, 1, mpu6050.buffer);
"694
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 695: return mpu6050.buffer[0];
"695
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1236  ]
[; ;MPU6050.c: 696: }
"696
[e :UE 1236 ]
}
"702
[v _MPU6050_setSlave1FIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 702: void MPU6050_setSlave1FIFOEnabled(bool enabled) {
[e :U _MPU6050_setSlave1FIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 703: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 1, enabled);
"703
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 1 `i `uc _enabled ]
[; ;MPU6050.c: 704: }
"704
[e :UE 1237 ]
}
"711
[v _MPU6050_getSlave0FIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 711: bool MPU6050_getSlave0FIFOEnabled() {
[e :U _MPU6050_getSlave0FIFOEnabled ]
[f ]
[; ;MPU6050.c: 712: I2Cdev_readBit(mpu6050.devAddr, 0x23, 0, mpu6050.buffer);
"712
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 713: return mpu6050.buffer[0];
"713
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1238  ]
[; ;MPU6050.c: 714: }
"714
[e :UE 1238 ]
}
"720
[v _MPU6050_setSlave0FIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 720: void MPU6050_setSlave0FIFOEnabled(bool enabled) {
[e :U _MPU6050_setSlave0FIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 721: I2Cdev_writeBit(mpu6050.devAddr, 0x23, 0, enabled);
"721
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 35 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 722: }
"722
[e :UE 1239 ]
}
"741
[v _MPU6050_getMultiMasterEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 741: bool MPU6050_getMultiMasterEnabled() {
[e :U _MPU6050_getMultiMasterEnabled ]
[f ]
[; ;MPU6050.c: 742: I2Cdev_readBit(mpu6050.devAddr, 0x24, 7, mpu6050.buffer);
"742
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 743: return mpu6050.buffer[0];
"743
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1240  ]
[; ;MPU6050.c: 744: }
"744
[e :UE 1240 ]
}
"750
[v _MPU6050_setMultiMasterEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 750: void MPU6050_setMultiMasterEnabled(bool enabled) {
[e :U _MPU6050_setMultiMasterEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 751: I2Cdev_writeBit(mpu6050.devAddr, 0x24, 7, enabled);
"751
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 752: }
"752
[e :UE 1241 ]
}
"764
[v _MPU6050_getWaitForExternalSensorEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 764: bool MPU6050_getWaitForExternalSensorEnabled() {
[e :U _MPU6050_getWaitForExternalSensorEnabled ]
[f ]
[; ;MPU6050.c: 765: I2Cdev_readBit(mpu6050.devAddr, 0x24, 6, mpu6050.buffer);
"765
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 766: return mpu6050.buffer[0];
"766
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1242  ]
[; ;MPU6050.c: 767: }
"767
[e :UE 1242 ]
}
"773
[v _MPU6050_setWaitForExternalSensorEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 773: void MPU6050_setWaitForExternalSensorEnabled(bool enabled) {
[e :U _MPU6050_setWaitForExternalSensorEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 774: I2Cdev_writeBit(mpu6050.devAddr, 0x24, 6, enabled);
"774
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 775: }
"775
[e :UE 1243 ]
}
"782
[v _MPU6050_getSlave3FIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 782: bool MPU6050_getSlave3FIFOEnabled() {
[e :U _MPU6050_getSlave3FIFOEnabled ]
[f ]
[; ;MPU6050.c: 783: I2Cdev_readBit(mpu6050.devAddr, 0x24, 5, mpu6050.buffer);
"783
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 784: return mpu6050.buffer[0];
"784
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1244  ]
[; ;MPU6050.c: 785: }
"785
[e :UE 1244 ]
}
"791
[v _MPU6050_setSlave3FIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 791: void MPU6050_setSlave3FIFOEnabled(bool enabled) {
[e :U _MPU6050_setSlave3FIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 792: I2Cdev_writeBit(mpu6050.devAddr, 0x24, 5, enabled);
"792
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 793: }
"793
[e :UE 1245 ]
}
"804
[v _MPU6050_getSlaveReadWriteTransitionEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 804: bool MPU6050_getSlaveReadWriteTransitionEnabled() {
[e :U _MPU6050_getSlaveReadWriteTransitionEnabled ]
[f ]
[; ;MPU6050.c: 805: I2Cdev_readBit(mpu6050.devAddr, 0x24, 4, mpu6050.buffer);
"805
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 806: return mpu6050.buffer[0];
"806
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1246  ]
[; ;MPU6050.c: 807: }
"807
[e :UE 1246 ]
}
"813
[v _MPU6050_setSlaveReadWriteTransitionEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 813: void MPU6050_setSlaveReadWriteTransitionEnabled(bool enabled) {
[e :U _MPU6050_setSlaveReadWriteTransitionEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 814: I2Cdev_writeBit(mpu6050.devAddr, 0x24, 4, enabled);
"814
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 815: }
"815
[e :UE 1247 ]
}
"845
[v _MPU6050_getMasterClockSpeed `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 845: uint8_t MPU6050_getMasterClockSpeed() {
[e :U _MPU6050_getMasterClockSpeed ]
[f ]
[; ;MPU6050.c: 846: I2Cdev_readBits(mpu6050.devAddr, 0x24, 3, 4, mpu6050.buffer);
"846
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 3 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 847: return mpu6050.buffer[0];
"847
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1248  ]
[; ;MPU6050.c: 848: }
"848
[e :UE 1248 ]
}
"853
[v _MPU6050_setMasterClockSpeed `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 853: void MPU6050_setMasterClockSpeed(uint8_t speed) {
[e :U _MPU6050_setMasterClockSpeed ]
[v _speed `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 854: I2Cdev_writeBits(mpu6050.devAddr, 0x24, 3, 4, speed);
"854
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 36 `i `uc -> -> 3 `i `uc -> -> 4 `i `uc _speed ]
[; ;MPU6050.c: 855: }
"855
[e :UE 1249 ]
}
"900
[v _MPU6050_getSlaveAddress `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 900: uint8_t MPU6050_getSlaveAddress(uint8_t num) {
[e :U _MPU6050_getSlaveAddress ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 901: if (num > 3) return 0;
"901
[e $ ! > -> _num `i -> 3 `i 1251  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1250  ]
[e :U 1251 ]
[; ;MPU6050.c: 902: I2Cdev_readByte(mpu6050.devAddr, 0x25 + num*3, mpu6050.buffer);
"902
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> + -> 37 `i * -> _num `i -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 903: return mpu6050.buffer[0];
"903
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1250  ]
[; ;MPU6050.c: 904: }
"904
[e :UE 1250 ]
}
"911
[v _MPU6050_setSlaveAddress `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 911: void MPU6050_setSlaveAddress(uint8_t num, uint8_t address) {
[e :U _MPU6050_setSlaveAddress ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _address `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 912: if (num > 3) return;
"912
[e $ ! > -> _num `i -> 3 `i 1253  ]
[e $UE 1252  ]
[e :U 1253 ]
[; ;MPU6050.c: 913: I2Cdev_writeByte(mpu6050.devAddr, 0x25 + num*3, address);
"913
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> + -> 37 `i * -> _num `i -> 3 `i `uc _address ]
[; ;MPU6050.c: 914: }
"914
[e :UE 1252 ]
}
"926
[v _MPU6050_getSlaveRegister `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 926: uint8_t MPU6050_getSlaveRegister(uint8_t num) {
[e :U _MPU6050_getSlaveRegister ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 927: if (num > 3) return 0;
"927
[e $ ! > -> _num `i -> 3 `i 1255  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1254  ]
[e :U 1255 ]
[; ;MPU6050.c: 928: I2Cdev_readByte(mpu6050.devAddr, 0x26 + num*3, mpu6050.buffer);
"928
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> + -> 38 `i * -> _num `i -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 929: return mpu6050.buffer[0];
"929
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1254  ]
[; ;MPU6050.c: 930: }
"930
[e :UE 1254 ]
}
"937
[v _MPU6050_setSlaveRegister `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 937: void MPU6050_setSlaveRegister(uint8_t num, uint8_t reg) {
[e :U _MPU6050_setSlaveRegister ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _reg `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 938: if (num > 3) return;
"938
[e $ ! > -> _num `i -> 3 `i 1257  ]
[e $UE 1256  ]
[e :U 1257 ]
[; ;MPU6050.c: 939: I2Cdev_writeByte(mpu6050.devAddr, 0x26 + num*3, reg);
"939
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> + -> 38 `i * -> _num `i -> 3 `i `uc _reg ]
[; ;MPU6050.c: 940: }
"940
[e :UE 1256 ]
}
"948
[v _MPU6050_getSlaveEnabled `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 948: bool MPU6050_getSlaveEnabled(uint8_t num) {
[e :U _MPU6050_getSlaveEnabled ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 949: if (num > 3) return 0;
"949
[e $ ! > -> _num `i -> 3 `i 1259  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1258  ]
[e :U 1259 ]
[; ;MPU6050.c: 950: I2Cdev_readBit(mpu6050.devAddr, 0x27 + num*3, 7, mpu6050.buffer);
"950
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 951: return mpu6050.buffer[0];
"951
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1258  ]
[; ;MPU6050.c: 952: }
"952
[e :UE 1258 ]
}
"959
[v _MPU6050_setSlaveEnabled `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 959: void MPU6050_setSlaveEnabled(uint8_t num, bool enabled) {
[e :U _MPU6050_setSlaveEnabled ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _enabled `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 960: if (num > 3) return;
"960
[e $ ! > -> _num `i -> 3 `i 1261  ]
[e $UE 1260  ]
[e :U 1261 ]
[; ;MPU6050.c: 961: I2Cdev_writeBit(mpu6050.devAddr, 0x27 + num*3, 7, enabled);
"961
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 962: }
"962
[e :UE 1260 ]
}
"974
[v _MPU6050_getSlaveWordByteSwap `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 974: bool MPU6050_getSlaveWordByteSwap(uint8_t num) {
[e :U _MPU6050_getSlaveWordByteSwap ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 975: if (num > 3) return 0;
"975
[e $ ! > -> _num `i -> 3 `i 1263  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1262  ]
[e :U 1263 ]
[; ;MPU6050.c: 976: I2Cdev_readBit(mpu6050.devAddr, 0x27 + num*3, 6, mpu6050.buffer);
"976
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 977: return mpu6050.buffer[0];
"977
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1262  ]
[; ;MPU6050.c: 978: }
"978
[e :UE 1262 ]
}
"985
[v _MPU6050_setSlaveWordByteSwap `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 985: void MPU6050_setSlaveWordByteSwap(uint8_t num, bool enabled) {
[e :U _MPU6050_setSlaveWordByteSwap ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _enabled `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 986: if (num > 3) return;
"986
[e $ ! > -> _num `i -> 3 `i 1265  ]
[e $UE 1264  ]
[e :U 1265 ]
[; ;MPU6050.c: 987: I2Cdev_writeBit(mpu6050.devAddr, 0x27 + num*3, 6, enabled);
"987
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 988: }
"988
[e :UE 1264 ]
}
"999
[v _MPU6050_getSlaveWriteMode `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 999: bool MPU6050_getSlaveWriteMode(uint8_t num) {
[e :U _MPU6050_getSlaveWriteMode ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1000: if (num > 3) return 0;
"1000
[e $ ! > -> _num `i -> 3 `i 1267  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1266  ]
[e :U 1267 ]
[; ;MPU6050.c: 1001: I2Cdev_readBit(mpu6050.devAddr, 0x27 + num*3, 5, mpu6050.buffer);
"1001
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1002: return mpu6050.buffer[0];
"1002
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1266  ]
[; ;MPU6050.c: 1003: }
"1003
[e :UE 1266 ]
}
"1010
[v _MPU6050_setSlaveWriteMode `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 1010: void MPU6050_setSlaveWriteMode(uint8_t num, bool mode) {
[e :U _MPU6050_setSlaveWriteMode ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _mode `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 1011: if (num > 3) return;
"1011
[e $ ! > -> _num `i -> 3 `i 1269  ]
[e $UE 1268  ]
[e :U 1269 ]
[; ;MPU6050.c: 1012: I2Cdev_writeBit(mpu6050.devAddr, 0x27 + num*3, 5, mode);
"1012
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 5 `i `uc _mode ]
[; ;MPU6050.c: 1013: }
"1013
[e :UE 1268 ]
}
"1025
[v _MPU6050_getSlaveWordGroupOffset `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1025: bool MPU6050_getSlaveWordGroupOffset(uint8_t num) {
[e :U _MPU6050_getSlaveWordGroupOffset ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1026: if (num > 3) return 0;
"1026
[e $ ! > -> _num `i -> 3 `i 1271  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1270  ]
[e :U 1271 ]
[; ;MPU6050.c: 1027: I2Cdev_readBit(mpu6050.devAddr, 0x27 + num*3, 4, mpu6050.buffer);
"1027
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1028: return mpu6050.buffer[0];
"1028
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1270  ]
[; ;MPU6050.c: 1029: }
"1029
[e :UE 1270 ]
}
"1036
[v _MPU6050_setSlaveWordGroupOffset `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 1036: void MPU6050_setSlaveWordGroupOffset(uint8_t num, bool enabled) {
[e :U _MPU6050_setSlaveWordGroupOffset ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _enabled `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 1037: if (num > 3) return;
"1037
[e $ ! > -> _num `i -> 3 `i 1273  ]
[e $UE 1272  ]
[e :U 1273 ]
[; ;MPU6050.c: 1038: I2Cdev_writeBit(mpu6050.devAddr, 0x27 + num*3, 4, enabled);
"1038
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 1039: }
"1039
[e :UE 1272 ]
}
"1047
[v _MPU6050_getSlaveDataLength `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1047: uint8_t MPU6050_getSlaveDataLength(uint8_t num) {
[e :U _MPU6050_getSlaveDataLength ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1048: if (num > 3) return 0;
"1048
[e $ ! > -> _num `i -> 3 `i 1275  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1274  ]
[e :U 1275 ]
[; ;MPU6050.c: 1049: I2Cdev_readBits(mpu6050.devAddr, 0x27 + num*3, 3, 4, mpu6050.buffer);
"1049
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 3 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1050: return mpu6050.buffer[0];
"1050
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1274  ]
[; ;MPU6050.c: 1051: }
"1051
[e :UE 1274 ]
}
"1058
[v _MPU6050_setSlaveDataLength `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 1058: void MPU6050_setSlaveDataLength(uint8_t num, uint8_t length) {
[e :U _MPU6050_setSlaveDataLength ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 1059: if (num > 3) return;
"1059
[e $ ! > -> _num `i -> 3 `i 1277  ]
[e $UE 1276  ]
[e :U 1277 ]
[; ;MPU6050.c: 1060: I2Cdev_writeBits(mpu6050.devAddr, 0x27 + num*3, 3, 4, length);
"1060
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> + -> 39 `i * -> _num `i -> 3 `i `uc -> -> 3 `i `uc -> -> 4 `i `uc _length ]
[; ;MPU6050.c: 1061: }
"1061
[e :UE 1276 ]
}
"1074
[v _MPU6050_getSlave4Address `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1074: uint8_t MPU6050_getSlave4Address() {
[e :U _MPU6050_getSlave4Address ]
[f ]
[; ;MPU6050.c: 1075: I2Cdev_readByte(mpu6050.devAddr, 0x31, mpu6050.buffer);
"1075
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 49 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1076: return mpu6050.buffer[0];
"1076
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1278  ]
[; ;MPU6050.c: 1077: }
"1077
[e :UE 1278 ]
}
"1083
[v _MPU6050_setSlave4Address `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1083: void MPU6050_setSlave4Address(uint8_t address) {
[e :U _MPU6050_setSlave4Address ]
[v _address `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1084: I2Cdev_writeByte(mpu6050.devAddr, 0x31, address);
"1084
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 49 `i `uc _address ]
[; ;MPU6050.c: 1085: }
"1085
[e :UE 1279 ]
}
"1093
[v _MPU6050_getSlave4Register `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1093: uint8_t MPU6050_getSlave4Register() {
[e :U _MPU6050_getSlave4Register ]
[f ]
[; ;MPU6050.c: 1094: I2Cdev_readByte(mpu6050.devAddr, 0x32, mpu6050.buffer);
"1094
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 50 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1095: return mpu6050.buffer[0];
"1095
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1280  ]
[; ;MPU6050.c: 1096: }
"1096
[e :UE 1280 ]
}
"1102
[v _MPU6050_setSlave4Register `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1102: void MPU6050_setSlave4Register(uint8_t reg) {
[e :U _MPU6050_setSlave4Register ]
[v _reg `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1103: I2Cdev_writeByte(mpu6050.devAddr, 0x32, reg);
"1103
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 50 `i `uc _reg ]
[; ;MPU6050.c: 1104: }
"1104
[e :UE 1281 ]
}
"1111
[v _MPU6050_setSlave4OutputByte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1111: void MPU6050_setSlave4OutputByte(uint8_t data) {
[e :U _MPU6050_setSlave4OutputByte ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1112: I2Cdev_writeByte(mpu6050.devAddr, 0x33, data);
"1112
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 51 `i `uc _data ]
[; ;MPU6050.c: 1113: }
"1113
[e :UE 1282 ]
}
"1120
[v _MPU6050_getSlave4Enabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1120: bool MPU6050_getSlave4Enabled() {
[e :U _MPU6050_getSlave4Enabled ]
[f ]
[; ;MPU6050.c: 1121: I2Cdev_readBit(mpu6050.devAddr, 0x34, 7, mpu6050.buffer);
"1121
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1122: return mpu6050.buffer[0];
"1122
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1283  ]
[; ;MPU6050.c: 1123: }
"1123
[e :UE 1283 ]
}
"1129
[v _MPU6050_setSlave4Enabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1129: void MPU6050_setSlave4Enabled(bool enabled) {
[e :U _MPU6050_setSlave4Enabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1130: I2Cdev_writeBit(mpu6050.devAddr, 0x34, 7, enabled);
"1130
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 1131: }
"1131
[e :UE 1284 ]
}
"1141
[v _MPU6050_getSlave4InterruptEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1141: bool MPU6050_getSlave4InterruptEnabled() {
[e :U _MPU6050_getSlave4InterruptEnabled ]
[f ]
[; ;MPU6050.c: 1142: I2Cdev_readBit(mpu6050.devAddr, 0x34, 6, mpu6050.buffer);
"1142
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1143: return mpu6050.buffer[0];
"1143
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1285  ]
[; ;MPU6050.c: 1144: }
"1144
[e :UE 1285 ]
}
"1150
[v _MPU6050_setSlave4InterruptEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1150: void MPU6050_setSlave4InterruptEnabled(bool enabled) {
[e :U _MPU6050_setSlave4InterruptEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1151: I2Cdev_writeBit(mpu6050.devAddr, 0x34, 6, enabled);
"1151
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 1152: }
"1152
[e :UE 1286 ]
}
"1162
[v _MPU6050_getSlave4WriteMode `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1162: bool MPU6050_getSlave4WriteMode() {
[e :U _MPU6050_getSlave4WriteMode ]
[f ]
[; ;MPU6050.c: 1163: I2Cdev_readBit(mpu6050.devAddr, 0x34, 5, mpu6050.buffer);
"1163
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1164: return mpu6050.buffer[0];
"1164
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1287  ]
[; ;MPU6050.c: 1165: }
"1165
[e :UE 1287 ]
}
"1171
[v _MPU6050_setSlave4WriteMode `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1171: void MPU6050_setSlave4WriteMode(bool mode) {
[e :U _MPU6050_setSlave4WriteMode ]
[v _mode `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1172: I2Cdev_writeBit(mpu6050.devAddr, 0x34, 5, mode);
"1172
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 5 `i `uc _mode ]
[; ;MPU6050.c: 1173: }
"1173
[e :UE 1288 ]
}
"1189
[v _MPU6050_getSlave4MasterDelay `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1189: uint8_t MPU6050_getSlave4MasterDelay() {
[e :U _MPU6050_getSlave4MasterDelay ]
[f ]
[; ;MPU6050.c: 1190: I2Cdev_readBits(mpu6050.devAddr, 0x34, 4, 5, mpu6050.buffer);
"1190
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 4 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1191: return mpu6050.buffer[0];
"1191
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1289  ]
[; ;MPU6050.c: 1192: }
"1192
[e :UE 1289 ]
}
"1198
[v _MPU6050_setSlave4MasterDelay `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1198: void MPU6050_setSlave4MasterDelay(uint8_t delay) {
[e :U _MPU6050_setSlave4MasterDelay ]
[v _delay `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1199: I2Cdev_writeBits(mpu6050.devAddr, 0x34, 4, 5, delay);
"1199
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 52 `i `uc -> -> 4 `i `uc -> -> 5 `i `uc _delay ]
[; ;MPU6050.c: 1200: }
"1200
[e :UE 1290 ]
}
"1207
[v _MPU6050_getSlate4InputByte `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1207: uint8_t MPU6050_getSlate4InputByte() {
[e :U _MPU6050_getSlate4InputByte ]
[f ]
[; ;MPU6050.c: 1208: I2Cdev_readByte(mpu6050.devAddr, 0x35, mpu6050.buffer);
"1208
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 53 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1209: return mpu6050.buffer[0];
"1209
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1291  ]
[; ;MPU6050.c: 1210: }
"1210
[e :UE 1291 ]
}
"1223
[v _MPU6050_getPassthroughStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1223: bool MPU6050_getPassthroughStatus() {
[e :U _MPU6050_getPassthroughStatus ]
[f ]
[; ;MPU6050.c: 1224: I2Cdev_readBit(mpu6050.devAddr, 0x36, 7, mpu6050.buffer);
"1224
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1225: return mpu6050.buffer[0];
"1225
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1292  ]
[; ;MPU6050.c: 1226: }
"1226
[e :UE 1292 ]
}
"1235
[v _MPU6050_getSlave4IsDone `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1235: bool MPU6050_getSlave4IsDone() {
[e :U _MPU6050_getSlave4IsDone ]
[f ]
[; ;MPU6050.c: 1236: I2Cdev_readBit(mpu6050.devAddr, 0x36, 6, mpu6050.buffer);
"1236
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1237: return mpu6050.buffer[0];
"1237
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1293  ]
[; ;MPU6050.c: 1238: }
"1238
[e :UE 1293 ]
}
"1246
[v _MPU6050_getLostArbitration `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1246: bool MPU6050_getLostArbitration() {
[e :U _MPU6050_getLostArbitration ]
[f ]
[; ;MPU6050.c: 1247: I2Cdev_readBit(mpu6050.devAddr, 0x36, 5, mpu6050.buffer);
"1247
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1248: return mpu6050.buffer[0];
"1248
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1294  ]
[; ;MPU6050.c: 1249: }
"1249
[e :UE 1294 ]
}
"1257
[v _MPU6050_getSlave4Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1257: bool MPU6050_getSlave4Nack() {
[e :U _MPU6050_getSlave4Nack ]
[f ]
[; ;MPU6050.c: 1258: I2Cdev_readBit(mpu6050.devAddr, 0x36, 4, mpu6050.buffer);
"1258
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1259: return mpu6050.buffer[0];
"1259
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1295  ]
[; ;MPU6050.c: 1260: }
"1260
[e :UE 1295 ]
}
"1268
[v _MPU6050_getSlave3Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1268: bool MPU6050_getSlave3Nack() {
[e :U _MPU6050_getSlave3Nack ]
[f ]
[; ;MPU6050.c: 1269: I2Cdev_readBit(mpu6050.devAddr, 0x36, 3, mpu6050.buffer);
"1269
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1270: return mpu6050.buffer[0];
"1270
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1296  ]
[; ;MPU6050.c: 1271: }
"1271
[e :UE 1296 ]
}
"1279
[v _MPU6050_getSlave2Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1279: bool MPU6050_getSlave2Nack() {
[e :U _MPU6050_getSlave2Nack ]
[f ]
[; ;MPU6050.c: 1280: I2Cdev_readBit(mpu6050.devAddr, 0x36, 2, mpu6050.buffer);
"1280
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1281: return mpu6050.buffer[0];
"1281
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1297  ]
[; ;MPU6050.c: 1282: }
"1282
[e :UE 1297 ]
}
"1290
[v _MPU6050_getSlave1Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1290: bool MPU6050_getSlave1Nack() {
[e :U _MPU6050_getSlave1Nack ]
[f ]
[; ;MPU6050.c: 1291: I2Cdev_readBit(mpu6050.devAddr, 0x36, 1, mpu6050.buffer);
"1291
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1292: return mpu6050.buffer[0];
"1292
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1298  ]
[; ;MPU6050.c: 1293: }
"1293
[e :UE 1298 ]
}
"1301
[v _MPU6050_getSlave0Nack `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1301: bool MPU6050_getSlave0Nack() {
[e :U _MPU6050_getSlave0Nack ]
[f ]
[; ;MPU6050.c: 1302: I2Cdev_readBit(mpu6050.devAddr, 0x36, 0, mpu6050.buffer);
"1302
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 54 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1303: return mpu6050.buffer[0];
"1303
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1299  ]
[; ;MPU6050.c: 1304: }
"1304
[e :UE 1299 ]
}
"1314
[v _MPU6050_getInterruptMode `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1314: bool MPU6050_getInterruptMode() {
[e :U _MPU6050_getInterruptMode ]
[f ]
[; ;MPU6050.c: 1315: I2Cdev_readBit(mpu6050.devAddr, 0x37, 7, mpu6050.buffer);
"1315
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1316: return mpu6050.buffer[0];
"1316
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1300  ]
[; ;MPU6050.c: 1317: }
"1317
[e :UE 1300 ]
}
"1324
[v _MPU6050_setInterruptMode `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1324: void MPU6050_setInterruptMode(bool mode) {
[e :U _MPU6050_setInterruptMode ]
[v _mode `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1325: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 7, mode);
"1325
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 7 `i `uc _mode ]
[; ;MPU6050.c: 1326: }
"1326
[e :UE 1301 ]
}
"1333
[v _MPU6050_getInterruptDrive `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1333: bool MPU6050_getInterruptDrive() {
[e :U _MPU6050_getInterruptDrive ]
[f ]
[; ;MPU6050.c: 1334: I2Cdev_readBit(mpu6050.devAddr, 0x37, 6, mpu6050.buffer);
"1334
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1335: return mpu6050.buffer[0];
"1335
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1302  ]
[; ;MPU6050.c: 1336: }
"1336
[e :UE 1302 ]
}
"1343
[v _MPU6050_setInterruptDrive `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1343: void MPU6050_setInterruptDrive(bool drive) {
[e :U _MPU6050_setInterruptDrive ]
[v _drive `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1344: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 6, drive);
"1344
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 6 `i `uc _drive ]
[; ;MPU6050.c: 1345: }
"1345
[e :UE 1303 ]
}
"1352
[v _MPU6050_getInterruptLatch `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1352: bool MPU6050_getInterruptLatch() {
[e :U _MPU6050_getInterruptLatch ]
[f ]
[; ;MPU6050.c: 1353: I2Cdev_readBit(mpu6050.devAddr, 0x37, 5, mpu6050.buffer);
"1353
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1354: return mpu6050.buffer[0];
"1354
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1304  ]
[; ;MPU6050.c: 1355: }
"1355
[e :UE 1304 ]
}
"1362
[v _MPU6050_setInterruptLatch `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1362: void MPU6050_setInterruptLatch(bool latch) {
[e :U _MPU6050_setInterruptLatch ]
[v _latch `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1363: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 5, latch);
"1363
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 5 `i `uc _latch ]
[; ;MPU6050.c: 1364: }
"1364
[e :UE 1305 ]
}
"1371
[v _MPU6050_getInterruptLatchClear `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1371: bool MPU6050_getInterruptLatchClear() {
[e :U _MPU6050_getInterruptLatchClear ]
[f ]
[; ;MPU6050.c: 1372: I2Cdev_readBit(mpu6050.devAddr, 0x37, 4, mpu6050.buffer);
"1372
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1373: return mpu6050.buffer[0];
"1373
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1306  ]
[; ;MPU6050.c: 1374: }
"1374
[e :UE 1306 ]
}
"1381
[v _MPU6050_setInterruptLatchClear `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1381: void MPU6050_setInterruptLatchClear(bool clear) {
[e :U _MPU6050_setInterruptLatchClear ]
[v _clear `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1382: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 4, clear);
"1382
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 4 `i `uc _clear ]
[; ;MPU6050.c: 1383: }
"1383
[e :UE 1307 ]
}
"1390
[v _MPU6050_getFSyncInterruptLevel `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1390: bool MPU6050_getFSyncInterruptLevel() {
[e :U _MPU6050_getFSyncInterruptLevel ]
[f ]
[; ;MPU6050.c: 1391: I2Cdev_readBit(mpu6050.devAddr, 0x37, 3, mpu6050.buffer);
"1391
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1392: return mpu6050.buffer[0];
"1392
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1308  ]
[; ;MPU6050.c: 1393: }
"1393
[e :UE 1308 ]
}
"1400
[v _MPU6050_setFSyncInterruptLevel `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1400: void MPU6050_setFSyncInterruptLevel(bool level) {
[e :U _MPU6050_setFSyncInterruptLevel ]
[v _level `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1401: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 3, level);
"1401
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 3 `i `uc _level ]
[; ;MPU6050.c: 1402: }
"1402
[e :UE 1309 ]
}
"1409
[v _MPU6050_getFSyncInterruptEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1409: bool MPU6050_getFSyncInterruptEnabled() {
[e :U _MPU6050_getFSyncInterruptEnabled ]
[f ]
[; ;MPU6050.c: 1410: I2Cdev_readBit(mpu6050.devAddr, 0x37, 2, mpu6050.buffer);
"1410
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1411: return mpu6050.buffer[0];
"1411
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1310  ]
[; ;MPU6050.c: 1412: }
"1412
[e :UE 1310 ]
}
"1419
[v _MPU6050_setFSyncInterruptEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1419: void MPU6050_setFSyncInterruptEnabled(bool enabled) {
[e :U _MPU6050_setFSyncInterruptEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1420: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 2, enabled);
"1420
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 2 `i `uc _enabled ]
[; ;MPU6050.c: 1421: }
"1421
[e :UE 1311 ]
}
"1433
[v _MPU6050_getI2CBypassEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1433: bool MPU6050_getI2CBypassEnabled() {
[e :U _MPU6050_getI2CBypassEnabled ]
[f ]
[; ;MPU6050.c: 1434: I2Cdev_readBit(mpu6050.devAddr, 0x37, 1, mpu6050.buffer);
"1434
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1435: return mpu6050.buffer[0];
"1435
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1312  ]
[; ;MPU6050.c: 1436: }
"1436
[e :UE 1312 ]
}
"1448
[v _MPU6050_setI2CBypassEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1448: void MPU6050_setI2CBypassEnabled(bool enabled) {
[e :U _MPU6050_setI2CBypassEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1449: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 1, enabled);
"1449
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 1 `i `uc _enabled ]
[; ;MPU6050.c: 1450: }
"1450
[e :UE 1313 ]
}
"1460
[v _MPU6050_getClockOutputEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1460: bool MPU6050_getClockOutputEnabled() {
[e :U _MPU6050_getClockOutputEnabled ]
[f ]
[; ;MPU6050.c: 1461: I2Cdev_readBit(mpu6050.devAddr, 0x37, 0, mpu6050.buffer);
"1461
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1462: return mpu6050.buffer[0];
"1462
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1314  ]
[; ;MPU6050.c: 1463: }
"1463
[e :UE 1314 ]
}
"1473
[v _MPU6050_setClockOutputEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1473: void MPU6050_setClockOutputEnabled(bool enabled) {
[e :U _MPU6050_setClockOutputEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1474: I2Cdev_writeBit(mpu6050.devAddr, 0x37, 0, enabled);
"1474
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 55 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 1475: }
"1475
[e :UE 1315 ]
}
"1486
[v _MPU6050_getIntEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1486: uint8_t MPU6050_getIntEnabled() {
[e :U _MPU6050_getIntEnabled ]
[f ]
[; ;MPU6050.c: 1487: I2Cdev_readByte(mpu6050.devAddr, 0x38, mpu6050.buffer);
"1487
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 56 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1488: return mpu6050.buffer[0];
"1488
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1316  ]
[; ;MPU6050.c: 1489: }
"1489
[e :UE 1316 ]
}
"1498
[v _MPU6050_setIntEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1498: void MPU6050_setIntEnabled(uint8_t enabled) {
[e :U _MPU6050_setIntEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1499: I2Cdev_writeByte(mpu6050.devAddr, 0x38, enabled);
"1499
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 56 `i `uc _enabled ]
[; ;MPU6050.c: 1500: }
"1500
[e :UE 1317 ]
}
"1507
[v _MPU6050_getIntFreefallEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1507: bool MPU6050_getIntFreefallEnabled() {
[e :U _MPU6050_getIntFreefallEnabled ]
[f ]
[; ;MPU6050.c: 1508: I2Cdev_readBit(mpu6050.devAddr, 0x38, 7, mpu6050.buffer);
"1508
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1509: return mpu6050.buffer[0];
"1509
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1318  ]
[; ;MPU6050.c: 1510: }
"1510
[e :UE 1318 ]
}
"1517
[v _MPU6050_setIntFreefallEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1517: void MPU6050_setIntFreefallEnabled(bool enabled) {
[e :U _MPU6050_setIntFreefallEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1518: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 7, enabled);
"1518
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 1519: }
"1519
[e :UE 1319 ]
}
"1526
[v _MPU6050_getIntMotionEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1526: bool MPU6050_getIntMotionEnabled() {
[e :U _MPU6050_getIntMotionEnabled ]
[f ]
[; ;MPU6050.c: 1527: I2Cdev_readBit(mpu6050.devAddr, 0x38, 6, mpu6050.buffer);
"1527
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1528: return mpu6050.buffer[0];
"1528
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1320  ]
[; ;MPU6050.c: 1529: }
"1529
[e :UE 1320 ]
}
"1536
[v _MPU6050_setIntMotionEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1536: void MPU6050_setIntMotionEnabled(bool enabled) {
[e :U _MPU6050_setIntMotionEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1537: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 6, enabled);
"1537
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 1538: }
"1538
[e :UE 1321 ]
}
"1545
[v _MPU6050_getIntZeroMotionEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1545: bool MPU6050_getIntZeroMotionEnabled() {
[e :U _MPU6050_getIntZeroMotionEnabled ]
[f ]
[; ;MPU6050.c: 1546: I2Cdev_readBit(mpu6050.devAddr, 0x38, 5, mpu6050.buffer);
"1546
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1547: return mpu6050.buffer[0];
"1547
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1322  ]
[; ;MPU6050.c: 1548: }
"1548
[e :UE 1322 ]
}
"1555
[v _MPU6050_setIntZeroMotionEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1555: void MPU6050_setIntZeroMotionEnabled(bool enabled) {
[e :U _MPU6050_setIntZeroMotionEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1556: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 5, enabled);
"1556
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 1557: }
"1557
[e :UE 1323 ]
}
"1564
[v _MPU6050_getIntFIFOBufferOverflowEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1564: bool MPU6050_getIntFIFOBufferOverflowEnabled() {
[e :U _MPU6050_getIntFIFOBufferOverflowEnabled ]
[f ]
[; ;MPU6050.c: 1565: I2Cdev_readBit(mpu6050.devAddr, 0x38, 4, mpu6050.buffer);
"1565
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1566: return mpu6050.buffer[0];
"1566
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1324  ]
[; ;MPU6050.c: 1567: }
"1567
[e :UE 1324 ]
}
"1574
[v _MPU6050_setIntFIFOBufferOverflowEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1574: void MPU6050_setIntFIFOBufferOverflowEnabled(bool enabled) {
[e :U _MPU6050_setIntFIFOBufferOverflowEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1575: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 4, enabled);
"1575
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 1576: }
"1576
[e :UE 1325 ]
}
"1584
[v _MPU6050_getIntI2CMasterEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1584: bool MPU6050_getIntI2CMasterEnabled() {
[e :U _MPU6050_getIntI2CMasterEnabled ]
[f ]
[; ;MPU6050.c: 1585: I2Cdev_readBit(mpu6050.devAddr, 0x38, 3, mpu6050.buffer);
"1585
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1586: return mpu6050.buffer[0];
"1586
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1326  ]
[; ;MPU6050.c: 1587: }
"1587
[e :UE 1326 ]
}
"1594
[v _MPU6050_setIntI2CMasterEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1594: void MPU6050_setIntI2CMasterEnabled(bool enabled) {
[e :U _MPU6050_setIntI2CMasterEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1595: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 3, enabled);
"1595
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 3 `i `uc _enabled ]
[; ;MPU6050.c: 1596: }
"1596
[e :UE 1327 ]
}
"1604
[v _MPU6050_getIntDataReadyEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1604: bool MPU6050_getIntDataReadyEnabled() {
[e :U _MPU6050_getIntDataReadyEnabled ]
[f ]
[; ;MPU6050.c: 1605: I2Cdev_readBit(mpu6050.devAddr, 0x38, 0, mpu6050.buffer);
"1605
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1606: return mpu6050.buffer[0];
"1606
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1328  ]
[; ;MPU6050.c: 1607: }
"1607
[e :UE 1328 ]
}
"1614
[v _MPU6050_setIntDataReadyEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 1614: void MPU6050_setIntDataReadyEnabled(bool enabled) {
[e :U _MPU6050_setIntDataReadyEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1615: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 0, enabled);
"1615
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 1616: }
"1616
[e :UE 1329 ]
}
"1627
[v _MPU6050_getIntStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1627: uint8_t MPU6050_getIntStatus() {
[e :U _MPU6050_getIntStatus ]
[f ]
[; ;MPU6050.c: 1628: I2Cdev_readByte(mpu6050.devAddr, 0x3A, mpu6050.buffer);
"1628
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 58 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1629: return mpu6050.buffer[0];
"1629
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1330  ]
[; ;MPU6050.c: 1630: }
"1630
[e :UE 1330 ]
}
"1638
[v _MPU6050_getIntFreefallStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1638: bool MPU6050_getIntFreefallStatus() {
[e :U _MPU6050_getIntFreefallStatus ]
[f ]
[; ;MPU6050.c: 1639: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 7, mpu6050.buffer);
"1639
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1640: return mpu6050.buffer[0];
"1640
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1331  ]
[; ;MPU6050.c: 1641: }
"1641
[e :UE 1331 ]
}
"1649
[v _MPU6050_getIntMotionStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1649: bool MPU6050_getIntMotionStatus() {
[e :U _MPU6050_getIntMotionStatus ]
[f ]
[; ;MPU6050.c: 1650: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 6, mpu6050.buffer);
"1650
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1651: return mpu6050.buffer[0];
"1651
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1332  ]
[; ;MPU6050.c: 1652: }
"1652
[e :UE 1332 ]
}
"1660
[v _MPU6050_getIntZeroMotionStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1660: bool MPU6050_getIntZeroMotionStatus() {
[e :U _MPU6050_getIntZeroMotionStatus ]
[f ]
[; ;MPU6050.c: 1661: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 5, mpu6050.buffer);
"1661
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1662: return mpu6050.buffer[0];
"1662
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1333  ]
[; ;MPU6050.c: 1663: }
"1663
[e :UE 1333 ]
}
"1671
[v _MPU6050_getIntFIFOBufferOverflowStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1671: bool MPU6050_getIntFIFOBufferOverflowStatus() {
[e :U _MPU6050_getIntFIFOBufferOverflowStatus ]
[f ]
[; ;MPU6050.c: 1672: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 4, mpu6050.buffer);
"1672
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1673: return mpu6050.buffer[0];
"1673
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1334  ]
[; ;MPU6050.c: 1674: }
"1674
[e :UE 1334 ]
}
"1683
[v _MPU6050_getIntI2CMasterStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1683: bool MPU6050_getIntI2CMasterStatus() {
[e :U _MPU6050_getIntI2CMasterStatus ]
[f ]
[; ;MPU6050.c: 1684: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 3, mpu6050.buffer);
"1684
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1685: return mpu6050.buffer[0];
"1685
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1335  ]
[; ;MPU6050.c: 1686: }
"1686
[e :UE 1335 ]
}
"1694
[v _MPU6050_getIntDataReadyStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1694: bool MPU6050_getIntDataReadyStatus() {
[e :U _MPU6050_getIntDataReadyStatus ]
[f ]
[; ;MPU6050.c: 1695: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 0, mpu6050.buffer);
"1695
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1696: return mpu6050.buffer[0];
"1696
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1336  ]
[; ;MPU6050.c: 1697: }
"1697
[e :UE 1336 ]
}
"1717
[v _MPU6050_getMotion9 `(v ~T0 @X0 1 ef9`*i`*i`*i`*i`*i`*i`*i`*i`*i ]
{
[; ;MPU6050.c: 1717: void MPU6050_getMotion9(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz, int16_t* mx, int16_t* my, int16_t* mz) {
[e :U _MPU6050_getMotion9 ]
[v _ax `*i ~T0 @X0 1 r1 ]
[v _ay `*i ~T0 @X0 1 r2 ]
[v _az `*i ~T0 @X0 1 r3 ]
[v _gx `*i ~T0 @X0 1 r4 ]
[v _gy `*i ~T0 @X0 1 r5 ]
[v _gz `*i ~T0 @X0 1 r6 ]
[v _mx `*i ~T0 @X0 1 r7 ]
[v _my `*i ~T0 @X0 1 r8 ]
[v _mz `*i ~T0 @X0 1 r9 ]
[f ]
[; ;MPU6050.c: 1718: MPU6050_getMotion6(ax, ay, az, gx, gy, gz);
"1718
[e ( _MPU6050_getMotion6 (4 , , , , , _ax _ay _az _gx _gy _gz ]
[; ;MPU6050.c: 1720: }
"1720
[e :UE 1337 ]
}
"1733
[v _MPU6050_getMotion6 `(v ~T0 @X0 1 ef6`*i`*i`*i`*i`*i`*i ]
{
[; ;MPU6050.c: 1733: void MPU6050_getMotion6(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz) {
[e :U _MPU6050_getMotion6 ]
[v _ax `*i ~T0 @X0 1 r1 ]
[v _ay `*i ~T0 @X0 1 r2 ]
[v _az `*i ~T0 @X0 1 r3 ]
[v _gx `*i ~T0 @X0 1 r4 ]
[v _gy `*i ~T0 @X0 1 r5 ]
[v _gz `*i ~T0 @X0 1 r6 ]
[f ]
[; ;MPU6050.c: 1734: I2Cdev_readBytes(mpu6050.devAddr, 0x3B, 14, mpu6050.buffer);
"1734
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 59 `i `uc -> -> 14 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1735: *ax = (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1735
[e = *U _ax | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1736: *ay = (((int16_t)mpu6050.buffer[2]) << 8) | mpu6050.buffer[3];
"1736
[e = *U _ay | << -> *U + &U . _mpu6050 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1737: *az = (((int16_t)mpu6050.buffer[4]) << 8) | mpu6050.buffer[5];
"1737
[e = *U _az | << -> *U + &U . _mpu6050 1 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 5 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1738: *gx = (((int16_t)mpu6050.buffer[8]) << 8) | mpu6050.buffer[9];
"1738
[e = *U _gx | << -> *U + &U . _mpu6050 1 * -> -> -> 8 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 9 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1739: *gy = (((int16_t)mpu6050.buffer[10]) << 8) | mpu6050.buffer[11];
"1739
[e = *U _gy | << -> *U + &U . _mpu6050 1 * -> -> -> 10 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 11 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1740: *gz = (((int16_t)mpu6050.buffer[12]) << 8) | mpu6050.buffer[13];
"1740
[e = *U _gz | << -> *U + &U . _mpu6050 1 * -> -> -> 12 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 13 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1741: }
"1741
[e :UE 1338 ]
}
"1778
[v _MPU6050_getAcceleration `(v ~T0 @X0 1 ef3`*i`*i`*i ]
{
[; ;MPU6050.c: 1778: void MPU6050_getAcceleration(int16_t* x, int16_t* y, int16_t* z) {
[e :U _MPU6050_getAcceleration ]
[v _x `*i ~T0 @X0 1 r1 ]
[v _y `*i ~T0 @X0 1 r2 ]
[v _z `*i ~T0 @X0 1 r3 ]
[f ]
[; ;MPU6050.c: 1779: I2Cdev_readBytes(mpu6050.devAddr, 0x3B, 6, mpu6050.buffer);
"1779
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 59 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1780: *x = (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1780
[e = *U _x | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1781: *y = (((int16_t)mpu6050.buffer[2]) << 8) | mpu6050.buffer[3];
"1781
[e = *U _y | << -> *U + &U . _mpu6050 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1782: *z = (((int16_t)mpu6050.buffer[4]) << 8) | mpu6050.buffer[5];
"1782
[e = *U _z | << -> *U + &U . _mpu6050 1 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 5 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1783: }
"1783
[e :UE 1339 ]
}
"1789
[v _MPU6050_getAccelerationX `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1789: int16_t MPU6050_getAccelerationX() {
[e :U _MPU6050_getAccelerationX ]
[f ]
[; ;MPU6050.c: 1790: I2Cdev_readBytes(mpu6050.devAddr, 0x3B, 2, mpu6050.buffer);
"1790
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 59 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1791: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1791
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1340  ]
[; ;MPU6050.c: 1792: }
"1792
[e :UE 1340 ]
}
"1798
[v _MPU6050_getAccelerationY `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1798: int16_t MPU6050_getAccelerationY() {
[e :U _MPU6050_getAccelerationY ]
[f ]
[; ;MPU6050.c: 1799: I2Cdev_readBytes(mpu6050.devAddr, 0x3D, 2, mpu6050.buffer);
"1799
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 61 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1800: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1800
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1341  ]
[; ;MPU6050.c: 1801: }
"1801
[e :UE 1341 ]
}
"1807
[v _MPU6050_getAccelerationZ `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1807: int16_t MPU6050_getAccelerationZ() {
[e :U _MPU6050_getAccelerationZ ]
[f ]
[; ;MPU6050.c: 1808: I2Cdev_readBytes(mpu6050.devAddr, 0x3F, 2, mpu6050.buffer);
"1808
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 63 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1809: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1809
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1342  ]
[; ;MPU6050.c: 1810: }
"1810
[e :UE 1342 ]
}
"1818
[v _MPU6050_getTemperature `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1818: int16_t MPU6050_getTemperature() {
[e :U _MPU6050_getTemperature ]
[f ]
[; ;MPU6050.c: 1819: I2Cdev_readBytes(mpu6050.devAddr, 0x41, 2, mpu6050.buffer);
"1819
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 65 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1820: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1820
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1343  ]
[; ;MPU6050.c: 1821: }
"1821
[e :UE 1343 ]
}
"1857
[v _MPU6050_getRotation `(v ~T0 @X0 1 ef3`*i`*i`*i ]
{
[; ;MPU6050.c: 1857: void MPU6050_getRotation(int16_t* x, int16_t* y, int16_t* z) {
[e :U _MPU6050_getRotation ]
[v _x `*i ~T0 @X0 1 r1 ]
[v _y `*i ~T0 @X0 1 r2 ]
[v _z `*i ~T0 @X0 1 r3 ]
[f ]
[; ;MPU6050.c: 1858: I2Cdev_readBytes(mpu6050.devAddr, 0x43, 6, mpu6050.buffer);
"1858
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 67 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1859: *x = (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1859
[e = *U _x | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1860: *y = (((int16_t)mpu6050.buffer[2]) << 8) | mpu6050.buffer[3];
"1860
[e = *U _y | << -> *U + &U . _mpu6050 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1861: *z = (((int16_t)mpu6050.buffer[4]) << 8) | mpu6050.buffer[5];
"1861
[e = *U _z | << -> *U + &U . _mpu6050 1 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 5 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[; ;MPU6050.c: 1862: }
"1862
[e :UE 1344 ]
}
"1868
[v _MPU6050_getRotationX `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1868: int16_t MPU6050_getRotationX() {
[e :U _MPU6050_getRotationX ]
[f ]
[; ;MPU6050.c: 1869: I2Cdev_readBytes(mpu6050.devAddr, 0x43, 2, mpu6050.buffer);
"1869
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 67 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1870: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1870
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1345  ]
[; ;MPU6050.c: 1871: }
"1871
[e :UE 1345 ]
}
"1877
[v _MPU6050_getRotationY `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1877: int16_t MPU6050_getRotationY() {
[e :U _MPU6050_getRotationY ]
[f ]
[; ;MPU6050.c: 1878: I2Cdev_readBytes(mpu6050.devAddr, 0x45, 2, mpu6050.buffer);
"1878
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 69 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1879: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1879
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1346  ]
[; ;MPU6050.c: 1880: }
"1880
[e :UE 1346 ]
}
"1886
[v _MPU6050_getRotationZ `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1886: int16_t MPU6050_getRotationZ() {
[e :U _MPU6050_getRotationZ ]
[f ]
[; ;MPU6050.c: 1887: I2Cdev_readBytes(mpu6050.devAddr, 0x47, 2, mpu6050.buffer);
"1887
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 71 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1888: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1888
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1347  ]
[; ;MPU6050.c: 1889: }
"1889
[e :UE 1347 ]
}
"1967
[v _MPU6050_getExternalSensorByte `(uc ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 1967: uint8_t MPU6050_getExternalSensorByte(int position) {
[e :U _MPU6050_getExternalSensorByte ]
[v _position `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1968: I2Cdev_readByte(mpu6050.devAddr, 0x49 + position, mpu6050.buffer);
"1968
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> + -> 73 `i _position `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1969: return mpu6050.buffer[0];
"1969
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1348  ]
[; ;MPU6050.c: 1970: }
"1970
[e :UE 1348 ]
}
"1976
[v _MPU6050_getExternalSensorWord `(ui ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 1976: uint16_t MPU6050_getExternalSensorWord(int position) {
[e :U _MPU6050_getExternalSensorWord ]
[v _position `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1977: I2Cdev_readBytes(mpu6050.devAddr, 0x49 + position, 2, mpu6050.buffer);
"1977
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> + -> 73 `i _position `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1978: return (((uint16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"1978
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui ]
[e $UE 1349  ]
[; ;MPU6050.c: 1979: }
"1979
[e :UE 1349 ]
}
"1985
[v _MPU6050_getExternalSensorDWord `(ul ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 1985: uint32_t MPU6050_getExternalSensorDWord(int position) {
[e :U _MPU6050_getExternalSensorDWord ]
[v _position `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 1986: I2Cdev_readBytes(mpu6050.devAddr, 0x49 + position, 4, mpu6050.buffer);
"1986
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> + -> 73 `i _position `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1987: return (((uint32_t)mpu6050.buffer[0]) << 24) | (((uint32_t)mpu6050.buffer[1]) << 16) | (((uint16_t)mpu6050.buffer[2]) << 8) | mpu6050.buffer[3];
"1987
[e ) | | | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ul -> 24 `i << -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ul -> 16 `i -> << -> *U + &U . _mpu6050 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui -> 8 `i `ul -> *U + &U . _mpu6050 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ul ]
[e $UE 1350  ]
[; ;MPU6050.c: 1988: }
"1988
[e :UE 1350 ]
}
"1997
[v _MPU6050_getXNegMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 1997: bool MPU6050_getXNegMotionDetected() {
[e :U _MPU6050_getXNegMotionDetected ]
[f ]
[; ;MPU6050.c: 1998: I2Cdev_readBit(mpu6050.devAddr, 0x61, 7, mpu6050.buffer);
"1998
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 1999: return mpu6050.buffer[0];
"1999
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1351  ]
[; ;MPU6050.c: 2000: }
"2000
[e :UE 1351 ]
}
"2006
[v _MPU6050_getXPosMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2006: bool MPU6050_getXPosMotionDetected() {
[e :U _MPU6050_getXPosMotionDetected ]
[f ]
[; ;MPU6050.c: 2007: I2Cdev_readBit(mpu6050.devAddr, 0x61, 6, mpu6050.buffer);
"2007
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2008: return mpu6050.buffer[0];
"2008
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1352  ]
[; ;MPU6050.c: 2009: }
"2009
[e :UE 1352 ]
}
"2015
[v _MPU6050_getYNegMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2015: bool MPU6050_getYNegMotionDetected() {
[e :U _MPU6050_getYNegMotionDetected ]
[f ]
[; ;MPU6050.c: 2016: I2Cdev_readBit(mpu6050.devAddr, 0x61, 5, mpu6050.buffer);
"2016
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2017: return mpu6050.buffer[0];
"2017
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1353  ]
[; ;MPU6050.c: 2018: }
"2018
[e :UE 1353 ]
}
"2024
[v _MPU6050_getYPosMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2024: bool MPU6050_getYPosMotionDetected() {
[e :U _MPU6050_getYPosMotionDetected ]
[f ]
[; ;MPU6050.c: 2025: I2Cdev_readBit(mpu6050.devAddr, 0x61, 4, mpu6050.buffer);
"2025
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2026: return mpu6050.buffer[0];
"2026
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1354  ]
[; ;MPU6050.c: 2027: }
"2027
[e :UE 1354 ]
}
"2033
[v _MPU6050_getZNegMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2033: bool MPU6050_getZNegMotionDetected() {
[e :U _MPU6050_getZNegMotionDetected ]
[f ]
[; ;MPU6050.c: 2034: I2Cdev_readBit(mpu6050.devAddr, 0x61, 3, mpu6050.buffer);
"2034
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2035: return mpu6050.buffer[0];
"2035
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1355  ]
[; ;MPU6050.c: 2036: }
"2036
[e :UE 1355 ]
}
"2042
[v _MPU6050_getZPosMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2042: bool MPU6050_getZPosMotionDetected() {
[e :U _MPU6050_getZPosMotionDetected ]
[f ]
[; ;MPU6050.c: 2043: I2Cdev_readBit(mpu6050.devAddr, 0x61, 2, mpu6050.buffer);
"2043
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2044: return mpu6050.buffer[0];
"2044
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1356  ]
[; ;MPU6050.c: 2045: }
"2045
[e :UE 1356 ]
}
"2051
[v _MPU6050_getZeroMotionDetected `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2051: bool MPU6050_getZeroMotionDetected() {
[e :U _MPU6050_getZeroMotionDetected ]
[f ]
[; ;MPU6050.c: 2052: I2Cdev_readBit(mpu6050.devAddr, 0x61, 0, mpu6050.buffer);
"2052
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 97 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2053: return mpu6050.buffer[0];
"2053
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1357  ]
[; ;MPU6050.c: 2054: }
"2054
[e :UE 1357 ]
}
"2066
[v _MPU6050_setSlaveOutputByte `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 2066: void MPU6050_setSlaveOutputByte(uint8_t num, uint8_t data) {
[e :U _MPU6050_setSlaveOutputByte ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 2067: if (num > 3) return;
"2067
[e $ ! > -> _num `i -> 3 `i 1359  ]
[e $UE 1358  ]
[e :U 1359 ]
[; ;MPU6050.c: 2068: I2Cdev_writeByte(mpu6050.devAddr, 0x63 + num, data);
"2068
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> + -> 99 `i -> _num `i `uc _data ]
[; ;MPU6050.c: 2069: }
"2069
[e :UE 1358 ]
}
"2081
[v _MPU6050_getExternalShadowDelayEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2081: bool MPU6050_getExternalShadowDelayEnabled() {
[e :U _MPU6050_getExternalShadowDelayEnabled ]
[f ]
[; ;MPU6050.c: 2082: I2Cdev_readBit(mpu6050.devAddr, 0x67, 7, mpu6050.buffer);
"2082
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 103 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2083: return mpu6050.buffer[0];
"2083
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1360  ]
[; ;MPU6050.c: 2084: }
"2084
[e :UE 1360 ]
}
"2091
[v _MPU6050_setExternalShadowDelayEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2091: void MPU6050_setExternalShadowDelayEnabled(bool enabled) {
[e :U _MPU6050_setExternalShadowDelayEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2092: I2Cdev_writeBit(mpu6050.devAddr, 0x67, 7, enabled);
"2092
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 103 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 2093: }
"2093
[e :UE 1361 ]
}
"2112
[v _MPU6050_getSlaveDelayEnabled `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2112: bool MPU6050_getSlaveDelayEnabled(uint8_t num) {
[e :U _MPU6050_getSlaveDelayEnabled ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2114: if (num > 4) return 0;
"2114
[e $ ! > -> _num `i -> 4 `i 1363  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1362  ]
[e :U 1363 ]
[; ;MPU6050.c: 2115: I2Cdev_readBit(mpu6050.devAddr, 0x67, num, mpu6050.buffer);
"2115
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 103 `i `uc _num &U . _mpu6050 1 ]
[; ;MPU6050.c: 2116: return mpu6050.buffer[0];
"2116
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1362  ]
[; ;MPU6050.c: 2117: }
"2117
[e :UE 1362 ]
}
"2124
[v _MPU6050_setSlaveDelayEnabled `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MPU6050.c: 2124: void MPU6050_setSlaveDelayEnabled(uint8_t num, bool enabled) {
[e :U _MPU6050_setSlaveDelayEnabled ]
[v _num `uc ~T0 @X0 1 r1 ]
[v _enabled `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 2125: I2Cdev_writeBit(mpu6050.devAddr, 0x67, num, enabled);
"2125
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 103 `i `uc _num _enabled ]
[; ;MPU6050.c: 2126: }
"2126
[e :UE 1364 ]
}
"2136
[v _MPU6050_resetGyroscopePath `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2136: void MPU6050_resetGyroscopePath() {
[e :U _MPU6050_resetGyroscopePath ]
[f ]
[; ;MPU6050.c: 2137: I2Cdev_writeBit(mpu6050.devAddr, 0x68, 2, 1);
"2137
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 104 `i `uc -> -> 2 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2138: }
"2138
[e :UE 1365 ]
}
"2145
[v _MPU6050_resetAccelerometerPath `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2145: void MPU6050_resetAccelerometerPath() {
[e :U _MPU6050_resetAccelerometerPath ]
[f ]
[; ;MPU6050.c: 2146: I2Cdev_writeBit(mpu6050.devAddr, 0x68, 1, 1);
"2146
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 104 `i `uc -> -> 1 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2147: }
"2147
[e :UE 1366 ]
}
"2154
[v _MPU6050_resetTemperaturePath `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2154: void MPU6050_resetTemperaturePath() {
[e :U _MPU6050_resetTemperaturePath ]
[f ]
[; ;MPU6050.c: 2155: I2Cdev_writeBit(mpu6050.devAddr, 0x68, 0, 1);
"2155
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 104 `i `uc -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2156: }
"2156
[e :UE 1367 ]
}
"2174
[v _MPU6050_getAccelerometerPowerOnDelay `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2174: uint8_t MPU6050_getAccelerometerPowerOnDelay() {
[e :U _MPU6050_getAccelerometerPowerOnDelay ]
[f ]
[; ;MPU6050.c: 2175: I2Cdev_readBits(mpu6050.devAddr, 0x69, 5, 2, mpu6050.buffer);
"2175
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 5 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2176: return mpu6050.buffer[0];
"2176
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1368  ]
[; ;MPU6050.c: 2177: }
"2177
[e :UE 1368 ]
}
"2184
[v _MPU6050_setAccelerometerPowerOnDelay `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2184: void MPU6050_setAccelerometerPowerOnDelay(uint8_t delay) {
[e :U _MPU6050_setAccelerometerPowerOnDelay ]
[v _delay `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2185: I2Cdev_writeBits(mpu6050.devAddr, 0x69, 5, 2, delay);
"2185
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 5 `i `uc -> -> 2 `i `uc _delay ]
[; ;MPU6050.c: 2186: }
"2186
[e :UE 1369 ]
}
"2213
[v _MPU6050_getFreefallDetectionCounterDecrement `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2213: uint8_t MPU6050_getFreefallDetectionCounterDecrement() {
[e :U _MPU6050_getFreefallDetectionCounterDecrement ]
[f ]
[; ;MPU6050.c: 2214: I2Cdev_readBits(mpu6050.devAddr, 0x69, 3, 2, mpu6050.buffer);
"2214
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 3 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2215: return mpu6050.buffer[0];
"2215
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1370  ]
[; ;MPU6050.c: 2216: }
"2216
[e :UE 1370 ]
}
"2223
[v _MPU6050_setFreefallDetectionCounterDecrement `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2223: void MPU6050_setFreefallDetectionCounterDecrement(uint8_t decrement) {
[e :U _MPU6050_setFreefallDetectionCounterDecrement ]
[v _decrement `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2224: I2Cdev_writeBits(mpu6050.devAddr, 0x69, 3, 2, decrement);
"2224
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 3 `i `uc -> -> 2 `i `uc _decrement ]
[; ;MPU6050.c: 2225: }
"2225
[e :UE 1371 ]
}
"2249
[v _MPU6050_getMotionDetectionCounterDecrement `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2249: uint8_t MPU6050_getMotionDetectionCounterDecrement() {
[e :U _MPU6050_getMotionDetectionCounterDecrement ]
[f ]
[; ;MPU6050.c: 2250: I2Cdev_readBits(mpu6050.devAddr, 0x69, 1, 2, mpu6050.buffer);
"2250
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 1 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2251: return mpu6050.buffer[0];
"2251
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1372  ]
[; ;MPU6050.c: 2252: }
"2252
[e :UE 1372 ]
}
"2259
[v _MPU6050_setMotionDetectionCounterDecrement `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2259: void MPU6050_setMotionDetectionCounterDecrement(uint8_t decrement) {
[e :U _MPU6050_setMotionDetectionCounterDecrement ]
[v _decrement `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2260: I2Cdev_writeBits(mpu6050.devAddr, 0x69, 1, 2, decrement);
"2260
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 105 `i `uc -> -> 1 `i `uc -> -> 2 `i `uc _decrement ]
[; ;MPU6050.c: 2261: }
"2261
[e :UE 1373 ]
}
"2273
[v _MPU6050_getFIFOEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2273: bool MPU6050_getFIFOEnabled() {
[e :U _MPU6050_getFIFOEnabled ]
[f ]
[; ;MPU6050.c: 2274: I2Cdev_readBit(mpu6050.devAddr, 0x6A, 6, mpu6050.buffer);
"2274
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2275: return mpu6050.buffer[0];
"2275
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1374  ]
[; ;MPU6050.c: 2276: }
"2276
[e :UE 1374 ]
}
"2283
[v _MPU6050_setFIFOEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2283: void MPU6050_setFIFOEnabled(bool enabled) {
[e :U _MPU6050_setFIFOEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2284: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 6, enabled);
"2284
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 2285: }
"2285
[e :UE 1375 ]
}
"2297
[v _MPU6050_getI2CMasterModeEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2297: bool MPU6050_getI2CMasterModeEnabled() {
[e :U _MPU6050_getI2CMasterModeEnabled ]
[f ]
[; ;MPU6050.c: 2298: I2Cdev_readBit(mpu6050.devAddr, 0x6A, 5, mpu6050.buffer);
"2298
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2299: return mpu6050.buffer[0];
"2299
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1376  ]
[; ;MPU6050.c: 2300: }
"2300
[e :UE 1376 ]
}
"2307
[v _MPU6050_setI2CMasterModeEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2307: void MPU6050_setI2CMasterModeEnabled(bool enabled) {
[e :U _MPU6050_setI2CMasterModeEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2308: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 5, enabled);
"2308
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 2309: }
"2309
[e :UE 1377 ]
}
"2314
[v _MPU6050_switchSPIEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2314: void MPU6050_switchSPIEnabled(bool enabled) {
[e :U _MPU6050_switchSPIEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2315: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 4, enabled);
"2315
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 2316: }
"2316
[e :UE 1378 ]
}
"2323
[v _MPU6050_resetFIFO `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2323: void MPU6050_resetFIFO() {
[e :U _MPU6050_resetFIFO ]
[f ]
[; ;MPU6050.c: 2324: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 2, 1);
"2324
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 2 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2325: }
"2325
[e :UE 1379 ]
}
"2332
[v _MPU6050_resetI2CMaster `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2332: void MPU6050_resetI2CMaster() {
[e :U _MPU6050_resetI2CMaster ]
[f ]
[; ;MPU6050.c: 2333: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 1, 1);
"2333
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 1 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2334: }
"2334
[e :UE 1380 ]
}
"2347
[v _MPU6050_resetSensors `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2347: void MPU6050_resetSensors() {
[e :U _MPU6050_resetSensors ]
[f ]
[; ;MPU6050.c: 2348: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 0, 1);
"2348
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2349: }
"2349
[e :UE 1381 ]
}
"2358
[v _MPU6050_reset `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2358: void MPU6050_reset() {
[e :U _MPU6050_reset ]
[f ]
[; ;MPU6050.c: 2359: I2Cdev_writeBit(mpu6050.devAddr, 0x6B, 7, 1);
"2359
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 7 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2360: }
"2360
[e :UE 1382 ]
}
"2372
[v _MPU6050_getSleepEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2372: bool MPU6050_getSleepEnabled() {
[e :U _MPU6050_getSleepEnabled ]
[f ]
[; ;MPU6050.c: 2373: I2Cdev_readBit(mpu6050.devAddr, 0x6B, 6, mpu6050.buffer);
"2373
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2374: return mpu6050.buffer[0];
"2374
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1383  ]
[; ;MPU6050.c: 2375: }
"2375
[e :UE 1383 ]
}
"2382
[v _MPU6050_setSleepEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2382: void MPU6050_setSleepEnabled(bool enabled) {
[e :U _MPU6050_setSleepEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2383: I2Cdev_writeBit(mpu6050.devAddr, 0x6B, 6, enabled);
"2383
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 6 `i `uc _enabled ]
[; ;MPU6050.c: 2384: }
"2384
[e :UE 1384 ]
}
"2393
[v _MPU6050_getWakeCycleEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2393: bool MPU6050_getWakeCycleEnabled() {
[e :U _MPU6050_getWakeCycleEnabled ]
[f ]
[; ;MPU6050.c: 2394: I2Cdev_readBit(mpu6050.devAddr, 0x6B, 5, mpu6050.buffer);
"2394
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2395: return mpu6050.buffer[0];
"2395
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1385  ]
[; ;MPU6050.c: 2396: }
"2396
[e :UE 1385 ]
}
"2403
[v _MPU6050_setWakeCycleEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2403: void MPU6050_setWakeCycleEnabled(bool enabled) {
[e :U _MPU6050_setWakeCycleEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2404: I2Cdev_writeBit(mpu6050.devAddr, 0x6B, 5, enabled);
"2404
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 2405: }
"2405
[e :UE 1386 ]
}
"2417
[v _MPU6050_getTempSensorEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2417: bool MPU6050_getTempSensorEnabled() {
[e :U _MPU6050_getTempSensorEnabled ]
[f ]
[; ;MPU6050.c: 2418: I2Cdev_readBit(mpu6050.devAddr, 0x6B, 3, mpu6050.buffer);
"2418
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2419: return mpu6050.buffer[0] == 0;
"2419
[e ) -> -> == -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 0 `i `i `uc ]
[e $UE 1387  ]
[; ;MPU6050.c: 2420: }
"2420
[e :UE 1387 ]
}
"2431
[v _MPU6050_setTempSensorEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2431: void MPU6050_setTempSensorEnabled(bool enabled) {
[e :U _MPU6050_setTempSensorEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2433: I2Cdev_writeBit(mpu6050.devAddr, 0x6B, 3, !enabled);
"2433
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 3 `i `uc -> -> ! != -> _enabled `i -> -> -> 0 `i `uc `i `i `uc ]
[; ;MPU6050.c: 2434: }
"2434
[e :UE 1388 ]
}
"2441
[v _MPU6050_getClockSource `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2441: uint8_t MPU6050_getClockSource() {
[e :U _MPU6050_getClockSource ]
[f ]
[; ;MPU6050.c: 2442: I2Cdev_readBits(mpu6050.devAddr, 0x6B, 2, 3, mpu6050.buffer);
"2442
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2443: return mpu6050.buffer[0];
"2443
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1389  ]
[; ;MPU6050.c: 2444: }
"2444
[e :UE 1389 ]
}
"2475
[v _MPU6050_setClockSource `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2475: void MPU6050_setClockSource(uint8_t source) {
[e :U _MPU6050_setClockSource ]
[v _source `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2476: I2Cdev_writeBits(mpu6050.devAddr, 0x6B, 2, 3, source);
"2476
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 107 `i `uc -> -> 2 `i `uc -> -> 3 `i `uc _source ]
[; ;MPU6050.c: 2477: }
"2477
[e :UE 1390 ]
}
"2504
[v _MPU6050_getWakeFrequency `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2504: uint8_t MPU6050_getWakeFrequency() {
[e :U _MPU6050_getWakeFrequency ]
[f ]
[; ;MPU6050.c: 2505: I2Cdev_readBits(mpu6050.devAddr, 0x6C, 7, 2, mpu6050.buffer);
"2505
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 7 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2506: return mpu6050.buffer[0];
"2506
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1391  ]
[; ;MPU6050.c: 2507: }
"2507
[e :UE 1391 ]
}
"2512
[v _MPU6050_setWakeFrequency `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2512: void MPU6050_setWakeFrequency(uint8_t frequency) {
[e :U _MPU6050_setWakeFrequency ]
[v _frequency `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2513: I2Cdev_writeBits(mpu6050.devAddr, 0x6C, 7, 2, frequency);
"2513
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 7 `i `uc -> -> 2 `i `uc _frequency ]
[; ;MPU6050.c: 2514: }
"2514
[e :UE 1392 ]
}
"2522
[v _MPU6050_getStandbyXAccelEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2522: bool MPU6050_getStandbyXAccelEnabled() {
[e :U _MPU6050_getStandbyXAccelEnabled ]
[f ]
[; ;MPU6050.c: 2523: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 5, mpu6050.buffer);
"2523
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2524: return mpu6050.buffer[0];
"2524
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1393  ]
[; ;MPU6050.c: 2525: }
"2525
[e :UE 1393 ]
}
"2532
[v _MPU6050_setStandbyXAccelEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2532: void MPU6050_setStandbyXAccelEnabled(bool enabled) {
[e :U _MPU6050_setStandbyXAccelEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2533: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 5, enabled);
"2533
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 5 `i `uc _enabled ]
[; ;MPU6050.c: 2534: }
"2534
[e :UE 1394 ]
}
"2541
[v _MPU6050_getStandbyYAccelEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2541: bool MPU6050_getStandbyYAccelEnabled() {
[e :U _MPU6050_getStandbyYAccelEnabled ]
[f ]
[; ;MPU6050.c: 2542: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 4, mpu6050.buffer);
"2542
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2543: return mpu6050.buffer[0];
"2543
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1395  ]
[; ;MPU6050.c: 2544: }
"2544
[e :UE 1395 ]
}
"2551
[v _MPU6050_setStandbyYAccelEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2551: void MPU6050_setStandbyYAccelEnabled(bool enabled) {
[e :U _MPU6050_setStandbyYAccelEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2552: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 4, enabled);
"2552
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 4 `i `uc _enabled ]
[; ;MPU6050.c: 2553: }
"2553
[e :UE 1396 ]
}
"2560
[v _MPU6050_getStandbyZAccelEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2560: bool MPU6050_getStandbyZAccelEnabled() {
[e :U _MPU6050_getStandbyZAccelEnabled ]
[f ]
[; ;MPU6050.c: 2561: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 3, mpu6050.buffer);
"2561
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2562: return mpu6050.buffer[0];
"2562
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1397  ]
[; ;MPU6050.c: 2563: }
"2563
[e :UE 1397 ]
}
"2570
[v _MPU6050_setStandbyZAccelEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2570: void MPU6050_setStandbyZAccelEnabled(bool enabled) {
[e :U _MPU6050_setStandbyZAccelEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2571: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 3, enabled);
"2571
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 3 `i `uc _enabled ]
[; ;MPU6050.c: 2572: }
"2572
[e :UE 1398 ]
}
"2579
[v _MPU6050_getStandbyXGyroEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2579: bool MPU6050_getStandbyXGyroEnabled() {
[e :U _MPU6050_getStandbyXGyroEnabled ]
[f ]
[; ;MPU6050.c: 2580: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 2, mpu6050.buffer);
"2580
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2581: return mpu6050.buffer[0];
"2581
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1399  ]
[; ;MPU6050.c: 2582: }
"2582
[e :UE 1399 ]
}
"2589
[v _MPU6050_setStandbyXGyroEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2589: void MPU6050_setStandbyXGyroEnabled(bool enabled) {
[e :U _MPU6050_setStandbyXGyroEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2590: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 2, enabled);
"2590
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 2 `i `uc _enabled ]
[; ;MPU6050.c: 2591: }
"2591
[e :UE 1400 ]
}
"2598
[v _MPU6050_getStandbyYGyroEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2598: bool MPU6050_getStandbyYGyroEnabled() {
[e :U _MPU6050_getStandbyYGyroEnabled ]
[f ]
[; ;MPU6050.c: 2599: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 1, mpu6050.buffer);
"2599
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2600: return mpu6050.buffer[0];
"2600
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1401  ]
[; ;MPU6050.c: 2601: }
"2601
[e :UE 1401 ]
}
"2608
[v _MPU6050_setStandbyYGyroEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2608: void MPU6050_setStandbyYGyroEnabled(bool enabled) {
[e :U _MPU6050_setStandbyYGyroEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2609: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 1, enabled);
"2609
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 1 `i `uc _enabled ]
[; ;MPU6050.c: 2610: }
"2610
[e :UE 1402 ]
}
"2617
[v _MPU6050_getStandbyZGyroEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2617: bool MPU6050_getStandbyZGyroEnabled() {
[e :U _MPU6050_getStandbyZGyroEnabled ]
[f ]
[; ;MPU6050.c: 2618: I2Cdev_readBit(mpu6050.devAddr, 0x6C, 0, mpu6050.buffer);
"2618
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2619: return mpu6050.buffer[0];
"2619
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1403  ]
[; ;MPU6050.c: 2620: }
"2620
[e :UE 1403 ]
}
"2627
[v _MPU6050_setStandbyZGyroEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2627: void MPU6050_setStandbyZGyroEnabled(bool enabled) {
[e :U _MPU6050_setStandbyZGyroEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2628: I2Cdev_writeBit(mpu6050.devAddr, 0x6C, 0, enabled);
"2628
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 108 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 2629: }
"2629
[e :UE 1404 ]
}
"2640
[v _MPU6050_getFIFOCount `(ui ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2640: uint16_t MPU6050_getFIFOCount() {
[e :U _MPU6050_getFIFOCount ]
[f ]
[; ;MPU6050.c: 2641: I2Cdev_readBytes(mpu6050.devAddr, 0x72, 2, mpu6050.buffer);
"2641
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 114 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2642: return (((uint16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2642
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `ui ]
[e $UE 1405  ]
[; ;MPU6050.c: 2643: }
"2643
[e :UE 1405 ]
}
"2672
[v _MPU6050_getFIFOByte `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2672: uint8_t MPU6050_getFIFOByte() {
[e :U _MPU6050_getFIFOByte ]
[f ]
[; ;MPU6050.c: 2673: I2Cdev_readByte(mpu6050.devAddr, 0x74, mpu6050.buffer);
"2673
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 116 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2674: return mpu6050.buffer[0];
"2674
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1406  ]
[; ;MPU6050.c: 2675: }
"2675
[e :UE 1406 ]
}
"2676
[v _MPU6050_getFIFOBytes `(v ~T0 @X0 1 ef2`*uc`uc ]
{
[; ;MPU6050.c: 2676: void MPU6050_getFIFOBytes(uint8_t *data, uint8_t length) {
[e :U _MPU6050_getFIFOBytes ]
[v _data `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MPU6050.c: 2677: I2Cdev_readBytes(mpu6050.devAddr, 0x74, length, data);
"2677
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 116 `i `uc _length _data ]
[; ;MPU6050.c: 2678: }
"2678
[e :UE 1407 ]
}
"2683
[v _MPU6050_setFIFOByte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2683: void MPU6050_setFIFOByte(uint8_t data) {
[e :U _MPU6050_setFIFOByte ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2684: I2Cdev_writeByte(mpu6050.devAddr, 0x74, data);
"2684
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 116 `i `uc _data ]
[; ;MPU6050.c: 2685: }
"2685
[e :UE 1408 ]
}
"2696
[v _MPU6050_getDeviceID `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2696: uint8_t MPU6050_getDeviceID() {
[e :U _MPU6050_getDeviceID ]
[f ]
[; ;MPU6050.c: 2697: I2Cdev_readBits(mpu6050.devAddr, 0x75, 6, 6, mpu6050.buffer);
"2697
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 117 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2698: return mpu6050.buffer[0];
"2698
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1409  ]
[; ;MPU6050.c: 2699: }
"2699
[e :UE 1409 ]
}
"2709
[v _MPU6050_setDeviceID `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2709: void MPU6050_setDeviceID(uint8_t id) {
[e :U _MPU6050_setDeviceID ]
[v _id `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2710: I2Cdev_writeBits(mpu6050.devAddr, 0x75, 6, 6, id);
"2710
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 117 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc _id ]
[; ;MPU6050.c: 2711: }
"2711
[e :UE 1410 ]
}
"2717
[v _MPU6050_getOTPBankValid `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2717: uint8_t MPU6050_getOTPBankValid() {
[e :U _MPU6050_getOTPBankValid ]
[f ]
[; ;MPU6050.c: 2718: I2Cdev_readBit(mpu6050.devAddr, 0x00, 0, mpu6050.buffer);
"2718
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 0 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2719: return mpu6050.buffer[0];
"2719
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1411  ]
[; ;MPU6050.c: 2720: }
"2720
[e :UE 1411 ]
}
"2721
[v _MPU6050_setOTPBankValid `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2721: void MPU6050_setOTPBankValid(bool enabled) {
[e :U _MPU6050_setOTPBankValid ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2722: I2Cdev_writeBit(mpu6050.devAddr, 0x00, 0, enabled);
"2722
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 0 `i `uc -> -> 0 `i `uc _enabled ]
[; ;MPU6050.c: 2723: }
"2723
[e :UE 1412 ]
}
"2724
[v _MPU6050_getXGyroOffsetTC `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2724: int8_t MPU6050_getXGyroOffsetTC() {
[e :U _MPU6050_getXGyroOffsetTC ]
[f ]
[; ;MPU6050.c: 2725: I2Cdev_readBits(mpu6050.devAddr, 0x00, 6, 6, mpu6050.buffer);
"2725
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 0 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2726: return mpu6050.buffer[0];
"2726
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 1413  ]
[; ;MPU6050.c: 2727: }
"2727
[e :UE 1413 ]
}
"2728
[v _MPU6050_setXGyroOffsetTC `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2728: void MPU6050_setXGyroOffsetTC(int8_t offset) {
[e :U _MPU6050_setXGyroOffsetTC ]
[v _offset `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2729: I2Cdev_writeBits(mpu6050.devAddr, 0x00, 6, 6, offset);
"2729
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 0 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc -> _offset `uc ]
[; ;MPU6050.c: 2730: }
"2730
[e :UE 1414 ]
}
"2734
[v _MPU6050_getYGyroOffsetTC `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2734: int8_t MPU6050_getYGyroOffsetTC() {
[e :U _MPU6050_getYGyroOffsetTC ]
[f ]
[; ;MPU6050.c: 2735: I2Cdev_readBits(mpu6050.devAddr, 0x01, 6, 6, mpu6050.buffer);
"2735
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 1 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2736: return mpu6050.buffer[0];
"2736
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 1415  ]
[; ;MPU6050.c: 2737: }
"2737
[e :UE 1415 ]
}
"2738
[v _MPU6050_setYGyroOffsetTC `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2738: void MPU6050_setYGyroOffsetTC(int8_t offset) {
[e :U _MPU6050_setYGyroOffsetTC ]
[v _offset `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2739: I2Cdev_writeBits(mpu6050.devAddr, 0x01, 6, 6, offset);
"2739
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 1 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc -> _offset `uc ]
[; ;MPU6050.c: 2740: }
"2740
[e :UE 1416 ]
}
"2744
[v _MPU6050_getZGyroOffsetTC `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2744: int8_t MPU6050_getZGyroOffsetTC() {
[e :U _MPU6050_getZGyroOffsetTC ]
[f ]
[; ;MPU6050.c: 2745: I2Cdev_readBits(mpu6050.devAddr, 0x02, 6, 6, mpu6050.buffer);
"2745
[e ( _I2Cdev_readBits (4 , , , , . _mpu6050 0 -> -> 2 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2746: return mpu6050.buffer[0];
"2746
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 1417  ]
[; ;MPU6050.c: 2747: }
"2747
[e :UE 1417 ]
}
"2748
[v _MPU6050_setZGyroOffsetTC `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2748: void MPU6050_setZGyroOffsetTC(int8_t offset) {
[e :U _MPU6050_setZGyroOffsetTC ]
[v _offset `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2749: I2Cdev_writeBits(mpu6050.devAddr, 0x02, 6, 6, offset);
"2749
[e ( _I2Cdev_writeBits (4 , , , , . _mpu6050 0 -> -> 2 `i `uc -> -> 6 `i `uc -> -> 6 `i `uc -> _offset `uc ]
[; ;MPU6050.c: 2750: }
"2750
[e :UE 1418 ]
}
"2754
[v _MPU6050_getXFineGain `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2754: int8_t MPU6050_getXFineGain() {
[e :U _MPU6050_getXFineGain ]
[f ]
[; ;MPU6050.c: 2755: I2Cdev_readByte(mpu6050.devAddr, 0x03, mpu6050.buffer);
"2755
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2756: return mpu6050.buffer[0];
"2756
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 1419  ]
[; ;MPU6050.c: 2757: }
"2757
[e :UE 1419 ]
}
"2758
[v _MPU6050_setXFineGain `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2758: void MPU6050_setXFineGain(int8_t gain) {
[e :U _MPU6050_setXFineGain ]
[v _gain `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2759: I2Cdev_writeByte(mpu6050.devAddr, 0x03, gain);
"2759
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 3 `i `uc -> _gain `uc ]
[; ;MPU6050.c: 2760: }
"2760
[e :UE 1420 ]
}
"2764
[v _MPU6050_getYFineGain `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2764: int8_t MPU6050_getYFineGain() {
[e :U _MPU6050_getYFineGain ]
[f ]
[; ;MPU6050.c: 2765: I2Cdev_readByte(mpu6050.devAddr, 0x04, mpu6050.buffer);
"2765
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2766: return mpu6050.buffer[0];
"2766
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 1421  ]
[; ;MPU6050.c: 2767: }
"2767
[e :UE 1421 ]
}
"2768
[v _MPU6050_setYFineGain `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2768: void MPU6050_setYFineGain(int8_t gain) {
[e :U _MPU6050_setYFineGain ]
[v _gain `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2769: I2Cdev_writeByte(mpu6050.devAddr, 0x04, gain);
"2769
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 4 `i `uc -> _gain `uc ]
[; ;MPU6050.c: 2770: }
"2770
[e :UE 1422 ]
}
"2774
[v _MPU6050_getZFineGain `(c ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2774: int8_t MPU6050_getZFineGain() {
[e :U _MPU6050_getZFineGain ]
[f ]
[; ;MPU6050.c: 2775: I2Cdev_readByte(mpu6050.devAddr, 0x05, mpu6050.buffer);
"2775
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2776: return mpu6050.buffer[0];
"2776
[e ) -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `c ]
[e $UE 1423  ]
[; ;MPU6050.c: 2777: }
"2777
[e :UE 1423 ]
}
"2778
[v _MPU6050_setZFineGain `(v ~T0 @X0 1 ef1`c ]
{
[; ;MPU6050.c: 2778: void MPU6050_setZFineGain(int8_t gain) {
[e :U _MPU6050_setZFineGain ]
[v _gain `c ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2779: I2Cdev_writeByte(mpu6050.devAddr, 0x05, gain);
"2779
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 5 `i `uc -> _gain `uc ]
[; ;MPU6050.c: 2780: }
"2780
[e :UE 1424 ]
}
"2784
[v _MPU6050_getXAccelOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2784: int16_t MPU6050_getXAccelOffset() {
[e :U _MPU6050_getXAccelOffset ]
[f ]
[; ;MPU6050.c: 2785: I2Cdev_readBytes(mpu6050.devAddr, 0x06, 2, mpu6050.buffer);
"2785
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 6 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2786: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2786
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1425  ]
[; ;MPU6050.c: 2787: }
"2787
[e :UE 1425 ]
}
"2788
[v _MPU6050_setXAccelOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2788: void MPU6050_setXAccelOffset(int16_t offset) {
[e :U _MPU6050_setXAccelOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2789: I2Cdev_writeWord(mpu6050.devAddr, 0x06, offset);
"2789
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 6 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2790: }
"2790
[e :UE 1426 ]
}
"2794
[v _MPU6050_getYAccelOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2794: int16_t MPU6050_getYAccelOffset() {
[e :U _MPU6050_getYAccelOffset ]
[f ]
[; ;MPU6050.c: 2795: I2Cdev_readBytes(mpu6050.devAddr, 0x08, 2, mpu6050.buffer);
"2795
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 8 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2796: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2796
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1427  ]
[; ;MPU6050.c: 2797: }
"2797
[e :UE 1427 ]
}
"2798
[v _MPU6050_setYAccelOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2798: void MPU6050_setYAccelOffset(int16_t offset) {
[e :U _MPU6050_setYAccelOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2799: I2Cdev_writeWord(mpu6050.devAddr, 0x08, offset);
"2799
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 8 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2800: }
"2800
[e :UE 1428 ]
}
"2804
[v _MPU6050_getZAccelOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2804: int16_t MPU6050_getZAccelOffset() {
[e :U _MPU6050_getZAccelOffset ]
[f ]
[; ;MPU6050.c: 2805: I2Cdev_readBytes(mpu6050.devAddr, 0x0A, 2, mpu6050.buffer);
"2805
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 10 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2806: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2806
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1429  ]
[; ;MPU6050.c: 2807: }
"2807
[e :UE 1429 ]
}
"2808
[v _MPU6050_setZAccelOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2808: void MPU6050_setZAccelOffset(int16_t offset) {
[e :U _MPU6050_setZAccelOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2809: I2Cdev_writeWord(mpu6050.devAddr, 0x0A, offset);
"2809
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 10 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2810: }
"2810
[e :UE 1430 ]
}
"2814
[v _MPU6050_getXGyroOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2814: int16_t MPU6050_getXGyroOffset() {
[e :U _MPU6050_getXGyroOffset ]
[f ]
[; ;MPU6050.c: 2815: I2Cdev_readBytes(mpu6050.devAddr, 0x13, 2, mpu6050.buffer);
"2815
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 19 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2816: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2816
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1431  ]
[; ;MPU6050.c: 2817: }
"2817
[e :UE 1431 ]
}
"2818
[v _MPU6050_setXGyroOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2818: void MPU6050_setXGyroOffset(int16_t offset) {
[e :U _MPU6050_setXGyroOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2819: I2Cdev_writeWord(mpu6050.devAddr, 0x13, offset);
"2819
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 19 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2820: }
"2820
[e :UE 1432 ]
}
"2824
[v _MPU6050_getYGyroOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2824: int16_t MPU6050_getYGyroOffset() {
[e :U _MPU6050_getYGyroOffset ]
[f ]
[; ;MPU6050.c: 2825: I2Cdev_readBytes(mpu6050.devAddr, 0x15, 2, mpu6050.buffer);
"2825
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 21 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2826: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2826
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1433  ]
[; ;MPU6050.c: 2827: }
"2827
[e :UE 1433 ]
}
"2828
[v _MPU6050_setYGyroOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2828: void MPU6050_setYGyroOffset(int16_t offset) {
[e :U _MPU6050_setYGyroOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2829: I2Cdev_writeWord(mpu6050.devAddr, 0x15, offset);
"2829
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 21 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2830: }
"2830
[e :UE 1434 ]
}
"2834
[v _MPU6050_getZGyroOffset `(i ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2834: int16_t MPU6050_getZGyroOffset() {
[e :U _MPU6050_getZGyroOffset ]
[f ]
[; ;MPU6050.c: 2835: I2Cdev_readBytes(mpu6050.devAddr, 0x17, 2, mpu6050.buffer);
"2835
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 23 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2836: return (((int16_t)mpu6050.buffer[0]) << 8) | mpu6050.buffer[1];
"2836
[e ) | << -> *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i -> 8 `i -> *U + &U . _mpu6050 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux `i ]
[e $UE 1435  ]
[; ;MPU6050.c: 2837: }
"2837
[e :UE 1435 ]
}
"2838
[v _MPU6050_setZGyroOffset `(v ~T0 @X0 1 ef1`i ]
{
[; ;MPU6050.c: 2838: void MPU6050_setZGyroOffset(int16_t offset) {
[e :U _MPU6050_setZGyroOffset ]
[v _offset `i ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2839: I2Cdev_writeWord(mpu6050.devAddr, 0x17, offset);
"2839
[e ( _I2Cdev_writeWord (3 , , . _mpu6050 0 -> -> 23 `i `uc -> _offset `ui ]
[; ;MPU6050.c: 2840: }
"2840
[e :UE 1436 ]
}
"2844
[v _MPU6050_getIntPLLReadyEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2844: bool MPU6050_getIntPLLReadyEnabled() {
[e :U _MPU6050_getIntPLLReadyEnabled ]
[f ]
[; ;MPU6050.c: 2845: I2Cdev_readBit(mpu6050.devAddr, 0x38, 2, mpu6050.buffer);
"2845
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2846: return mpu6050.buffer[0];
"2846
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1437  ]
[; ;MPU6050.c: 2847: }
"2847
[e :UE 1437 ]
}
"2848
[v _MPU6050_setIntPLLReadyEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2848: void MPU6050_setIntPLLReadyEnabled(bool enabled) {
[e :U _MPU6050_setIntPLLReadyEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2849: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 2, enabled);
"2849
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 2 `i `uc _enabled ]
[; ;MPU6050.c: 2850: }
"2850
[e :UE 1438 ]
}
"2851
[v _MPU6050_getIntDMPEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2851: bool MPU6050_getIntDMPEnabled() {
[e :U _MPU6050_getIntDMPEnabled ]
[f ]
[; ;MPU6050.c: 2852: I2Cdev_readBit(mpu6050.devAddr, 0x38, 1, mpu6050.buffer);
"2852
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2853: return mpu6050.buffer[0];
"2853
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1439  ]
[; ;MPU6050.c: 2854: }
"2854
[e :UE 1439 ]
}
"2855
[v _MPU6050_setIntDMPEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2855: void MPU6050_setIntDMPEnabled(bool enabled) {
[e :U _MPU6050_setIntDMPEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2856: I2Cdev_writeBit(mpu6050.devAddr, 0x38, 1, enabled);
"2856
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 56 `i `uc -> -> 1 `i `uc _enabled ]
[; ;MPU6050.c: 2857: }
"2857
[e :UE 1440 ]
}
"2861
[v _MPU6050_getDMPInt5Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2861: bool MPU6050_getDMPInt5Status() {
[e :U _MPU6050_getDMPInt5Status ]
[f ]
[; ;MPU6050.c: 2862: I2Cdev_readBit(mpu6050.devAddr, 0x39, 5, mpu6050.buffer);
"2862
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 5 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2863: return mpu6050.buffer[0];
"2863
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1441  ]
[; ;MPU6050.c: 2864: }
"2864
[e :UE 1441 ]
}
"2865
[v _MPU6050_getDMPInt4Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2865: bool MPU6050_getDMPInt4Status() {
[e :U _MPU6050_getDMPInt4Status ]
[f ]
[; ;MPU6050.c: 2866: I2Cdev_readBit(mpu6050.devAddr, 0x39, 4, mpu6050.buffer);
"2866
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 4 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2867: return mpu6050.buffer[0];
"2867
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1442  ]
[; ;MPU6050.c: 2868: }
"2868
[e :UE 1442 ]
}
"2869
[v _MPU6050_getDMPInt3Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2869: bool MPU6050_getDMPInt3Status() {
[e :U _MPU6050_getDMPInt3Status ]
[f ]
[; ;MPU6050.c: 2870: I2Cdev_readBit(mpu6050.devAddr, 0x39, 3, mpu6050.buffer);
"2870
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 3 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2871: return mpu6050.buffer[0];
"2871
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1443  ]
[; ;MPU6050.c: 2872: }
"2872
[e :UE 1443 ]
}
"2873
[v _MPU6050_getDMPInt2Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2873: bool MPU6050_getDMPInt2Status() {
[e :U _MPU6050_getDMPInt2Status ]
[f ]
[; ;MPU6050.c: 2874: I2Cdev_readBit(mpu6050.devAddr, 0x39, 2, mpu6050.buffer);
"2874
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2875: return mpu6050.buffer[0];
"2875
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1444  ]
[; ;MPU6050.c: 2876: }
"2876
[e :UE 1444 ]
}
"2877
[v _MPU6050_getDMPInt1Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2877: bool MPU6050_getDMPInt1Status() {
[e :U _MPU6050_getDMPInt1Status ]
[f ]
[; ;MPU6050.c: 2878: I2Cdev_readBit(mpu6050.devAddr, 0x39, 1, mpu6050.buffer);
"2878
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2879: return mpu6050.buffer[0];
"2879
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1445  ]
[; ;MPU6050.c: 2880: }
"2880
[e :UE 1445 ]
}
"2881
[v _MPU6050_getDMPInt0Status `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2881: bool MPU6050_getDMPInt0Status() {
[e :U _MPU6050_getDMPInt0Status ]
[f ]
[; ;MPU6050.c: 2882: I2Cdev_readBit(mpu6050.devAddr, 0x39, 0, mpu6050.buffer);
"2882
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 57 `i `uc -> -> 0 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2883: return mpu6050.buffer[0];
"2883
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1446  ]
[; ;MPU6050.c: 2884: }
"2884
[e :UE 1446 ]
}
"2888
[v _MPU6050_getIntPLLReadyStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2888: bool MPU6050_getIntPLLReadyStatus() {
[e :U _MPU6050_getIntPLLReadyStatus ]
[f ]
[; ;MPU6050.c: 2889: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 2, mpu6050.buffer);
"2889
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 2 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2890: return mpu6050.buffer[0];
"2890
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1447  ]
[; ;MPU6050.c: 2891: }
"2891
[e :UE 1447 ]
}
"2892
[v _MPU6050_getIntDMPStatus `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2892: bool MPU6050_getIntDMPStatus() {
[e :U _MPU6050_getIntDMPStatus ]
[f ]
[; ;MPU6050.c: 2893: I2Cdev_readBit(mpu6050.devAddr, 0x3A, 1, mpu6050.buffer);
"2893
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 58 `i `uc -> -> 1 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2894: return mpu6050.buffer[0];
"2894
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1448  ]
[; ;MPU6050.c: 2895: }
"2895
[e :UE 1448 ]
}
"2899
[v _MPU6050_getDMPEnabled `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2899: bool MPU6050_getDMPEnabled() {
[e :U _MPU6050_getDMPEnabled ]
[f ]
[; ;MPU6050.c: 2900: I2Cdev_readBit(mpu6050.devAddr, 0x6A, 7, mpu6050.buffer);
"2900
[e ( _I2Cdev_readBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 7 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2901: return mpu6050.buffer[0];
"2901
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1449  ]
[; ;MPU6050.c: 2902: }
"2902
[e :UE 1449 ]
}
"2903
[v _MPU6050_setDMPEnabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2903: void MPU6050_setDMPEnabled(bool enabled) {
[e :U _MPU6050_setDMPEnabled ]
[v _enabled `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2904: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 7, enabled);
"2904
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 7 `i `uc _enabled ]
[; ;MPU6050.c: 2905: }
"2905
[e :UE 1450 ]
}
"2906
[v _MPU6050_resetDMP `(v ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2906: void MPU6050_resetDMP() {
[e :U _MPU6050_resetDMP ]
[f ]
[; ;MPU6050.c: 2907: I2Cdev_writeBit(mpu6050.devAddr, 0x6A, 3, 1);
"2907
[e ( _I2Cdev_writeBit (4 , , , . _mpu6050 0 -> -> 106 `i `uc -> -> 3 `i `uc -> -> 1 `i `uc ]
[; ;MPU6050.c: 2908: }
"2908
[e :UE 1451 ]
}
"2912
[v _MPU6050_setMemoryBank `(v ~T0 @X0 1 ef3`uc`uc`uc ]
{
[; ;MPU6050.c: 2912: void MPU6050_setMemoryBank(uint8_t bank, bool prefetchEnabled, bool userBank) {
[e :U _MPU6050_setMemoryBank ]
[v _bank `uc ~T0 @X0 1 r1 ]
[v _prefetchEnabled `uc ~T0 @X0 1 r2 ]
[v _userBank `uc ~T0 @X0 1 r3 ]
[f ]
[; ;MPU6050.c: 2913: bank &= 0x1F;
"2913
[e =& _bank -> -> 31 `i `uc ]
[; ;MPU6050.c: 2914: if (userBank) bank |= 0x20;
"2914
[e $ ! != -> _userBank `i -> -> -> 0 `i `uc `i 1453  ]
[e =| _bank -> -> 32 `i `uc ]
[e :U 1453 ]
[; ;MPU6050.c: 2915: if (prefetchEnabled) bank |= 0x40;
"2915
[e $ ! != -> _prefetchEnabled `i -> -> -> 0 `i `uc `i 1454  ]
[e =| _bank -> -> 64 `i `uc ]
[e :U 1454 ]
[; ;MPU6050.c: 2916: I2Cdev_writeByte(mpu6050.devAddr, 0x6D, bank);
"2916
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 109 `i `uc _bank ]
[; ;MPU6050.c: 2917: }
"2917
[e :UE 1452 ]
}
"2921
[v _MPU6050_setMemoryStartAddress `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2921: void MPU6050_setMemoryStartAddress(uint8_t address) {
[e :U _MPU6050_setMemoryStartAddress ]
[v _address `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2922: I2Cdev_writeByte(mpu6050.devAddr, 0x6E, address);
"2922
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 110 `i `uc _address ]
[; ;MPU6050.c: 2923: }
"2923
[e :UE 1455 ]
}
"2927
[v _MPU6050_readMemoryByte `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 2927: uint8_t MPU6050_readMemoryByte() {
[e :U _MPU6050_readMemoryByte ]
[f ]
[; ;MPU6050.c: 2928: I2Cdev_readByte(mpu6050.devAddr, 0x6F, mpu6050.buffer);
"2928
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 111 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 2929: return mpu6050.buffer[0];
"2929
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1456  ]
[; ;MPU6050.c: 2930: }
"2930
[e :UE 1456 ]
}
"2931
[v _MPU6050_writeMemoryByte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 2931: void MPU6050_writeMemoryByte(uint8_t data) {
[e :U _MPU6050_writeMemoryByte ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 2932: I2Cdev_writeByte(mpu6050.devAddr, 0x6F, data);
"2932
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 111 `i `uc _data ]
[; ;MPU6050.c: 2933: }
"2933
[e :UE 1457 ]
}
"2934
[v _MPU6050_readMemoryBlock `(v ~T0 @X0 1 ef4`*uc`ui`uc`uc ]
{
[; ;MPU6050.c: 2934: void MPU6050_readMemoryBlock(uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address) {
[e :U _MPU6050_readMemoryBlock ]
[v _data `*uc ~T0 @X0 1 r1 ]
[v _dataSize `ui ~T0 @X0 1 r2 ]
[v _bank `uc ~T0 @X0 1 r3 ]
[v _address `uc ~T0 @X0 1 r4 ]
[f ]
[; ;MPU6050.c: 2935: MPU6050_setMemoryBank(bank, 0, 0);
"2935
[e ( _MPU6050_setMemoryBank (3 , , _bank -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;MPU6050.c: 2936: MPU6050_setMemoryStartAddress(address);
"2936
[e ( _MPU6050_setMemoryStartAddress (1 _address ]
"2937
[v _chunkSize `uc ~T0 @X0 1 a ]
[; ;MPU6050.c: 2937: uint8_t chunkSize;
[; ;MPU6050.c: 2938: for (uint16_t i = 0; i < dataSize;) {
"2938
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $U 1462  ]
[e :U 1459 ]
{
[; ;MPU6050.c: 2940: chunkSize = 16;
"2940
[e = _chunkSize -> -> 16 `i `uc ]
[; ;MPU6050.c: 2943: if (i + chunkSize > dataSize) chunkSize = dataSize - i;
"2943
[e $ ! > + _i -> _chunkSize `ui _dataSize 1463  ]
[e = _chunkSize -> - _dataSize _i `uc ]
[e :U 1463 ]
[; ;MPU6050.c: 2946: if (chunkSize > 256 - address) chunkSize = 256 - address;
"2946
[e $ ! > -> _chunkSize `i - -> 256 `i -> _address `i 1464  ]
[e = _chunkSize -> - -> 256 `i -> _address `i `uc ]
[e :U 1464 ]
[; ;MPU6050.c: 2949: I2Cdev_readBytes(mpu6050.devAddr, 0x6F, chunkSize, data + i);
"2949
[e ( _I2Cdev_readBytes (4 , , , . _mpu6050 0 -> -> 111 `i `uc _chunkSize + _data * -> _i `ux -> -> # *U _data `ui `ux ]
[; ;MPU6050.c: 2952: i += chunkSize;
"2952
[e =+ _i -> _chunkSize `ui ]
[; ;MPU6050.c: 2955: address += chunkSize;
"2955
[e =+ _address _chunkSize ]
[; ;MPU6050.c: 2958: if (i < dataSize) {
"2958
[e $ ! < _i _dataSize 1465  ]
{
[; ;MPU6050.c: 2959: if (address == 0) bank++;
"2959
[e $ ! == -> _address `i -> 0 `i 1466  ]
[e ++ _bank -> -> 1 `i `uc ]
[e :U 1466 ]
[; ;MPU6050.c: 2960: MPU6050_setMemoryBank(bank, 0, 0);
"2960
[e ( _MPU6050_setMemoryBank (3 , , _bank -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;MPU6050.c: 2961: MPU6050_setMemoryStartAddress(address);
"2961
[e ( _MPU6050_setMemoryStartAddress (1 _address ]
"2962
}
[e :U 1465 ]
"2963
}
"2938
[e :U 1462 ]
[e $ < _i _dataSize 1459  ]
[e :U 1460 ]
"2963
}
[; ;MPU6050.c: 2962: }
[; ;MPU6050.c: 2963: }
[; ;MPU6050.c: 2964: }
"2964
[e :UE 1458 ]
}
"3125
[v _MPU6050_getDMPConfig1 `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 3125: uint8_t MPU6050_getDMPConfig1() {
[e :U _MPU6050_getDMPConfig1 ]
[f ]
[; ;MPU6050.c: 3126: I2Cdev_readByte(mpu6050.devAddr, 0x70, mpu6050.buffer);
"3126
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 112 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 3127: return mpu6050.buffer[0];
"3127
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1467  ]
[; ;MPU6050.c: 3128: }
"3128
[e :UE 1467 ]
}
"3129
[v _MPU6050_setDMPConfig1 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 3129: void MPU6050_setDMPConfig1(uint8_t config) {
[e :U _MPU6050_setDMPConfig1 ]
[v _config `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 3130: I2Cdev_writeByte(mpu6050.devAddr, 0x70, config);
"3130
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 112 `i `uc _config ]
[; ;MPU6050.c: 3131: }
"3131
[e :UE 1468 ]
}
"3135
[v _MPU6050_getDMPConfig2 `(uc ~T0 @X0 1 ef ]
{
[; ;MPU6050.c: 3135: uint8_t MPU6050_getDMPConfig2() {
[e :U _MPU6050_getDMPConfig2 ]
[f ]
[; ;MPU6050.c: 3136: I2Cdev_readByte(mpu6050.devAddr, 0x71, mpu6050.buffer);
"3136
[e ( _I2Cdev_readByte (3 , , . _mpu6050 0 -> -> 113 `i `uc &U . _mpu6050 1 ]
[; ;MPU6050.c: 3137: return mpu6050.buffer[0];
"3137
[e ) *U + &U . _mpu6050 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mpu6050 1 `ui `ux ]
[e $UE 1469  ]
[; ;MPU6050.c: 3138: }
"3138
[e :UE 1469 ]
}
"3139
[v _MPU6050_setDMPConfig2 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MPU6050.c: 3139: void MPU6050_setDMPConfig2(uint8_t config) {
[e :U _MPU6050_setDMPConfig2 ]
[v _config `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MPU6050.c: 3140: I2Cdev_writeByte(mpu6050.devAddr, 0x71, config);
"3140
[e ( _I2Cdev_writeByte (3 , , . _mpu6050 0 -> -> 113 `i `uc _config ]
[; ;MPU6050.c: 3141: }
"3141
[e :UE 1470 ]
}
[; ;MS5803-01BA.h: 2: void MS_5803_setResolution(uint16_t res);
[; ;MS5803-01BA.h: 4: void MS_5803_resetSensor(void);
[; ;MS5803-01BA.h: 6: unsigned char MS_5803_CRC(unsigned int n_prom[]);
[; ;MS5803-01BA.h: 8: unsigned long MS_5803_ADC(char commandADC);
[; ;MS5803-01BA.h: 10: BOOL MS_5803_init(BOOL Verbose);
[; ;MS5803-01BA.h: 12: void MS_5803_readSensor(void);
[; ;MS5803-01BA.c: 22: typedef signed long long int64_t;
"25 ../MS5803-01BA.c
[v _mbar `f ~T0 @X0 1 e ]
[; ;MS5803-01BA.c: 25: float mbar;
"26
[v _tempC `f ~T0 @X0 1 e ]
[; ;MS5803-01BA.c: 26: float tempC;
"32
[v _mbarInt `l ~T0 @X0 1 e ]
[; ;MS5803-01BA.c: 32: int32_t mbarInt;
"35
[v _sensorCoeffs `ui ~T0 @X0 -> 8 `i s ]
[; ;MS5803-01BA.c: 35: static unsigned int sensorCoeffs[8];
"37
[v _D1 `ul ~T0 @X0 1 s ]
[i _D1
-> -> -> 0 `i `l `ul
]
[; ;MS5803-01BA.c: 37: static uint32_t D1 = 0;
"38
[v _D2 `ul ~T0 @X0 1 s ]
[i _D2
-> -> -> 0 `i `l `ul
]
[; ;MS5803-01BA.c: 38: static uint32_t D2 = 0;
"42
[v _dT `l ~T0 @X0 1 s ]
[i _dT
-> -> 0 `i `l
]
[; ;MS5803-01BA.c: 42: static int32_t dT = 0;
"43
[v _TEMP `l ~T0 @X0 1 s ]
[i _TEMP
-> -> 0 `i `l
]
[; ;MS5803-01BA.c: 43: static int32_t TEMP = 0;
"46
[v _Offset `l ~T0 @X0 1 s ]
[i _Offset
-> -> 0 `i `l
]
[; ;MS5803-01BA.c: 46: static int64_t Offset = 0;
"47
[v _Sensitivity `l ~T0 @X0 1 s ]
[i _Sensitivity
-> -> 0 `i `l
]
[; ;MS5803-01BA.c: 47: static int64_t Sensitivity = 0;
"48
[v _T2 `l ~T0 @X0 1 s ]
[i _T2
-> -> 0 `i `l
]
[; ;MS5803-01BA.c: 48: static int64_t T2 = 0;
"49
[v _OFF2 `l ~T0 @X0 1 s ]
[i _OFF2
-> -> 0 `i `l
]
[; ;MS5803-01BA.c: 49: static int64_t OFF2 = 0;
"50
[v _Sens2 `l ~T0 @X0 1 s ]
[i _Sens2
-> -> 0 `i `l
]
[; ;MS5803-01BA.c: 50: static int64_t Sens2 = 0;
"52
[v _HighByte `uc ~T0 @X0 1 s ]
[; ;MS5803-01BA.c: 52: static BYTE HighByte;
"53
[v _MidByte `uc ~T0 @X0 1 s ]
[; ;MS5803-01BA.c: 53: static BYTE MidByte;
"54
[v _LowByte `uc ~T0 @X0 1 s ]
[; ;MS5803-01BA.c: 54: static BYTE LowByte;
"56
[v _I2C_Bytes `uc ~T0 @X0 -> 3 `i s ]
[; ;MS5803-01BA.c: 56: static BYTE I2C_Bytes[3];
"58
[v _Resolution `ui ~T0 @X0 1 s ]
[; ;MS5803-01BA.c: 58: static uint16_t Resolution;
"62
[v _MS_5803_setResolution `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MS5803-01BA.c: 62: void MS_5803_setResolution(uint16_t res) {
[e :U _MS_5803_setResolution ]
[v _res `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MS5803-01BA.c: 65: Resolution = res;
"65
[e = _Resolution _res ]
[; ;MS5803-01BA.c: 66: }
"66
[e :UE 1471 ]
}
"70
[v _MS_5803_resetSensor `(v ~T0 @X0 1 ef ]
{
[; ;MS5803-01BA.c: 70: void MS_5803_resetSensor(void) {
[e :U _MS_5803_resetSensor ]
[f ]
[; ;MS5803-01BA.c: 71: I2Cdev_writeBytes(0x76, 0x1E, 0 ,0);
"71
[e ( _I2Cdev_writeBytes (4 , , , -> -> 118 `i `uc -> -> 30 `i `uc -> -> 0 `i `uc -> -> 0 `i `*uc ]
[; ;MS5803-01BA.c: 72: Delay100TCYx(10);
"72
[e ( _Delay100TCYx (1 -> -> 10 `i `uc ]
[; ;MS5803-01BA.c: 73: }
"73
[e :UE 1472 ]
}
"75
[v _MS_5803_CRC `(uc ~T0 @X0 1 ef1`*ui ]
{
[; ;MS5803-01BA.c: 75: unsigned char MS_5803_CRC(unsigned int n_prom[]) {
[e :U _MS_5803_CRC ]
[v _n_prom `*ui ~T0 @X0 1 r1 ]
[f ]
"76
[v _cnt `i ~T0 @X0 1 a ]
"77
[v _n_rem `ui ~T0 @X0 1 a ]
"78
[v _crc_read `ui ~T0 @X0 1 a ]
"79
[v _n_bit `uc ~T0 @X0 1 a ]
[; ;MS5803-01BA.c: 76: int cnt;
[; ;MS5803-01BA.c: 77: unsigned int n_rem;
[; ;MS5803-01BA.c: 78: unsigned int crc_read;
[; ;MS5803-01BA.c: 79: unsigned char n_bit;
[; ;MS5803-01BA.c: 80: n_rem = 0x00;
"80
[e = _n_rem -> -> 0 `i `ui ]
[; ;MS5803-01BA.c: 81: crc_read = sensorCoeffs[7];
"81
[e = _crc_read *U + &U _sensorCoeffs * -> -> -> 7 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux ]
[; ;MS5803-01BA.c: 82: sensorCoeffs[7] = (0xFF00 & (sensorCoeffs[7]));
"82
[e = *U + &U _sensorCoeffs * -> -> -> 7 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux & -> 65280 `ui *U + &U _sensorCoeffs * -> -> -> 7 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux ]
[; ;MS5803-01BA.c: 83: for (cnt = 0; cnt < 16; cnt++)
"83
{
[e = _cnt -> 0 `i ]
[e $ < _cnt -> 16 `i 1474  ]
[e $U 1475  ]
"84
[e :U 1474 ]
[; ;MS5803-01BA.c: 84: {
{
[; ;MS5803-01BA.c: 85: if (cnt%2 == 1) {
"85
[e $ ! == % _cnt -> 2 `i -> 1 `i 1477  ]
{
[; ;MS5803-01BA.c: 86: n_rem ^= (unsigned short)((sensorCoeffs[cnt>>1]) & 0x00FF);
"86
[e =^ _n_rem -> -> & *U + &U _sensorCoeffs * -> -> >> _cnt -> 1 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux -> -> 255 `i `ui `us `ui ]
"87
}
[; ;MS5803-01BA.c: 87: }
[e $U 1478  ]
"88
[e :U 1477 ]
[; ;MS5803-01BA.c: 88: else {
{
[; ;MS5803-01BA.c: 89: n_rem ^= (unsigned short)(sensorCoeffs[cnt>>1] >> 8);
"89
[e =^ _n_rem -> -> >> *U + &U _sensorCoeffs * -> -> >> _cnt -> 1 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux -> 8 `i `us `ui ]
"90
}
[e :U 1478 ]
[; ;MS5803-01BA.c: 90: }
[; ;MS5803-01BA.c: 91: for (n_bit = 8; n_bit > 0; n_bit--)
"91
{
[e = _n_bit -> -> 8 `i `uc ]
[e $ > -> _n_bit `i -> 0 `i 1479  ]
[e $U 1480  ]
"92
[e :U 1479 ]
[; ;MS5803-01BA.c: 92: {
{
[; ;MS5803-01BA.c: 93: if (n_rem & (0x8000))
"93
[e $ ! != & _n_rem -> 32768 `ui -> -> 0 `i `ui 1482  ]
[; ;MS5803-01BA.c: 94: {
"94
{
[; ;MS5803-01BA.c: 95: n_rem = (n_rem << 1) ^ 0x3000;
"95
[e = _n_rem ^ << _n_rem -> 1 `i -> -> 12288 `i `ui ]
"96
}
[; ;MS5803-01BA.c: 96: }
[e $U 1483  ]
"97
[e :U 1482 ]
[; ;MS5803-01BA.c: 97: else {
{
[; ;MS5803-01BA.c: 98: n_rem = (n_rem << 1);
"98
[e = _n_rem << _n_rem -> 1 `i ]
"99
}
[e :U 1483 ]
"100
}
"91
[e -- _n_bit -> -> 1 `i `uc ]
[e $ > -> _n_bit `i -> 0 `i 1479  ]
[e :U 1480 ]
"100
}
"101
}
"83
[e ++ _cnt -> 1 `i ]
[e $ < _cnt -> 16 `i 1474  ]
[e :U 1475 ]
"101
}
[; ;MS5803-01BA.c: 99: }
[; ;MS5803-01BA.c: 100: }
[; ;MS5803-01BA.c: 101: }
[; ;MS5803-01BA.c: 102: n_rem = (0x000F & (n_rem >> 12));
"102
[e = _n_rem & -> -> 15 `i `ui >> _n_rem -> 12 `i ]
[; ;MS5803-01BA.c: 103: sensorCoeffs[7] = crc_read;
"103
[e = *U + &U _sensorCoeffs * -> -> -> 7 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux _crc_read ]
[; ;MS5803-01BA.c: 105: return (n_rem ^ 0x00);
"105
[e ) -> ^ _n_rem -> -> 0 `i `ui `uc ]
[e $UE 1473  ]
[; ;MS5803-01BA.c: 106: }
"106
[e :UE 1473 ]
}
"110
[v _MS_5803_ADC `(ul ~T0 @X0 1 ef1`uc ]
{
[; ;MS5803-01BA.c: 110: unsigned long MS_5803_ADC(char commandADC) {
[e :U _MS_5803_ADC ]
[v _commandADC `uc ~T0 @X0 1 r1 ]
[f ]
"113
[v _result `l ~T0 @X0 1 a ]
[; ;MS5803-01BA.c: 113: long result = 0;
[e = _result -> -> 0 `i `l ]
[; ;MS5803-01BA.c: 115: I2Cdev_writeBytes(0x76, 0x40 + commandADC, 0 ,0);
"115
[e ( _I2Cdev_writeBytes (4 , , , -> -> 118 `i `uc -> + -> 64 `i -> _commandADC `i `uc -> -> 0 `i `uc -> -> 0 `i `*uc ]
[; ;MS5803-01BA.c: 119: switch (commandADC & 0x0F)
"119
[e $U 1486  ]
[; ;MS5803-01BA.c: 120: {
"120
{
[; ;MS5803-01BA.c: 121: case 0x00 :
"121
[e :U 1487 ]
[; ;MS5803-01BA.c: 122: Delay100TCYx(1);
"122
[e ( _Delay100TCYx (1 -> -> 1 `i `uc ]
[; ;MS5803-01BA.c: 123: break;
"123
[e $U 1485  ]
[; ;MS5803-01BA.c: 124: case 0x02 :
"124
[e :U 1488 ]
[; ;MS5803-01BA.c: 125: Delay100TCYx(3);
"125
[e ( _Delay100TCYx (1 -> -> 3 `i `uc ]
[; ;MS5803-01BA.c: 126: break;
"126
[e $U 1485  ]
[; ;MS5803-01BA.c: 127: case 0x04:
"127
[e :U 1489 ]
[; ;MS5803-01BA.c: 128: Delay100TCYx(4);
"128
[e ( _Delay100TCYx (1 -> -> 4 `i `uc ]
[; ;MS5803-01BA.c: 129: break;
"129
[e $U 1485  ]
[; ;MS5803-01BA.c: 130: case 0x06:
"130
[e :U 1490 ]
[; ;MS5803-01BA.c: 131: Delay100TCYx(6);
"131
[e ( _Delay100TCYx (1 -> -> 6 `i `uc ]
[; ;MS5803-01BA.c: 132: break;
"132
[e $U 1485  ]
[; ;MS5803-01BA.c: 133: case 0x08:
"133
[e :U 1491 ]
[; ;MS5803-01BA.c: 134: Delay100TCYx(10);
"134
[e ( _Delay100TCYx (1 -> -> 10 `i `uc ]
[; ;MS5803-01BA.c: 135: break;
"135
[e $U 1485  ]
"136
}
[; ;MS5803-01BA.c: 136: }
[e $U 1485  ]
"119
[e :U 1486 ]
[e [\ & -> _commandADC `i -> 15 `i , $ -> 0 `i 1487
 , $ -> 2 `i 1488
 , $ -> 4 `i 1489
 , $ -> 6 `i 1490
 , $ -> 8 `i 1491
 1485 ]
"136
[e :U 1485 ]
[; ;MS5803-01BA.c: 138: I2Cdev_readBytes(0x76, 0x00, 3, I2C_Bytes);
"138
[e ( _I2Cdev_readBytes (4 , , , -> -> 118 `i `uc -> -> 0 `i `uc -> -> 3 `i `uc &U _I2C_Bytes ]
[; ;MS5803-01BA.c: 141: result = ((long)I2C_Bytes[0] << 16) + ((long)I2C_Bytes[1] << 8) + (long)I2C_Bytes[2];
"141
[e = _result + + << -> *U + &U _I2C_Bytes * -> -> -> 0 `i `ui `ux -> -> # *U &U _I2C_Bytes `ui `ux `l -> 16 `i << -> *U + &U _I2C_Bytes * -> -> -> 1 `i `ui `ux -> -> # *U &U _I2C_Bytes `ui `ux `l -> 8 `i -> *U + &U _I2C_Bytes * -> -> -> 2 `i `ui `ux -> -> # *U &U _I2C_Bytes `ui `ux `l ]
[; ;MS5803-01BA.c: 142: return result;
"142
[e ) -> _result `ul ]
[e $UE 1484  ]
[; ;MS5803-01BA.c: 143: }
"143
[e :UE 1484 ]
}
"146
[v _MS_5803_init `(E8736 ~T0 @X0 1 ef1`E8736 ]
{
[; ;MS5803-01BA.c: 146: BOOL MS_5803_init(BOOL Verbose) {
[e :U _MS_5803_init ]
[v _Verbose `E8736 ~T0 @X0 1 r1 ]
[f ]
[; ;MS5803-01BA.c: 147: MS_5803_resetSensor();
"147
[e ( _MS_5803_resetSensor ..  ]
[; ;MS5803-01BA.c: 149: if (Verbose) {
"149
[e $ ! != -> _Verbose `i -> -> -> 0 `i `E8736 `i 1493  ]
{
[; ;MS5803-01BA.c: 151: if (Resolution == 256 | Resolution == 512 | Resolution == 1024 | Resolution == 2048 | Resolution == 4096){
"151
[e $ ! | | | | == _Resolution -> -> 256 `i `ui == _Resolution -> -> 512 `i `ui == _Resolution -> -> 1024 `i `ui == _Resolution -> -> 2048 `i `ui == _Resolution -> -> 4096 `i `ui 1494  ]
{
"154
}
[; ;MS5803-01BA.c: 154: } else {
[e $U 1495  ]
[e :U 1494 ]
{
"159
}
[e :U 1495 ]
"161
}
[e :U 1493 ]
[; ;MS5803-01BA.c: 159: }
[; ;MS5803-01BA.c: 161: }
[; ;MS5803-01BA.c: 163: for (int i = 0; i < 8; i++ ){
"163
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 8 `i 1496  ]
[e $U 1497  ]
[e :U 1496 ]
{
[; ;MS5803-01BA.c: 165: I2Cdev_readBytes(0x76, 0xA0 + (i * 2), 2, I2C_Bytes);
"165
[e ( _I2Cdev_readBytes (4 , , , -> -> 118 `i `uc -> + -> 160 `i * _i -> 2 `i `uc -> -> 2 `i `uc &U _I2C_Bytes ]
[; ;MS5803-01BA.c: 166: sensorCoeffs[i] = (((unsigned int)I2C_Bytes[0] << 8) + I2C_Bytes[1]);
"166
[e = *U + &U _sensorCoeffs * -> -> _i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux + << -> *U + &U _I2C_Bytes * -> -> -> 0 `i `ui `ux -> -> # *U &U _I2C_Bytes `ui `ux `ui -> 8 `i -> *U + &U _I2C_Bytes * -> -> -> 1 `i `ui `ux -> -> # *U &U _I2C_Bytes `ui `ux `ui ]
[; ;MS5803-01BA.c: 167: if (Verbose){
"167
[e $ ! != -> _Verbose `i -> -> -> 0 `i `E8736 `i 1499  ]
{
"174
}
[e :U 1499 ]
"175
}
"163
[e ++ _i -> 1 `i ]
[e $ < _i -> 8 `i 1496  ]
[e :U 1497 ]
"175
}
"177
[v _p_crc `uc ~T0 @X0 1 a ]
[; ;MS5803-01BA.c: 174: }
[; ;MS5803-01BA.c: 175: }
[; ;MS5803-01BA.c: 177: unsigned char p_crc = sensorCoeffs[7];
[e = _p_crc -> *U + &U _sensorCoeffs * -> -> -> 7 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux `uc ]
"179
[v _n_crc `uc ~T0 @X0 1 a ]
[; ;MS5803-01BA.c: 179: unsigned char n_crc = MS_5803_CRC(sensorCoeffs);
[e = _n_crc ( _MS_5803_CRC (1 &U _sensorCoeffs ]
[; ;MS5803-01BA.c: 181: if (Verbose) {
"181
[e $ ! != -> _Verbose `i -> -> -> 0 `i `E8736 `i 1500  ]
{
"186
}
[e :U 1500 ]
[; ;MS5803-01BA.c: 186: }
[; ;MS5803-01BA.c: 189: if (p_crc != n_crc) {
"189
[e $ ! != -> _p_crc `i -> _n_crc `i 1501  ]
{
[; ;MS5803-01BA.c: 190: return 0;
"190
[e ) -> -> 0 `i `E8736 ]
[e $UE 1492  ]
"191
}
[e :U 1501 ]
[; ;MS5803-01BA.c: 191: }
[; ;MS5803-01BA.c: 193: return 1;
"193
[e ) -> -> 1 `i `E8736 ]
[e $UE 1492  ]
[; ;MS5803-01BA.c: 194: }
"194
[e :UE 1492 ]
}
"197
[v _MS_5803_readSensor `(v ~T0 @X0 1 ef ]
{
[; ;MS5803-01BA.c: 197: void MS_5803_readSensor(void) {
[e :U _MS_5803_readSensor ]
[f ]
[; ;MS5803-01BA.c: 201: if (Resolution == 256){
"201
[e $ ! == _Resolution -> -> 256 `i `ui 1503  ]
{
[; ;MS5803-01BA.c: 202: D1 = MS_5803_ADC(0x00 + 0x00);
"202
[e = _D1 ( _MS_5803_ADC (1 -> + -> 0 `i -> 0 `i `uc ]
[; ;MS5803-01BA.c: 203: D2 = MS_5803_ADC(0x10 + 0x00);
"203
[e = _D2 ( _MS_5803_ADC (1 -> + -> 16 `i -> 0 `i `uc ]
"204
}
[; ;MS5803-01BA.c: 204: } else if (Resolution == 512) {
[e $U 1504  ]
[e :U 1503 ]
[e $ ! == _Resolution -> -> 512 `i `ui 1505  ]
{
[; ;MS5803-01BA.c: 205: D1 = MS_5803_ADC(0x00 + 0x02);
"205
[e = _D1 ( _MS_5803_ADC (1 -> + -> 0 `i -> 2 `i `uc ]
[; ;MS5803-01BA.c: 206: D2 = MS_5803_ADC(0x10 + 0x02);
"206
[e = _D2 ( _MS_5803_ADC (1 -> + -> 16 `i -> 2 `i `uc ]
"207
}
[; ;MS5803-01BA.c: 207: } else if (Resolution == 1024) {
[e $U 1506  ]
[e :U 1505 ]
[e $ ! == _Resolution -> -> 1024 `i `ui 1507  ]
{
[; ;MS5803-01BA.c: 208: D1 = MS_5803_ADC(0x00 + 0x04);
"208
[e = _D1 ( _MS_5803_ADC (1 -> + -> 0 `i -> 4 `i `uc ]
[; ;MS5803-01BA.c: 209: D2 = MS_5803_ADC(0x10 + 0x04);
"209
[e = _D2 ( _MS_5803_ADC (1 -> + -> 16 `i -> 4 `i `uc ]
"210
}
[; ;MS5803-01BA.c: 210: } else if (Resolution == 2048) {
[e $U 1508  ]
[e :U 1507 ]
[e $ ! == _Resolution -> -> 2048 `i `ui 1509  ]
{
[; ;MS5803-01BA.c: 211: D1 = MS_5803_ADC(0x00 + 0x06);
"211
[e = _D1 ( _MS_5803_ADC (1 -> + -> 0 `i -> 6 `i `uc ]
[; ;MS5803-01BA.c: 212: D2 = MS_5803_ADC(0x10 + 0x06);
"212
[e = _D2 ( _MS_5803_ADC (1 -> + -> 16 `i -> 6 `i `uc ]
"213
}
[; ;MS5803-01BA.c: 213: } else if (Resolution == 4096) {
[e $U 1510  ]
[e :U 1509 ]
[e $ ! == _Resolution -> -> 4096 `i `ui 1511  ]
{
[; ;MS5803-01BA.c: 214: D1 = MS_5803_ADC(0x00 + 0x08);
"214
[e = _D1 ( _MS_5803_ADC (1 -> + -> 0 `i -> 8 `i `uc ]
[; ;MS5803-01BA.c: 215: D2 = MS_5803_ADC(0x10 + 0x08);
"215
[e = _D2 ( _MS_5803_ADC (1 -> + -> 16 `i -> 8 `i `uc ]
"216
}
[e :U 1511 ]
"221
[e :U 1510 ]
[e :U 1508 ]
[e :U 1506 ]
[e :U 1504 ]
[; ;MS5803-01BA.c: 216: }
[; ;MS5803-01BA.c: 221: dT = (int32_t)D2 - ( (int32_t)sensorCoeffs[5] * 256 );
[e = _dT - -> _D2 `l * -> *U + &U _sensorCoeffs * -> -> -> 5 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux `l -> -> 256 `i `l ]
[; ;MS5803-01BA.c: 225: TEMP = 2000 + ((int64_t)dT * sensorCoeffs[6]) / 8388608LL;
"225
[e = _TEMP + -> -> 2000 `i `l / * _dT -> *U + &U _sensorCoeffs * -> -> -> 6 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux `l -> 8388608 `l ]
[; ;MS5803-01BA.c: 227: TEMP = (int32_t)TEMP;
"227
[e = _TEMP _TEMP ]
[; ;MS5803-01BA.c: 237: if (TEMP < 2000) {
"237
[e $ ! < _TEMP -> -> 2000 `i `l 1512  ]
{
[; ;MS5803-01BA.c: 239: T2 = ((int64_t)dT * dT) / 2147483648ULL ;
"239
[e = _T2 -> / -> * _dT _dT `ul -> -2147483648 `ul `l ]
[; ;MS5803-01BA.c: 240: T2 = (int32_t)T2;
"240
[e = _T2 _T2 ]
[; ;MS5803-01BA.c: 241: OFF2 = 3 * ((TEMP-2000) * (TEMP-2000));
"241
[e = _OFF2 * -> -> 3 `i `l * - _TEMP -> -> 2000 `i `l - _TEMP -> -> 2000 `i `l ]
[; ;MS5803-01BA.c: 242: Sens2 = 7 * ((TEMP-2000)*(TEMP-2000)) / 8 ;
"242
[e = _Sens2 / * -> -> 7 `i `l * - _TEMP -> -> 2000 `i `l - _TEMP -> -> 2000 `i `l -> -> 8 `i `l ]
"243
}
[; ;MS5803-01BA.c: 243: } else {
[e $U 1513  ]
[e :U 1512 ]
{
[; ;MS5803-01BA.c: 245: T2 = 0;
"245
[e = _T2 -> -> 0 `i `l ]
[; ;MS5803-01BA.c: 246: OFF2 = 0;
"246
[e = _OFF2 -> -> 0 `i `l ]
[; ;MS5803-01BA.c: 247: Sens2 = 0;
"247
[e = _Sens2 -> -> 0 `i `l ]
[; ;MS5803-01BA.c: 248: if (TEMP > 4500) {
"248
[e $ ! > _TEMP -> -> 4500 `i `l 1514  ]
{
[; ;MS5803-01BA.c: 250: Sens2 = Sens2 - ((TEMP-4500)*(TEMP-4500)) / 8;
"250
[e = _Sens2 - _Sens2 / * - _TEMP -> -> 4500 `i `l - _TEMP -> -> 4500 `i `l -> -> 8 `i `l ]
"251
}
[e :U 1514 ]
"252
}
[e :U 1513 ]
[; ;MS5803-01BA.c: 251: }
[; ;MS5803-01BA.c: 252: }
[; ;MS5803-01BA.c: 255: if (TEMP < -1500) {
"255
[e $ ! < _TEMP -> -U -> 1500 `i `l 1515  ]
{
[; ;MS5803-01BA.c: 258: Sens2 = Sens2 + 2 * ((TEMP+1500)*(TEMP+1500));
"258
[e = _Sens2 + _Sens2 * -> -> 2 `i `l * + _TEMP -> -> 1500 `i `l + _TEMP -> -> 1500 `i `l ]
"259
}
[e :U 1515 ]
[; ;MS5803-01BA.c: 259: }
[; ;MS5803-01BA.c: 267: Offset = (int64_t)sensorCoeffs[2] * 65536 + (sensorCoeffs[4] * (int64_t)dT) / 128;
"267
[e = _Offset + * -> *U + &U _sensorCoeffs * -> -> -> 2 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux `l -> 65536 `l / * -> *U + &U _sensorCoeffs * -> -> -> 4 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux `l _dT -> -> 128 `i `l ]
[; ;MS5803-01BA.c: 268: Sensitivity = (int64_t)sensorCoeffs[1] * 32768 + (sensorCoeffs[3] * (int64_t)dT) / 256;
"268
[e = _Sensitivity + * -> *U + &U _sensorCoeffs * -> -> -> 1 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux `l -> 32768 `l / * -> *U + &U _sensorCoeffs * -> -> -> 3 `i `ui `ux -> -> # *U &U _sensorCoeffs `ui `ux `l _dT -> -> 256 `i `l ]
[; ;MS5803-01BA.c: 272: TEMP = TEMP - T2;
"272
[e = _TEMP - _TEMP _T2 ]
[; ;MS5803-01BA.c: 273: Offset = Offset - OFF2;
"273
[e = _Offset - _Offset _OFF2 ]
[; ;MS5803-01BA.c: 274: Sensitivity = Sensitivity - Sens2;
"274
[e = _Sensitivity - _Sensitivity _Sens2 ]
[; ;MS5803-01BA.c: 281: mbarInt = ((D1 * Sensitivity) / 2097152 - Offset) / 32768;
"281
[e = _mbarInt -> / - / * _D1 -> _Sensitivity `ul -> -> 2097152 `l `ul -> _Offset `ul -> -> 32768 `l `ul `l ]
[; ;MS5803-01BA.c: 282: mbar = (float)mbarInt / 100;
"282
[e = _mbar / -> _mbarInt `f -> -> 100 `i `f ]
[; ;MS5803-01BA.c: 285: tempC = (float)TEMP / 100;
"285
[e = _tempC / -> _TEMP `f -> -> 100 `i `f ]
[; ;MS5803-01BA.c: 298: }
"298
[e :UE 1502 ]
}
"21 ../pic18f458_badgerloop.c
[p x OSC=HSPLL ]
"22
[p x OSCS=OFF ]
"25
[p x PWRT=ON ]
"26
[p x BOR=ON ]
"27
[p x BORV=25 ]
"30
[p x WDT=OFF ]
"31
[p x WDTPS=128 ]
"34
[p x STVR=OFF ]
"35
[p x LVP=OFF ]
"38
[p x CP0=OFF ]
"39
[p x CP1=OFF ]
"40
[p x CP2=OFF ]
"41
[p x CP3=OFF ]
"44
[p x CPB=OFF ]
"45
[p x CPD=OFF ]
"48
[p x WRT0=OFF ]
"49
[p x WRT1=OFF ]
"50
[p x WRT2=OFF ]
"51
[p x WRT3=OFF ]
"54
[p x WRTC=OFF ]
"55
[p x WRTB=OFF ]
"56
[p x WRTD=OFF ]
"59
[p x EBTR0=OFF ]
"60
[p x EBTR1=OFF ]
"61
[p x EBTR2=OFF ]
"62
[p x EBTR3=OFF ]
"65
[p x EBTRB=OFF ]
"125
[v _delayzz `(v ~T0 @X0 1 ef ]
{
[; ;pic18f458_badgerloop.c: 125: void delayzz(void) {
[e :U _delayzz ]
[f ]
"126
[v _i `i ~T0 @X0 1 a ]
[v _j `i ~T0 @X0 1 a ]
[; ;pic18f458_badgerloop.c: 126: int i, j;
[; ;pic18f458_badgerloop.c: 127: for(i=0;i<5000;i++)
"127
{
[e = _i -> 0 `i ]
[e $ < _i -> 5000 `i 1517  ]
[e $U 1518  ]
"128
[e :U 1517 ]
[; ;pic18f458_badgerloop.c: 128: {
{
[; ;pic18f458_badgerloop.c: 129: for(j=0;j<2;j++)
"129
{
[e = _j -> 0 `i ]
[e $ < _j -> 2 `i 1520  ]
[e $U 1521  ]
"130
[e :U 1520 ]
[; ;pic18f458_badgerloop.c: 130: {
{
"132
}
"129
[e ++ _j -> 1 `i ]
[e $ < _j -> 2 `i 1520  ]
[e :U 1521 ]
"132
}
"133
}
"127
[e ++ _i -> 1 `i ]
[e $ < _i -> 5000 `i 1517  ]
[e :U 1518 ]
"133
}
[; ;pic18f458_badgerloop.c: 132: }
[; ;pic18f458_badgerloop.c: 133: }
[; ;pic18f458_badgerloop.c: 134: }
"134
[e :UE 1516 ]
}
"136
[v _CAN_SetMode `(v ~T0 @X0 1 ef1`uc ]
"137
{
[; ;pic18f458_badgerloop.c: 136: void CAN_SetMode(uint8_t canMode)
[; ;pic18f458_badgerloop.c: 137: {
[e :U _CAN_SetMode ]
"136
[v _canMode `uc ~T0 @X0 1 r1 ]
"137
[f ]
[; ;pic18f458_badgerloop.c: 139: CANCON = canMode;
"139
[e = _CANCON _canMode ]
[; ;pic18f458_badgerloop.c: 142: while((CANSTAT & 0xE0) != canMode);
"142
[e $U 1524  ]
[e :U 1525 ]
[e :U 1524 ]
[e $ != & -> _CANSTAT `i -> 224 `i -> _canMode `i 1525  ]
[e :U 1526 ]
[; ;pic18f458_badgerloop.c: 143: }
"143
[e :UE 1523 ]
}
"145
[v _CAN_Init `(v ~T0 @X0 1 ef ]
"146
{
[; ;pic18f458_badgerloop.c: 145: void CAN_Init(void)
[; ;pic18f458_badgerloop.c: 146: {
[e :U _CAN_Init ]
[f ]
[; ;pic18f458_badgerloop.c: 147: TRISB = (1<<3);
"147
[e = _TRISB -> << -> 1 `i -> 3 `i `uc ]
[; ;pic18f458_badgerloop.c: 150: CAN_SetMode((0x80));
"150
[e ( _CAN_SetMode (1 -> -> 128 `i `uc ]
[; ;pic18f458_badgerloop.c: 161: BRGCON1 = 0x43;
"161
[e = _BRGCON1 -> -> 67 `i `uc ]
[; ;pic18f458_badgerloop.c: 163: BRGCON2 = 0xA1;
"163
[e = _BRGCON2 -> -> 161 `i `uc ]
[; ;pic18f458_badgerloop.c: 167: BRGCON2 = 0x01;
"167
[e = _BRGCON2 -> -> 1 `i `uc ]
[; ;pic18f458_badgerloop.c: 170: RXM0SIDH = 0; RXM0SIDL = 0;
"170
[e = _RXM0SIDH -> -> 0 `i `uc ]
[e = _RXM0SIDL -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 171: RXM1SIDH = 0; RXM1SIDL = 0;
"171
[e = _RXM1SIDH -> -> 0 `i `uc ]
[e = _RXM1SIDL -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 172: RXF0SIDL = 0;
"172
[e = _RXF0SIDL -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 173: RXF1SIDL = 0;
"173
[e = _RXF1SIDL -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 174: RXF2SIDL = 0;
"174
[e = _RXF2SIDL -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 175: RXF3SIDL = 0;
"175
[e = _RXF3SIDL -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 176: RXF4SIDL = 0;
"176
[e = _RXF4SIDL -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 177: RXF5SIDL = 0;
"177
[e = _RXF5SIDL -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 179: RXB0CON = 0;
"179
[e = _RXB0CON -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 180: RXB1CON = 0;
"180
[e = _RXB1CON -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 188: CAN_SetMode((0x00));
"188
[e ( _CAN_SetMode (1 -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 189: }
"189
[e :UE 1527 ]
}
"191
[v _setupCANTxRx `(v ~T0 @X0 1 ef ]
{
[; ;pic18f458_badgerloop.c: 191: void setupCANTxRx(void) {
[e :U _setupCANTxRx ]
[f ]
[; ;pic18f458_badgerloop.c: 194: TRISBbits.TRISB2 = 0;
"194
[e = . . _TRISBbits 0 2 -> -> 0 `i `uc ]
[; ;pic18f458_badgerloop.c: 196: TRISBbits.TRISB3 = 1;
"196
[e = . . _TRISBbits 0 3 -> -> 1 `i `uc ]
[; ;pic18f458_badgerloop.c: 199: CAN_Init();
"199
[e ( _CAN_Init ..  ]
[; ;pic18f458_badgerloop.c: 202: Delay10KTCYx(50);
"202
[e ( _Delay10KTCYx (1 -> -> 50 `i `uc ]
[; ;pic18f458_badgerloop.c: 203: }
"203
[e :UE 1528 ]
}
"209
[v _initI2C `(v ~T0 @X0 1 ef ]
{
[; ;pic18f458_badgerloop.c: 209: void initI2C(void) {
[e :U _initI2C ]
[f ]
[; ;pic18f458_badgerloop.c: 212: OpenUSART(0b01111111 | 0b10111111 | 0b11111110 |
[; ;pic18f458_badgerloop.c: 213: 0b11111101 | 0b11111111 | 0b11111111, 12);
"213
[e ( _OpenUSART (2 , -> | | | | | -> 127 `i -> 191 `i -> 254 `i -> 253 `i -> 255 `i -> 255 `i `uc -> -> 12 `i `ui ]
[; ;pic18f458_badgerloop.c: 216: OpenI2C(0b00001000, 0b10000000);
"216
[e ( _OpenI2C (2 , -> -> 8 `i `uc -> -> 128 `i `uc ]
[; ;pic18f458_badgerloop.c: 217: SSPADD = ( ( 80000000 / ( 4 * 400000 ) ) - 1 );
"217
[e = _SSPADD -> - / -> 80000000 `l * -> -> 4 `i `l -> 400000 `l -> -> 1 `i `l `uc ]
[; ;pic18f458_badgerloop.c: 220: Delay10KTCYx(50);
"220
[e ( _Delay10KTCYx (1 -> -> 50 `i `uc ]
[; ;pic18f458_badgerloop.c: 221: }
"221
[e :UE 1529 ]
}
"223
[v _initMPU6050 `(v ~T0 @X0 1 ef ]
{
[; ;pic18f458_badgerloop.c: 223: void initMPU6050(void) {
[e :U _initMPU6050 ]
[f ]
[; ;pic18f458_badgerloop.c: 225: MPU6050(0x68);
"225
[e ( _MPU6050 (1 -> -> 104 `i `uc ]
[; ;pic18f458_badgerloop.c: 227: MPU6050_initialize();
"227
[e ( _MPU6050_initialize ..  ]
[; ;pic18f458_badgerloop.c: 230: Delay10KTCYx(50);
"230
[e ( _Delay10KTCYx (1 -> -> 50 `i `uc ]
[; ;pic18f458_badgerloop.c: 231: }
"231
[e :UE 1530 ]
}
"13 main.c
[v _receivedData `Vuc ~T0 @X0 -> 0 `x e ]
[i _receivedData
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[; ;main.c: 13: volatile uint8_t receivedData[] = { 0, 0, 0, 0, 0, 0, 0, 0 };
"15
[v _sendData `Vuc ~T0 @X0 -> 0 `x e ]
[i _sendData
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[; ;main.c: 15: volatile uint8_t sendData[] = { 0, 0, 0, 0, 0, 0, 0, 0 };
"18
[v _CAN_Transmit `(v ~T0 @X0 1 ef ]
"19
{
[; ;main.c: 18: void CAN_Transmit(void)
[; ;main.c: 19: {
[e :U _CAN_Transmit ]
[f ]
"20
[v _canId `ui ~T0 @X0 1 a ]
[; ;main.c: 20: uint16_t canId = (1);
[e = _canId -> -> 1 `i `ui ]
[; ;main.c: 21: canId = (canId<<5);
"21
[e = _canId << _canId -> 5 `i ]
[; ;main.c: 24: while(TXB0CON & (1<<3));
"24
[e $U 1532  ]
[e :U 1533 ]
[e :U 1532 ]
[e $ != & -> _TXB0CON `i << -> 1 `i -> 3 `i -> 0 `i 1533  ]
[e :U 1534 ]
[; ;main.c: 26: TXB0SIDL = (uint8_t)(canId & 0x00E0);
"26
[e = _TXB0SIDL -> & _canId -> -> 224 `i `ui `uc ]
[; ;main.c: 27: TXB0SIDH = (uint8_t)((canId>>8)& 0x00FF);
"27
[e = _TXB0SIDH -> & >> _canId -> 8 `i -> -> 255 `i `ui `uc ]
[; ;main.c: 31: TXB0DLC = 0x08;
"31
[e = _TXB0DLC -> -> 8 `i `uc ]
[; ;main.c: 34: TXB0D0 = sendData[0];
"34
[e = _TXB0D0 *U + &U _sendData * -> -> -> 0 `i `ui `ux -> -> # *U &U _sendData `ui `ux ]
[; ;main.c: 35: TXB0D1 = sendData[1];
"35
[e = _TXB0D1 *U + &U _sendData * -> -> -> 1 `i `ui `ux -> -> # *U &U _sendData `ui `ux ]
[; ;main.c: 36: TXB0D2 = sendData[2];
"36
[e = _TXB0D2 *U + &U _sendData * -> -> -> 2 `i `ui `ux -> -> # *U &U _sendData `ui `ux ]
[; ;main.c: 37: TXB0D3 = sendData[3];
"37
[e = _TXB0D3 *U + &U _sendData * -> -> -> 3 `i `ui `ux -> -> # *U &U _sendData `ui `ux ]
[; ;main.c: 38: TXB0D4 = sendData[4];
"38
[e = _TXB0D4 *U + &U _sendData * -> -> -> 4 `i `ui `ux -> -> # *U &U _sendData `ui `ux ]
[; ;main.c: 39: TXB0D5 = sendData[5];
"39
[e = _TXB0D5 *U + &U _sendData * -> -> -> 5 `i `ui `ux -> -> # *U &U _sendData `ui `ux ]
[; ;main.c: 40: TXB0D6 = sendData[6];
"40
[e = _TXB0D6 *U + &U _sendData * -> -> -> 6 `i `ui `ux -> -> # *U &U _sendData `ui `ux ]
[; ;main.c: 41: TXB0D7 = sendData[7];
"41
[e = _TXB0D7 *U + &U _sendData * -> -> -> 7 `i `ui `ux -> -> # *U &U _sendData `ui `ux ]
[; ;main.c: 44: TXB0CON = (1<<3);
"44
[e = _TXB0CON -> << -> 1 `i -> 3 `i `uc ]
[; ;main.c: 46: }
"46
[e :UE 1531 ]
}
"48
[v _CAN_Receive `(ui ~T0 @X0 1 ef ]
"49
{
[; ;main.c: 48: uint16_t CAN_Receive(void)
[; ;main.c: 49: {
[e :U _CAN_Receive ]
[f ]
"52
[v _canIdH `uc ~T0 @X0 1 a ]
[; ;main.c: 52: uint8_t canIdH=0;
[e = _canIdH -> -> 0 `i `uc ]
"53
[v _canIdL `uc ~T0 @X0 1 a ]
[; ;main.c: 53: uint8_t canIdL=0;
[e = _canIdL -> -> 0 `i `uc ]
"54
[v _canId `ui ~T0 @X0 1 a ]
[; ;main.c: 54: uint16_t canId=0;
[e = _canId -> -> 0 `i `ui ]
[; ;main.c: 57: while(!(RXB0CON & (1<<7)));
"57
[e $U 1536  ]
[e :U 1537 ]
[e :U 1536 ]
[e $ ! != & -> _RXB0CON `i << -> 1 `i -> 7 `i -> 0 `i 1537  ]
[e :U 1538 ]
[; ;main.c: 60: canIdL = RXB0SIDL;
"60
[e = _canIdL _RXB0SIDL ]
[; ;main.c: 61: canIdH = RXB0SIDH;
"61
[e = _canIdH _RXB0SIDH ]
[; ;main.c: 64: receivedData[0] = RXB0D0;
"64
[e = *U + &U _receivedData * -> -> -> 0 `i `ui `ux -> -> # *U &U _receivedData `ui `ux _RXB0D0 ]
[; ;main.c: 65: receivedData[1] = RXB0D1;
"65
[e = *U + &U _receivedData * -> -> -> 1 `i `ui `ux -> -> # *U &U _receivedData `ui `ux _RXB0D1 ]
[; ;main.c: 66: receivedData[2] = RXB0D2;
"66
[e = *U + &U _receivedData * -> -> -> 2 `i `ui `ux -> -> # *U &U _receivedData `ui `ux _RXB0D2 ]
[; ;main.c: 67: receivedData[3] = RXB0D3;
"67
[e = *U + &U _receivedData * -> -> -> 3 `i `ui `ux -> -> # *U &U _receivedData `ui `ux _RXB0D3 ]
[; ;main.c: 68: receivedData[4] = RXB0D4;
"68
[e = *U + &U _receivedData * -> -> -> 4 `i `ui `ux -> -> # *U &U _receivedData `ui `ux _RXB0D4 ]
[; ;main.c: 69: receivedData[5] = RXB0D5;
"69
[e = *U + &U _receivedData * -> -> -> 5 `i `ui `ux -> -> # *U &U _receivedData `ui `ux _RXB0D5 ]
[; ;main.c: 70: receivedData[6] = RXB0D6;
"70
[e = *U + &U _receivedData * -> -> -> 6 `i `ui `ux -> -> # *U &U _receivedData `ui `ux _RXB0D6 ]
[; ;main.c: 71: receivedData[7] = RXB0D7;
"71
[e = *U + &U _receivedData * -> -> -> 7 `i `ui `ux -> -> # *U &U _receivedData `ui `ux _RXB0D7 ]
[; ;main.c: 74: RXB0CON &= ~(1<<7);
"74
[e =& _RXB0CON -> ~ << -> 1 `i -> 7 `i `uc ]
[; ;main.c: 76: canId = canIdH<<3;
"76
[e = _canId -> << -> _canIdH `i -> 3 `i `ui ]
[; ;main.c: 77: canId |= canIdL>>5;
"77
[e =| _canId -> >> -> _canIdL `i -> 5 `i `ui ]
[; ;main.c: 79: return canId;
"79
[e ) _canId ]
[e $UE 1535  ]
[; ;main.c: 80: }
"80
[e :UE 1535 ]
}
"84
[v _flashLED `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 84: void flashLED(void) {
[e :U _flashLED ]
[f ]
"85
[v _count `i ~T0 @X0 1 a ]
[; ;main.c: 85: int count;
[; ;main.c: 86: count = 10;
"86
[e = _count -> 10 `i ]
[; ;main.c: 87: while(1) {
"87
[e :U 1541 ]
{
[; ;main.c: 88: LATBbits.LATB0 = 1;
"88
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 89: delayzz();
"89
[e ( _delayzz ..  ]
[; ;main.c: 90: LATBbits.LATB0 = 0;
"90
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 91: delayzz();
"91
[e ( _delayzz ..  ]
[; ;main.c: 92: count--;
"92
[e -- _count -> 1 `i ]
[; ;main.c: 93: if (count == 0)
"93
[e $ ! == _count -> 0 `i 1543  ]
[; ;main.c: 94: {
"94
{
[; ;main.c: 95: break;
"95
[e $U 1542  ]
"96
}
[e :U 1543 ]
"97
}
[e :U 1540 ]
"87
[e $U 1541  ]
[e :U 1542 ]
[; ;main.c: 96: }
[; ;main.c: 97: }
[; ;main.c: 98: }
"98
[e :UE 1539 ]
}
"100
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 100: void main(void) {
[e :U _main ]
[f ]
"101
[v _ax `i ~T0 @X0 1 a ]
[v _ay `i ~T0 @X0 1 a ]
[v _az `i ~T0 @X0 1 a ]
[v _gx `i ~T0 @X0 1 a ]
[v _gy `i ~T0 @X0 1 a ]
[v _gz `i ~T0 @X0 1 a ]
[; ;main.c: 101: int16_t ax, ay, az, gx, gy, gz;
[; ;main.c: 102: initI2C();
"102
[e ( _initI2C ..  ]
[; ;main.c: 103: initMPU6050();
"103
[e ( _initMPU6050 ..  ]
[; ;main.c: 104: setupCANTxRx();
"104
[e ( _setupCANTxRx ..  ]
[; ;main.c: 107: TRISBbits.TRISB0 = 0;
"107
[e = . . _TRISBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 108: flashLED();
"108
[e ( _flashLED ..  ]
[; ;main.c: 109: while(1)
"109
[e :U 1546 ]
[; ;main.c: 110: {
"110
{
[; ;main.c: 112: MPU6050_getMotion6(&ax, &ay, &az, &gx, &gy, &gz);
"112
[e ( _MPU6050_getMotion6 (4 , , , , , &U _ax &U _ay &U _az &U _gx &U _gy &U _gz ]
[; ;main.c: 121: sendData[0] = 1;
"121
[e = *U + &U _sendData * -> -> -> 0 `i `ui `ux -> -> # *U &U _sendData `ui `ux -> -> 1 `i `uc ]
[; ;main.c: 122: sendData[1] = 1;
"122
[e = *U + &U _sendData * -> -> -> 1 `i `ui `ux -> -> # *U &U _sendData `ui `ux -> -> 1 `i `uc ]
[; ;main.c: 123: if (ay > 10)
"123
[e $ ! > _ay -> 10 `i 1548  ]
[; ;main.c: 124: {
"124
{
[; ;main.c: 125: LATBbits.LATB0 ^= 1;
"125
[e =^ . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 126: sendData[1] = 2;
"126
[e = *U + &U _sendData * -> -> -> 1 `i `ui `ux -> -> # *U &U _sendData `ui `ux -> -> 2 `i `uc ]
"127
}
[e :U 1548 ]
[; ;main.c: 127: }
[; ;main.c: 128: CAN_Transmit();
"128
[e ( _CAN_Transmit ..  ]
[; ;main.c: 130: delayzz();
"130
[e ( _delayzz ..  ]
"131
}
[e :U 1545 ]
"109
[e $U 1546  ]
[e :U 1547 ]
[; ;main.c: 131: }
[; ;main.c: 132: }
"132
[e :UE 1544 ]
}
