# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../HDMI_Demo.srcs/sources_1/ip/clk_wiz_0" \
"TestBench_time_impl.v" \
"../../../../../HDMI_Demo.srcs/sources_1/new/Video_Generator.v" \
"../../../../../HDMI_Demo.srcs/sources_1/new/color_bar.v" \
"../../../../../HDMI_Demo.srcs/sim_1/new/TestBench.v" \

# Do not sort compile order
nosort
