// Seed: 4198577025
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4
);
  type_11 id_5 (
      .id_0(id_0),
      .id_1(id_6),
      .id_2(1),
      .id_3(1),
      .id_4(id_3)
  );
  tri0 id_7;
  tri1 id_8;
  assign id_8 = 1 ? id_8[1'b0 : 1] : id_7[1'b0];
  logic id_9;
  type_15(
      1 - id_1, 1, 1
  );
endmodule
