

================================================================
== Vitis HLS Report for 'shake_squeeze_2'
================================================================
* Date:           Thu Dec 29 13:24:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  1.010 us|  1.010 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeccakF1600_StatePermute_fu_178  |KeccakF1600_StatePermute  |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_467_5  |       48|       48|         5|          4|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     -|     1633|    16899|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      220|    -|
|Register             |        -|     -|       71|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     0|     1704|    17191|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |               Instance              |          Module          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_178  |KeccakF1600_StatePermute  |        2|   0|  1633|  16899|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+
    |Total                                |                          |        2|   0|  1633|  16899|    0|
    +-------------------------------------+--------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_200_p2         |         +|   0|  0|  12|           4|           1|
    |icmp_ln467_fu_194_p2  |      icmp|   0|  0|   9|           4|           4|
    |or_ln22_1_fu_315_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln22_2_fu_325_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln22_3_fu_335_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln22_4_fu_345_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln22_5_fu_355_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln22_6_fu_365_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln22_fu_244_p2     |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  72|          58|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  43|          8|    1|          8|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_88                  |   9|          2|    4|          8|
    |seedbuf_address0         |  26|          5|    7|         35|
    |seedbuf_address1         |  26|          5|    7|         35|
    |seedbuf_d0               |  26|          5|    8|         40|
    |seedbuf_d1               |  26|          5|    8|         40|
    |this_s_address0          |  14|          3|    5|         15|
    |this_s_ce0               |  14|          3|    1|          3|
    |this_s_ce1               |   9|          2|    1|          2|
    |this_s_we0               |   9|          2|    1|          2|
    |this_s_we1               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 220|         44|   45|        192|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |grp_KeccakF1600_StatePermute_fu_178_ap_start_reg  |  1|   0|    1|          0|
    |i_1_reg_382                                       |  4|   0|    4|          0|
    |i_fu_88                                           |  4|   0|    4|          0|
    |icmp_ln467_reg_387                                |  1|   0|    1|          0|
    |shl_ln_reg_396                                    |  4|   0|    7|          3|
    |trunc_ln22_1_reg_416                              |  8|   0|    8|          0|
    |trunc_ln22_2_reg_421                              |  8|   0|    8|          0|
    |trunc_ln22_3_reg_426                              |  8|   0|    8|          0|
    |trunc_ln22_4_reg_431                              |  8|   0|    8|          0|
    |trunc_ln22_9_reg_406                              |  8|   0|    8|          0|
    |trunc_ln22_s_reg_411                              |  8|   0|    8|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 71|   0|   74|          3|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  shake_squeeze.2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  shake_squeeze.2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  shake_squeeze.2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  shake_squeeze.2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  shake_squeeze.2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  shake_squeeze.2|  return value|
|this_s_address0   |  out|    5|   ap_memory|           this_s|         array|
|this_s_ce0        |  out|    1|   ap_memory|           this_s|         array|
|this_s_we0        |  out|    1|   ap_memory|           this_s|         array|
|this_s_d0         |  out|   64|   ap_memory|           this_s|         array|
|this_s_q0         |   in|   64|   ap_memory|           this_s|         array|
|this_s_address1   |  out|    5|   ap_memory|           this_s|         array|
|this_s_ce1        |  out|    1|   ap_memory|           this_s|         array|
|this_s_we1        |  out|    1|   ap_memory|           this_s|         array|
|this_s_d1         |  out|   64|   ap_memory|           this_s|         array|
|this_s_q1         |   in|   64|   ap_memory|           this_s|         array|
|seedbuf_address0  |  out|    7|   ap_memory|          seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|          seedbuf|         array|
|seedbuf_we0       |  out|    1|   ap_memory|          seedbuf|         array|
|seedbuf_d0        |  out|    8|   ap_memory|          seedbuf|         array|
|seedbuf_address1  |  out|    7|   ap_memory|          seedbuf|         array|
|seedbuf_ce1       |  out|    1|   ap_memory|          seedbuf|         array|
|seedbuf_we1       |  out|    1|   ap_memory|          seedbuf|         array|
|seedbuf_d1        |  out|    8|   ap_memory|          seedbuf|         array|
+------------------+-----+-----+------------+-----------------+--------------+

