/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2018 - AmLogic, Inc.
 */
#ifndef _ARCH_MESON_P1_MEASURE_H_
#define _ARCH_MESON_P1_MEASURE_H_

static const char* clk_msr_table[] = {
	[0] = "cts_sys_clk",
	[1] = "cts_axi_clk",
	[2] = "cts_rtc_clk",
	[3] = "cts_dspa_clk",
	[4] = "cts_dspb_clk",
	[5] = "sys_cpu_clk_div16_0",
	[6] = "sys_cpu_clk_div16_1",
	[7] = "cts_m4_clk",
	[8] = "cts_m4_32k_clk",
	[10] = "fclk_div5",
	[11] = "mp0_clk_out",
	[12] = "mp1_clk_out",
	[13] = "mp2_clk_out",
	[14] = "mp3_clk_out",
	[15] = "mpll_clk_50m",
	[18] = "mpll_clk_test_out",
	[19] = "hifi_pll_clk",
	[20] = "gp0_pll_clk",
	[21] = "gp1_pll_clk",
	[22] = "gp2_pll_clk",
	[23] = "sys_pll_div16",
	[24] = "ddr_dpll_pt_clk",
	[25] = "pcie_clk1",
	[26] = "pcie_clk2",
	[27] = "cts_dewarpa_clk",
	[28] = "cts_dewarpb_clk",
	[29] = "cts_dewarpb_clk",
	[31] = "mod_eth_tx_clk",
	[32] = "cts_eth_clk125Mhz",
	[33] = "cts_eth_clk_rmii",
	[35] = "mod_eth_rx_clk_rmii",
	[37] = "pll_mclk7",
	[38] = "pll_mclk6",
	[39] = "pll_mclk5",
	[40] = "pll_mclk4",
	[41] = "pll_mclk3",
	[42] = "pll_mclk2",
	[43] = "pll_mclk1",
	[44] = "nna_pll_clk",
	[45] = "m4_pll_clk",
	[46] = "fdle_pll_clk",
	[49] = "cts_dmc2_clk",
	[50] = "cts_dmc0_clk",
	[52] = "sar_adc_clk",
	[54] = "sd_emmc_C_clk",
	[55] = "sd_emmc_A_clk",
	[61] = "cts_mopb_clk",
	[62] = "cts_mopa_clk",
	[63] = "cts_depb_clk",
	[64] = "cts_depa_clk",
	[65] = "cts_vfe_clk",
	[66] = "cts_vapbclk",
	[67] = "cts_ge2d_clk",
	[68] = "cts_glb_clk",
	[72] = "cts_csiphy4_clk",
	[73] = "cts_csiphy3_clk",
	[74] = "cts_csiphy2_clk",
	[75] = "cts_csiphy1_clk",
	[76] = "cts_csiphy0_clk",
	[79] = "cts_isp4_clk",
	[80] = "cts_isp3_clk",
	[81] = "cts_isp2_clk",
	[82] = "cts_isp1_clk",
	[83] = "cts_isp0_clk",
	[84] = "cts_spicc5_clk",
	[85] = "cts_spicc4_clk",
	[86] = "cts_spicc3_clk",
	[87] = "cts_spicc2_clk",
	[90] = "mipi_isp_dphy4_clk",
	[91] = "mipi_isp_dphy3_clk",
	[92] = "mipi_isp_dphy2_clk",
	[93] = "mipi_isp_dphy1_clk",
	[94] = "mipi_isp_dphy0_clk",
	[95] = "audio_mclk",
	[98] = "p32_pipe0_pclk",
	[99] = "p31_pipe0_pclk",
	[100] = "p30_pipe0_pclk",
	[101] = "pl_pclk",
	[102] = "u3x2_m31phy_CLK60SYS",
	[103] = "u3x1_m31phy_CLK60SYS",
	[104] = "u3x0_m31phy_CLK60SYS",
	[105] = "cts_anakin5_clk",
	[106] = "cts_anakin4_clk",
	[107] = "cts_anakin3_clk",
	[108] = "cts_anakin2_clk",
	[109] = "cts_anakin1_clk",
	[110] = "cts_anakin0_clk",
	[111] = "cts_sar_adc_clk",
	[113] = "cts_sd_emmc_C_clk(nand)",
	[115] = "cts_sd_emmc_A_clk",
	[116] = "gpio_msr0",
	[117] = "cts_spicc_1_clk",
	[118] = "cts_spicc_0_clk",
	[119] = "gpio_msr1",
	[121] = "cts_ts_clk(temp sensor)",
	[122] = "ts_a76_clk",
	[123] = "ts_a55_clk",
	[124] = "ts_nna_clk",
	[125] = "ts_ddr_1_clk",
	[126] = "ts_ddr_0_clk",
	[129] = "audio_tdmin_d_sclk",
	[130] = "audio_vad_clk",
	[131] = "audio_tdmin_d_sclk",
	[132] = "audio_alocker_in_clk",
	[133] = "audio_alocker_out_clk",
	[134] = "audio_tdmout_c_sclk",
	[135] = "audio_tdmout_b_sclk",
	[136] = "audio_tdmout_a_sclk",
	[137] = "audio_tdmin_lb_sclk",
	[138] = "audio_tdmin_c_sclk",
	[139] = "audio_tdmin_b_sclk",
	[140] = "audio_tdmin_a_sclk",
	[141] = "audio_resamplea_clk",
	[142] = "audio_pdm_sysclk",
	[146] = "audio_pdm_dclk",
	[147] = "audio_resampleb_clk",
	[148] = "audio_tdminb_lb_sclk",
	[149] = "audio_pdm_dclk1",
	[150] = "audio_pdm1_sysclk",
	[155] = "jtag_tck_mopb",
	[156] = "jtag_tck_mopa",
	[157] = "jtag_tck_i_pad",
	[158] = "jtag_tck_acpu",
	[160] = "pwm_j_clk",
	[161] = "pwm_i_clk",
	[162] = "pwm_h_clk",
	[163] = "pwm_g_clk",
	[164] = "pwm_f_clk",
	[165] = "pwm_e_clk",
	[166] = "pwm_d_clk",
	[167] = "pwm_c_clk",
	[168] = "pwm_b_clk",
	[169] = "pwm_a_clk",
	[170] = "cts_ACLKM",
	[171] = "mclk_pll_clk",
	[176] = "rng_ring_0",
	[177] = "rng_ring_1",
	[178] = "rng_ring_2",
	[179] = "rng_ring_3",
	[180] = "am_ring_osc_clk_out[0]",
	[181] = "am_ring_osc_clk_out[1]",
	[182] = "am_ring_osc_clk_out[2]",
	[183] = "am_ring_osc_clk_out[3]",
	[184] = "am_ring_osc_clk_out[4]",
	[185] = "am_ring_osc_clk_out[5]",
	[186] = "am_ring_osc_clk_out[6]",
	[187] = "am_ring_osc_clk_out[7]",
	[188] = "am_ring_osc_clk_out[8]",
	[189] = "am_ring_osc_clk_out[9]",
	[190] = "am_ring_osc_clk_out[10]",
	[191] = "am_ring_osc_clk_out[11]",
	[192] = "am_ring_osc_clk_out[12]",
	[193] = "am_ring_osc_clk_out[13]",
	[194] = "am_ring_osc_clk_out[14]",
	[195] = "am_ring_osc_clk_out[15]",
	[196] = "am_ring_osc_clk_out[16]",
	[197] = "am_ring_osc_clk_out[17]",
	[198] = "am_ring_osc_clk_out[18]",
	[199] = "am_ring_osc_clk_out[19]",
	[200] = "am_ring_osc_clk_out[20]",
	[201] = "am_ring_osc_clk_out[21]",
	[202] = "am_ring_osc_clk_out[22]",
	[203] = "am_ring_osc_clk_out[23]",
	[204] = "am_ring_osc_clk_out[24]",
	[205] = "am_ring_osc_clk_out[25]",
	[206] = "am_ring_osc_clk_out[26]",
	[207] = "am_ring_osc_clk_out[27]",
	[208] = "am_ring_osc_clk_out[28]",
	[209] = "am_ring_osc_clk_out[29]",
	[210] = "am_ring_osc_clk_out[30]",
	[211] = "am_ring_osc_clk_out[31]",
	[212] = "am_ring_osc_clk_out[32]",
};

#endif
