// Seed: 1580496602
module module_0 ();
  assign id_1 = -1;
  assign id_2 = {id_2, id_1, 1, id_2, ~~id_2};
  wire id_3;
  wire id_4;
endmodule
module module_1 ();
  id_1 :
  assert property (@(posedge id_1) id_1) id_2 <= 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd63,
    parameter id_3 = 32'd87
) (
    id_1
);
  inout wire id_1;
  defparam id_2 = id_2, id_3 = id_1;
  wire id_4;
  id_5(
      1
  );
  wire id_6;
  module_0 modCall_1 ();
endmodule
