Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 28 14:41:30 2022
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file CoraZ7_timing_summary_routed.rpt -pb CoraZ7_timing_summary_routed.pb -rpx CoraZ7_timing_summary_routed.rpx -warn_on_violation
| Design       : CoraZ7
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.325        0.000                      0                  338        0.163        0.000                      0                  338        3.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.325        0.000                      0                  276        0.163        0.000                      0                  276        3.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.435        0.000                      0                   62        0.736        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.542ns (27.255%)  route 4.116ns (72.745%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.675     5.309    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X27Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/Q
                         net (fo=36, routed)          1.234     6.999    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/Q[4]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.152     7.151 f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_18/O
                         net (fo=1, routed)           0.652     7.803    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_18_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.354     8.157 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_6/O
                         net (fo=1, routed)           0.982     9.139    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_6_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.332     9.471 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.728    10.199    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[5]
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.520    10.843    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_4_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124    10.967 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    10.967    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X28Y42         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X28Y42         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X28Y42         FDPE (Setup_fdpe_C_D)        0.077    13.292    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.292    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.294ns (26.934%)  route 3.510ns (73.066%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.675     5.309    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X27Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/Q
                         net (fo=36, routed)          1.234     6.999    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/Q[4]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.152     7.151 f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_18/O
                         net (fo=1, routed)           0.652     7.803    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_18_n_0
    SLICE_X29Y39         LUT4 (Prop_lut4_I0_O)        0.354     8.157 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_6/O
                         net (fo=1, routed)           0.982     9.139    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_6_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.332     9.471 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.643    10.114    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[5]
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.081    13.134    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.645%)  route 3.671ns (86.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          3.180     9.023    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.147 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.491     9.638    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/addr_rw0
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[4]/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X29Y42         FDRE (Setup_fdre_C_CE)      -0.205    13.010    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.645%)  route 3.671ns (86.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          3.180     9.023    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.147 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.491     9.638    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/addr_rw0
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X29Y42         FDRE (Setup_fdre_C_CE)      -0.205    13.010    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.645%)  route 3.671ns (86.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          3.180     9.023    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.147 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.491     9.638    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/addr_rw0
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[6]/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X29Y42         FDRE (Setup_fdre_C_CE)      -0.205    13.010    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.580ns (13.645%)  route 3.671ns (86.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          3.180     9.023    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.147 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.491     9.638    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/addr_rw0
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y42         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[7]/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X29Y42         FDRE (Setup_fdre_C_CE)      -0.205    13.010    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.776ns (41.254%)  route 2.529ns (58.746%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.755     5.389    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.684     6.529    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[0]
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.653 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.653    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.166 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.283    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.522 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]_i_3__0/O[2]
                         net (fo=5, routed)           0.949     8.471    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]_i_3__0_n_5
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.327     8.798 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[10]_i_1__0/O
                         net (fo=3, routed)           0.896     9.694    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[10]
    SLICE_X42Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.935    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/C
                         clock pessimism              0.432    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X42Y39         FDCE (Setup_fdce_C_D)       -0.260    13.072    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.580ns (13.690%)  route 3.657ns (86.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          3.180     9.023    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.147 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.477     9.624    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/addr_rw0
    SLICE_X29Y41         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y41         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[0]/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X29Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.010    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.580ns (13.690%)  route 3.657ns (86.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          3.180     9.023    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.147 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.477     9.624    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/addr_rw0
    SLICE_X29Y41         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y41         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[2]/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X29Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.010    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.972ns (43.379%)  route 2.574ns (56.621%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.755     5.389    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.684     6.529    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[0]
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.653 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.653    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.166 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.283    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.502 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]_i_3__0/O[0]
                         net (fo=6, routed)           0.850     8.352    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]_i_3__0_n_7
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.295     8.647 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_7__0/O
                         net (fo=1, routed)           0.476     9.124    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_7__0_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.248 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_3__0/O
                         net (fo=1, routed)           0.564     9.811    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_3__0_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.935 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_1__0/O
                         net (fo=1, routed)           0.000     9.935    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_1__0_n_0
    SLICE_X40Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.576    12.934    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.429    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.031    13.359    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  3.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y39         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.110     1.719    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.764 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_i_1__0_n_0
    SLICE_X38Y39         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y39         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.503     1.481    
    SLICE_X38Y39         FDPE (Hold_fdpe_C_D)         0.120     1.601    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/Q
                         net (fo=2, routed)           0.119     1.728    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[5]
    SLICE_X36Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X36Y39         FDCE (Hold_fdce_C_D)         0.070     1.551    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.989%)  route 0.130ns (48.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.130     1.739    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[6]
    SLICE_X36Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X36Y39         FDCE (Hold_fdce_C_D)         0.072     1.553    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.443    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y43         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.135     1.719    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.764 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state[2]_i_1_n_0
    SLICE_X30Y43         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.958    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X30Y43         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.456    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.120     1.576    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.948%)  route 0.136ns (49.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y36         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.136     1.743    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[0]
    SLICE_X36Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.982    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.070     1.552    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.767%)  route 0.086ns (29.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.589     1.467    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y37         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=22, routed)          0.086     1.717    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg_n_0_[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.762    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[4]_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.982    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y37         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.091     1.571    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/Q
                         net (fo=1, routed)           0.062     1.660    inst_top_level/inst_i2c_user_adc/prev_cmd[0]
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.099     1.759 r  inst_top_level/inst_i2c_user_adc/cmd_change_i_1/O
                         net (fo=1, routed)           0.000     1.759    inst_top_level/inst_i2c_user_adc/cmd_change_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.986    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                         clock pessimism             -0.516     1.470    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091     1.561    inst_top_level/inst_i2c_user_adc/cmd_change_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 inst_top_level/adc_state_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/adc_data_i_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.442    inst_top_level/iClk
    SLICE_X31Y40         FDRE                                         r  inst_top_level/adc_state_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_top_level/adc_state_sig_reg[0]/Q
                         net (fo=5, routed)           0.128     1.711    inst_top_level/adc_state_sig[0]
    SLICE_X31Y40         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.957    inst_top_level/iClk
    SLICE_X31Y40         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[0]/C
                         clock pessimism             -0.515     1.442    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.066     1.508    inst_top_level/adc_data_i_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/Q
                         net (fo=2, routed)           0.114     1.723    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[5]
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[5]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]/C
                         clock pessimism             -0.516     1.468    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.091     1.559    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_top_level/inst_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_pwm/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.409%)  route 0.106ns (33.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.440    inst_top_level/inst_pwm/iClk
    SLICE_X34Y37         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  inst_top_level/inst_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.106     1.710    inst_top_level/inst_pwm/Q[0]
    SLICE_X35Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  inst_top_level/inst_pwm/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    inst_top_level/inst_pwm/p_0_in[5]
    SLICE_X35Y37         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.955    inst_top_level/inst_pwm/iClk
    SLICE_X35Y37         FDRE                                         r  inst_top_level/inst_pwm/counter_reg[5]/C
                         clock pessimism             -0.502     1.453    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.092     1.545    inst_top_level/inst_pwm/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y40    inst_top_level/adc_data_i_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y40    inst_top_level/adc_data_i_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y40    inst_top_level/adc_state_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y40    inst_top_level/adc_state_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y41    inst_top_level/clock_gen_state_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y41    inst_top_level/inst_control_btn_deb/btn_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X37Y40    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y40    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y40    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y39    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y39    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y39    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y37    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y40    inst_top_level/adc_data_i_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y40    inst_top_level/adc_data_i_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y40    inst_top_level/adc_data_i_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y40    inst_top_level/adc_data_i_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y40    inst_top_level/adc_state_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y40    inst_top_level/adc_state_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y40    inst_top_level/adc_state_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y40    inst_top_level/adc_state_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y41    inst_top_level/clock_gen_state_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y41    inst_top_level/inst_control_btn_deb/btn_reg_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.456ns (15.035%)  route 2.577ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          2.577     8.420    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X28Y43         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502    12.860    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X28Y43         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.391    13.251    
                         clock uncertainty           -0.035    13.216    
    SLICE_X28Y43         FDPE (Recov_fdpe_C_PRE)     -0.361    12.855    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.456ns (15.035%)  route 2.577ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          2.577     8.420    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X29Y43         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502    12.860    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y43         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism              0.391    13.251    
                         clock uncertainty           -0.035    13.216    
    SLICE_X29Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    12.857    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.456ns (15.035%)  route 2.577ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          2.577     8.420    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X29Y43         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502    12.860    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y43         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism              0.391    13.251    
                         clock uncertainty           -0.035    13.216    
    SLICE_X29Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    12.857    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.456ns (15.035%)  route 2.577ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          2.577     8.420    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X29Y43         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502    12.860    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X29Y43         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
                         clock pessimism              0.391    13.251    
                         clock uncertainty           -0.035    13.216    
    SLICE_X29Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    12.857    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.456ns (15.124%)  route 2.559ns (84.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          2.559     8.402    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X28Y42         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X28Y42         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X28Y42         FDPE (Recov_fdpe_C_PRE)     -0.361    12.854    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.580ns (19.458%)  route 2.401ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.842     6.685    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X39Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.809 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.559     8.368    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y39         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.935    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.886    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.580ns (19.458%)  route 2.401ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.842     6.685    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X39Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.809 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.559     8.368    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y39         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.935    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.886    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.580ns (19.458%)  route 2.401ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.842     6.685    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X39Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.809 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.559     8.368    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y39         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.935    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.886    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.580ns (19.458%)  route 2.401ns (80.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.842     6.685    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X39Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.809 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          1.559     8.368    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y39         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.577    12.935    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[8]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.886    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_ena_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.456ns (16.048%)  route 2.385ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.753     5.387    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.843 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          2.385     8.229    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y42         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.501    12.859    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y42         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism              0.391    13.250    
                         clock uncertainty           -0.035    13.215    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.810    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  4.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.616%)  route 0.513ns (73.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.199     2.169    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X38Y39         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y39         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.480     1.504    
    SLICE_X38Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.433    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/sda_int_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.616%)  route 0.513ns (73.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.199     2.169    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X38Y39         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y39         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/sda_int_reg/C
                         clock pessimism             -0.480     1.504    
    SLICE_X38Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.433    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.616%)  route 0.513ns (73.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.199     2.169    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X39Y39         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y39         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X39Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     1.409    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.507%)  route 0.573ns (75.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.260     2.229    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X36Y38         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y38         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.507%)  route 0.573ns (75.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.260     2.229    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X36Y38         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y38         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.507%)  route 0.573ns (75.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.260     2.229    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X36Y38         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y38         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.935%)  route 0.645ns (82.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.469    inst_top_level/inst_reset_deb/iClk
    SLICE_X39Y40         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=63, routed)          0.645     2.255    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X34Y46         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.834     1.959    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X34Y46         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/C
                         clock pessimism             -0.480     1.479    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.152%)  route 0.617ns (76.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.304     2.273    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X36Y39         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.152%)  route 0.617ns (76.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.304     2.273    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X36Y39         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.152%)  route 0.617ns (76.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.470    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y39         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=7, routed)           0.313     1.924    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=46, routed)          0.304     2.273    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X36Y39         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X36Y39         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.861    





