[FW_STATIC]

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;; FW globals ;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
g_sparrow_default_ch = 2



;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;; CAFE ;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;; =========== Sparrow-M A0 Integration ================

;;DCDC tune_en
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.dcdc_tune_en  = 0x0
;ADC-VREG enable
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.adc_vreg_ctrl = 8
CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.adc_vreg_pwdn = 0

;; OSC 
 ;; OSC_VREG_output=0.9V ==> InDesign_Config=0x8 RGF_Config=0x5
 CAFE_RGF.S_TOP_BIAS_CONTROL.VOLTREG_DCDC_CONTROL.osc_vreg_ctrl = 0x5

;; PLL-5 moved to HW_SECTION since PLL lock is before loading of FW_STATIC
; CAF_RGF.S_PLL5_CONTROL.PLL5_CAL_CONFIG.pll5_target_amp = 0x4

;; FS-8
 ;CAF_RGF.S_FS8_CONTROL.FS8_CAL_CONFIG.fs8_target_amp = 0x4

;;DAC
 CAFE_RGF.S_DAC_CONTROL.DAC_CONFIG.iqdacy_selout = 0x3

;; LO-CHAIN	-Starting Point (before PVT calibration)
 ;; LO-CHAIN Amp-7.5
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lo_7p5_stg1_ctrl_tx_mode = 0xe
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lo_7p5_stg2_ctrl_tx_mode = 0xe
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lo_7p5_stg1_ctrl_rx_mode = 0xe
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lo_7p5_stg2_ctrl_rx_mode = 0xe
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lo_7p5_stg1_ctrl_lpbk_mode = 0x6
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lo_7p5_stg2_ctrl_lpbk_mode = 0xe
	

	 
 ;; LO-CHAIN 7.5-XIF @_STDBY_MODE for RFC connection with SparrowR
    ;CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_cmlbuf_pwdn = 0x0
    ;CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_cmlbuf_ctrl = 0x6
	CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_csbuf2_ctrl =0xe
    ;CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_csbuf1_pwdn = 0x0
    ;CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_csbuf1_ctrl = 0xe
	CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.mult_buf2_ctrl	  = 0x7
    ;CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_gc_pwdn     = 0x0
    ;CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.lo_7p5_gc_ctrl     = 0xc
    CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_STDBY_MODE.lo_7p5_xif_gc_stdby_mode       = 0x0
	
	
	CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_TX_MODE.lo_7p5_xif_gc_tx_mode = 0x0
	CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_RX_MODE.lo_7p5_xif_gc_rx_mode = 0x0
	CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_STDBY_MODE.lo_7p5_xif_gc_stdby_mode = 0x0
	CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_PWDN_MODE.lo_7p5_xif_gc_pwdn_mode = 0x0
	CAFE_RGF.S_LO_CONTROL.LO_XIF_CTRL_LPBK_MODE.lo_7p5_xif_gc_lpbk_mode = 0x0

    CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_STDBY_MODE.sxd_com_domain_stdby_mode_7p5_stg2_pwdn = 0x0
    CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_STDBY_MODE_1.lo_7p5_stg2_ctrl_stdby_mode = 0xa

    ;CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.dacpack_ckbuf_pwdn = 0x0
    ;CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_0.dacpack_7p5_pwdn   = 0x0

 ;; LO-CHAIN Mult-15
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.mult_buf_ctrl_tx_mode     = 0x7
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.mult_buf_ctrl_rx_mode     = 0x7
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.mult_buf_ctrl_lpbk_mode = 0xa
	
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.mult_ctrl_tx_mode     = 0x1
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.mult_ctrl_rx_mode     = 0x1
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.mult_ctrl_lpbk_mode = 0x1
	
 ;; LO-CHAIN LoDriver
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lodrvtx1_i_ctrl_tx_mode = 0x7
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_1.lodrvtx1_q_ctrl_tx_mode = 0x7
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_2.lodrvtx2_i_ctrl_tx_mode = 0x4
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_TX_MODE_2.lodrvtx2_q_ctrl_tx_mode = 0x4
	
 	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lodrvrx1_i_ctrl_rx_mode = 0x7
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_1.lodrvrx1_q_ctrl_rx_mode = 0x7
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_2.lodrvrx2_i_ctrl_rx_mode = 0x4
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_RX_MODE_2.lodrvrx2_q_ctrl_rx_mode = 0x4
	
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lodrvtx1_i_ctrl_lpbk_mode = 0x6
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lodrvtx1_q_ctrl_lpbk_mode = 0x6
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.lodrvtx2_i_ctrl_lpbk_mode = 0x4
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.lodrvtx2_q_ctrl_lpbk_mode = 0x4

    CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lodrvrx1_i_ctrl_lpbk_mode = 0x6
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_1.lodrvrx1_q_ctrl_lpbk_mode = 0x6
    CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.lodrvrx2_i_ctrl_lpbk_mode = 0x4
	CAFE_RGF.S_LO_CONTROL.LO_BIAS_CTRL_LPBK_MODE_2.lodrvrx2_q_ctrl_lpbk_mode = 0x4

;;TX-RX switch	
 CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_TX_MODE.sxd_com_domain_tx_mode_txrx_sw = 0x2
 CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_RX_MODE.sxd_com_domain_rx_mode_txrx_sw = 0x1
 CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COMMON_DOMAIN_LPBK_MODE.sxd_com_domain_lpbk_mode_txrx_sw = 0x3

;; ADC Timing (only for nominal 0.9V)
 CAFE_RGF.S_ADC_CONTROL.ADC_CONFIG.adc_wdtrk_en = 0x0
;; ADC DC 
 ;; SAR-DC is controlled from RGF (not from AGC Table)
 CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_adc_dc_force_en = 0x1
;; ADC GAIN 
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i0_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i1_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i2_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i3_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i4_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i5_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i6_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_I.adc_i7_gc = 0x8

 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q0_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q1_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q2_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q3_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q4_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q5_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q6_gc = 0x8
 CAFE_RGF.S_ADC_CONTROL.ADC_GAIN_CONTROL_Q.adc_q7_gc = 0x8

;; TxMCS to GAIN table
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<0>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain  = 1
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<1>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain  = 1
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<2>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain  = 1
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<3>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain  = 1
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<4>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain  = 1
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<6>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain  = 1
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<7>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain  = 1
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<8>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain  = 1
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<10>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 0
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<11>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 0
CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<12>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 0
;CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<18>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 0
;CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<19>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 0
;CAF_RGF.RFC.RFC_ABIF.BB_TX_MCS_GAIN_TABLE.<20>.CAF_CAF_RGF_RFC_RFC_ANALOG_CTL_MCS_GAIN_TABLE_0.mcs_gain = 0

;Ring oscilator stable wait cycles.
;2^5 = 32 cycles of 100us =~ 3.5ms until we have ROSC locked.
CAFE_RGF.S_OSC_CONTROL.OSC_ROSC_STABLE_DELAY.osc_rosc_stable_delay = 0x5

;SENSOR
CAF_RGF.S_ANA_SPARE.CAF_COMMON_SPARE_1.sns_adc_comp_pwdn = 0x1
CAFE_RGF.S_AMDET_CONTROL.AMDET.adet_ctrl =0x2

;==============================================================================
;========= STDBY/PWDN MODE Optimizations ==> SYS_SLEEP  ===================
;==============================================================================

;;STDBY:DAC: iqdac_sby == DAC_REF_EN ==> Could be disabled for non-TX modes
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_iqdac_sby       = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_iqdac_sby   = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE.sxd_tx_domain_rx_mode_iqdac_sby       = 0
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE.sxd_tx_domain_stdby_mode_iqdac_sby = 0
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_PWDN_MODE.sxd_tx_domain_pwdn_mode_iqdac_sby   = 0

;;STDBY:ADC:
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_adc_pwdn        = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_adc_pwdn  = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_adc_pwdn    = 1

; Bstep: (RXVGA_PWDN = 0x3F)  (also rxvga_bias_circuit_pwdn)
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE.sxd_rx_domain_tx_mode_rvga_pwdn       = 0x3F
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE.sxd_rx_domain_stdby_mode_rvga_pwdn = 0x3F
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_PWDN_MODE.sxd_rx_domain_pwdn_mode_rvga_pwdn   = 0x3F

;STDBY: Row of Tx-Table
CAFE_RGF.S_GAIN_LOGIC.TX_GAIN_FORCE.tx_gain_stdby_mode = 31  
;STDBY: Row of Rx-Table
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_agc_tx_mode      = 63  
CAFE_RGF.S_GAIN_LOGIC.RX_AGC_FORCE.rx_agc_stdby_mode   = 63  

;IQ calibration disable
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_tvga_lo_leak_i_off = 0x1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_LPBK_MODE.sxd_tx_domain_lpbk_mode_tvga_lo_leak_q_off = 0x1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_tvga_lo_leak_i_off = 0x1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE.sxd_tx_domain_tx_mode_tvga_lo_leak_q_off = 0x1
;===================================================================
;==== CAFE-SXD Timing :: Common-Domain =============================
;===================================================================

;==== CAFE-SXD Timing :: Common-Domain :  RX-IN =============================
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_0.sxd_com_domain_rx_in_delay_7p5_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_0.sxd_com_domain_rx_in_delay_7p5_stg2_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_1.sxd_com_domain_rx_in_delay_7p5_xif_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_1.sxd_com_domain_rx_in_delay_mult_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_2.sxd_com_domain_rx_in_delay_lodrvtx_i_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_2.sxd_com_domain_rx_in_delay_mult_buf_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_3.sxd_com_domain_rx_in_delay_lodrvrx_i_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_3.sxd_com_domain_rx_in_delay_lodrvtx_q_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_4.sxd_com_domain_rx_in_delay_lodrvrx_q_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_5.sxd_com_domain_rx_in_delay_txrx_sw_0 = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_5.sxd_com_domain_rx_in_delay_txrx_sw_1 = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_6.sxd_com_domain_rx_in_delay_txrx_sw_2 = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_RX_MODE_DELAY_6.sxd_com_domain_rx_in_delay_txrx_sw_3 = 1

;==== CAFE-SXD Timing :: Common-Domain :  TX-IN =============================
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_0.sxd_com_domain_tx_in_delay_7p5_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_0.sxd_com_domain_tx_in_delay_7p5_stg2_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_1.sxd_com_domain_tx_in_delay_7p5_xif_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_1.sxd_com_domain_tx_in_delay_mult_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_2.sxd_com_domain_tx_in_delay_lodrvtx_i_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_2.sxd_com_domain_tx_in_delay_mult_buf_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_3.sxd_com_domain_tx_in_delay_lodrvrx_i_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_3.sxd_com_domain_tx_in_delay_lodrvtx_q_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_4.sxd_com_domain_tx_in_delay_lodrvrx_q_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_5.sxd_com_domain_tx_in_delay_txrx_sw_0 = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_5.sxd_com_domain_tx_in_delay_txrx_sw_1 = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_6.sxd_com_domain_tx_in_delay_txrx_sw_2 = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_TX_MODE_DELAY_6.sxd_com_domain_tx_in_delay_txrx_sw_3 = 1

;==== CAFE-SXD Timing :: Common-Domain :  STDBY-IN =============================
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_0.sxd_com_domain_stdby_in_delay_7p5_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_0.sxd_com_domain_stdby_in_delay_7p5_stg2_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_1.sxd_com_domain_stdby_in_delay_7p5_xif_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_1.sxd_com_domain_stdby_in_delay_mult_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_2.sxd_com_domain_stdby_in_delay_lodrvtx_i_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_2.sxd_com_domain_stdby_in_delay_mult_buf_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_3.sxd_com_domain_stdby_in_delay_lodrvrx_i_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_3.sxd_com_domain_stdby_in_delay_lodrvtx_q_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_4.sxd_com_domain_stdby_in_delay_lodrvrx_q_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_5.sxd_com_domain_stdby_in_delay_txrx_sw_0 = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_5.sxd_com_domain_stdby_in_delay_txrx_sw_1 = 1

CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_6.sxd_com_domain_stdby_in_delay_txrx_sw_2 = 1
CAFE_RGF.S_SXD_CONTROL.COMMON_DOMAIN_CONTROL.COM_DOMAIN_STDBY_MODE_DELAY_6.sxd_com_domain_stdby_in_delay_txrx_sw_3 = 1


;===================================================================
;==== CAFE-SXD Timing :: RX-Domain =================================
;===================================================================

;==== CAFE-SXD Timing :: RX-Domain :  RX-IN =============================
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_0.sxd_rx_domain_rx_in_delay_adc_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_0.sxd_rx_domain_rx_in_delay_adc_sby = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_1.sxd_rx_domain_rx_in_delay_rvga_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_1.sxd_rx_domain_rx_in_delay_rvga_sby = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_2.sxd_rx_domain_rx_in_delay_ifrx_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_2.sxd_rx_domain_rx_in_delay_ifrx_stg2_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_RX_MODE_DELAY_3.sxd_rx_domain_rx_in_delay_ifrx_stg3_pwdn = 1

;==== CAFE-SXD Timing :: RX-Domain :  TX-IN =============================
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_0.sxd_rx_domain_tx_in_delay_adc_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_0.sxd_rx_domain_tx_in_delay_adc_sby = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_1.sxd_rx_domain_tx_in_delay_rvga_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_1.sxd_rx_domain_tx_in_delay_rvga_sby = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_2.sxd_rx_domain_tx_in_delay_ifrx_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_2.sxd_rx_domain_tx_in_delay_ifrx_stg2_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_TX_MODE_DELAY_3.sxd_rx_domain_tx_in_delay_ifrx_stg3_pwdn = 1

;==== CAFE-SXD Timing :: RX-Domain :  STDBY-IN =============================
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_0.sxd_rx_domain_stdby_in_delay_adc_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_0.sxd_rx_domain_stdby_in_delay_adc_sby = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_1.sxd_rx_domain_stdby_in_delay_rvga_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_1.sxd_rx_domain_stdby_in_delay_rvga_sby = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_2.sxd_rx_domain_stdby_in_delay_ifrx_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_2.sxd_rx_domain_stdby_in_delay_ifrx_stg2_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.RX_DOMAIN_CONTROL.RX_DOMAIN_STDBY_MODE_DELAY_3.sxd_rx_domain_stdby_in_delay_ifrx_stg3_pwdn = 1


;===================================================================
;==== CAFE-SXD Timing :: TX-Domain =================================
;===================================================================

;==== CAFE-SXD Timing :: TX-Domain :  RX-IN =============================
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_0.sxd_tx_domain_rx_in_delay_dac_rst_n = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_0.sxd_tx_domain_rx_in_delay_iqdac_en = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_1.sxd_tx_domain_rx_in_delay_iqdac_sby = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_1.sxd_tx_domain_rx_in_delay_tvga_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_2.sxd_tx_domain_rx_in_delay_tvga_lo_leak_i_off = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_2.sxd_tx_domain_rx_in_delay_tvga_sby = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_3.sxd_tx_domain_rx_in_delay_iftx_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_3.sxd_tx_domain_rx_in_delay_tvga_lo_leak_q_off = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_4.sxd_tx_domain_rx_in_delay_iftx_stg2_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_RX_MODE_DELAY_4.sxd_tx_domain_rx_in_delay_iftx_stg3_pwdn = 1

;==== CAFE-SXD Timing :: TX-Domain :  TX-IN =============================
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_0.sxd_tx_domain_tx_in_delay_dac_rst_n = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_0.sxd_tx_domain_tx_in_delay_iqdac_en = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_1.sxd_tx_domain_tx_in_delay_iqdac_sby = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_1.sxd_tx_domain_tx_in_delay_tvga_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_2.sxd_tx_domain_tx_in_delay_tvga_lo_leak_i_off = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_2.sxd_tx_domain_tx_in_delay_tvga_sby = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_3.sxd_tx_domain_tx_in_delay_iftx_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_3.sxd_tx_domain_tx_in_delay_tvga_lo_leak_q_off = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_4.sxd_tx_domain_tx_in_delay_iftx_stg2_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_TX_MODE_DELAY_4.sxd_tx_domain_tx_in_delay_iftx_stg3_pwdn = 1

;==== CAFE-SXD Timing :: TX-Domain :  STDBY-IN =============================
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_0.sxd_tx_domain_stdby_in_delay_dac_rst_n = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_0.sxd_tx_domain_stdby_in_delay_iqdac_en = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_1.sxd_tx_domain_stdby_in_delay_iqdac_sby = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_1.sxd_tx_domain_stdby_in_delay_tvga_pwdn = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_2.sxd_tx_domain_stdby_in_delay_tvga_lo_leak_i_off = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_2.sxd_tx_domain_stdby_in_delay_tvga_sby = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_3.sxd_tx_domain_stdby_in_delay_iftx_stg1_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_3.sxd_tx_domain_stdby_in_delay_tvga_lo_leak_q_off = 1

CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_4.sxd_tx_domain_stdby_in_delay_iftx_stg2_pwdn = 1
CAFE_RGF.S_SXD_CONTROL.TX_DOMAIN_CONTROL.TX_DOMAIN_STDBY_MODE_DELAY_4.sxd_tx_domain_stdby_in_delay_iftx_stg3_pwdn = 1



;;================  RFC default values  ============ 
;; RFCA config
;CAF_RGF.RFC.RFC_ABIF.AFE.CAF_CAF_RGF_RFC_RFC_ABIF_AFE_1.rx_hyst_ctrl = 0x1
;;;; RFC WD
;CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.RFC_CTL.CAF_RGF_RFC_CFG_5.watchdog_cnt = 500
; RFC commands support : TX/RX_SECTGAIN_ON 
;CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.op08_data_len = 0
;CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.op09_data_len = 11
;CAF_RGF.RFC.RFC_DIG.RFC_DIG_CFG.OPCODE_LEN_TABLE.OPCODE_LEN_TABLE_2.op10_data_len = 11


;;;;;;;;;;;;;;;;;;;;;; ABIF                   ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;; MAC   +  USER  +  PCIE ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;


;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;; MAC  ;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;MTP new preambles lenghth
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_6.cp_preamble   = 35151
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_7.sc_preamble   = 15862095
MAC_RGF.MTP.MAC_MAC_RGF_MTP_PN_PN_ARRAY_8.ofdm_preamble = 15862095
;;DEC/ENC reset
MAC_RGF.PRS.CTRL.MAC_PRS_CTRL_0.prs_reset_on_sop_en = 1
MAC_RGF.MTX.MTX_FIFO.MTX_FIFO_CFG.mtx_reset_en = 1
;; reduce mrp pipe length
MAC_RGF.MRP.CTRL.MAC_MAC_RGF_MRP_CTRL_0.mrp_pipe_len = 100

;;Set KMN bypass mode for TX only
;;rx_1key_mode = 0
;;tx_1key_mode = 1
MAC_RGF.KMN.ENC_DEC_1KEY.MAC_MAC_RGF_KMN_ENC_DEC_1KEY_0 = 2

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;; USER  ;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
USER.CLK_CTL_EXTENTION.USER_USER_CLKS_CTL_EXT_SW_BYPASS_HW_CG_0 = 0x0
USER.CLKS_CTL.SW_BYAPSS_HW.CG.USER_USER_CLKS_CTL_SW_BYAPSS_HW_CG_0 = 0x0

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;; PCIE  ;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;;; Disable new feature in DB2 - change default behavior to be DB1 like
;; PCIE.MARLON_C_CTL.HP.WAIT_LINK_TH_CTL.bypass_wait_link_dev_2 = 1
;; PCIE.MARLON_C_CTL.HP.WAIT_LINK_TH_CTL.bypass_wait_link_dev_3 = 1
PCIE.MARLON_C_CTL.HP.WAIT_LINK_TH_CTL = 0x3
;
;;; ENABLE Copy Shadow Done interrupt:
PCIE.PAL.CTL.PAL_CTL_INT.hw_vec_sel = 0x5
;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;             PXE Configuration
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;#General
;#w PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION.pxe_deadlock_bug_fix_port0 0x1
;#w PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION.pxe_deadlock_bug_fix_port1 0x1
;#{reserved[31:5],avail_bit_set[4],avail_bit_mask[3],pxe_deadlock_bug_fix_port1[2],pxe_deadlock_bug_fix_port0[1],fallback[0]}
PCIE.PAL.WBE_COMPLIENCE.FALLBACK_OPTION = 0x00000007 
;
# Enable ISOC out(audio out) lock/unlock interrupts (0)
#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2.unlock_int_mask  0x1
#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2.lock_int_mask    0x1
#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2.release_int_mask 0x7f
#{reserved[31:24],release_int_mask[23:16],unlock_int_mask[15:8],lock_int_mask[7:0]}
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_2 = 0x007f0101
;
;#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6.dummy_dw 0x00b0fe
;#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6.dlink_nop_num 0x1
;#{reserved[31:25],marlon_c_comp,dlink_nop_num[25:24],reserved[23:22],dummy_dw[21:0]}
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_6 = 0x0500b0fe
;
;#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_7.dummy_link_base_addr_valid 0x1
;#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_7.dummy_link_base_addr_low 0x1fff
;#{dummy_link_base_addr_low[31:19],reserved[1:18],dummy_link_base_addr_valid[0]}
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_7 = 0xfff80001
;
;#w PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.cpl_to_flush_en 0x0
;#w PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.cpl_to_pseudo_time_out_en 0
;#w PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.pseudo_cpl_to 45          
;#w PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL.link_base_address_fw 0x1
;#{reserved[31:16],link_base_address_fw[15],pseudo_cpl_to[14:8],reserved[7:4],cpl_counter_clr[3],cpl_internal_flush_en[2],cpl_to_pseudo_time_out_en[1],cpl_to_flush_en[0]}
PCIE.MARLON_C_CTL.CTL.COMPLETION_TIME_OUT_CTL = 0x0000ad00
;
;#w PCIE.PAL.UNIT_ICR_DEBUG.IMV.mask_port1_tx_fifo_pcpl_full_int 0x1
;
;#RING0 - AUDIO ISOC OUT
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_max_sync_us 0x6
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_num_of_iteration 0x2
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.trc0_up_polling_us 0x0
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.trc0_save_history 0x2
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_unlock_modes 0x1
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_dir_mask 0x2
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0.u0_num_nop_loops 0x4
;
;#{u0_exit_on_same_addr[31],trc0_save_history[30:25],u0_unlock_modes[24:21],u0_num_of_iteration[20:16],
;# u0_force_polling[15],u0_dir_bypass[14],u0_dir_mask[13:12],trc0_up_polling_us[11:8],
;# u0_reject_backward_trb[7],u0_num_nop_loops[6:4],u0_max_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_0 = 0x04222046
;
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.trc0_ring_size 0x30
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.trc0_max_rd_req_size 0xa
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.trc0_min_rd_req_size 0x4
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.trc0_reduced_rd_req_size 0x1
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.u0_addr_cmp_range 0x1
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.u0_force_dlink_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1.u0_force_dlink_activation 0x0
;#{u0_force_dlink_activation[31],u0_force_dlink_release_en[30],u0_addr_cmp_range[29:24],
;# trc0_reduced_rd_req_size[23:20],trc0_min_rd_req_size[19:16],
;# trc0_max_rd_req_size[15:8],trc0_ring_size[7:0]}
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_1 = 0x41140a30
;
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_min_sync_us 0x4
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_dlink_delay_us 0x3
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_dummy_level_burst_en 0x0
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_dummy_level_burst 0x2
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_hit_addr_range_en 0x0
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2.u0_hit_addr_range 0x8
;#{u0_host_burst_size[31:26],u0_hit_addr_range_en[25],u0_dummy_level_burst_en[24],
;# u0_bc_max_level[23:20],u0_bc_min_level[19:16],u0_hit_addr_range[15:12],
;# u0_dummy_level_burst[11:8],u0_dlink_delay_us[7:4],u0_min_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_2 = 0x00008234
;
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_active_trb_bitmap 0x1
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_valid_trb_bitmap 0xe
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_general_cfg 0xa
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3.u0_dummy_link_mode 0x0
;#{u0_general_cfg[31:28],u0_valid_trb_bitmap[27:16],
;# u0_disable_tdc_binding[15],u0_dummy_link_mode[14:12],u0_active_trb_bitmap[11:0]}
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_3 = 0xa00e8001
;
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_max_aging_us 0x6 / 2msec
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_skip_limit 0x3
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_release_us 0x11
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_force_pup_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4.u0_force_pdn_release_en 0x1
;#{reserved[31:15],u0_force_pdn_release_en[14],u0_force_pup_release_en[13],u0_release_us[12:8],
;# u0_skip_limit[7:6],reserved[5],u0_max_aging_us[4:0]}
PCIE.PXE.PXE_RING_CTRL_0.PCIE_PCIE_PXE_PXE_RING_CTRL_0_4 = 0x000071c6
;
;#RING1 - AUDIO ISOC IN
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_num_of_iteration 0x3
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.trc1_up_polling_us 0x0
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.trc1_save_history 0x2
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_max_sync_us 0xc
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_unlock_modes 0x5
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_dir_mask 0x1
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0.u1_num_nop_loops 0x4
;#{u1_exit_on_same_addr[31],trc1_save_history[30:25],u1_unlock_modes[24:21],u1_num_of_iteration[20:16],
;# u1_force_polling[15],u1_dir_bypass[14],u1_dir_mask[13:12],trc1_up_polling_us[11:8],
;# u1_reject_backward_trb[7],u1_num_nop_loops[6:4],u1_max_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_0 = 0x4a3104c
;
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.trc1_ring_size 0x30
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.trc1_max_rd_req_size 0xa
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.trc1_min_rd_req_size 0x4
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.trc1_reduced_rd_req_size 0x1
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.u1_addr_cmp_range 0x1
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.u1_force_dlink_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1.u1_force_dlink_activation 0x0
;#{u1_force_dlink_activation[31],u1_force_dlink_release_en[30],u1_addr_cmp_range[29:24],
;# trc1_reduced_rd_req_size[23:20],trc1_min_rd_req_size[19:16],
;# trc1_max_rd_req_size[15:8],trc1_ring_size[7:0]}
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_1 = 0x41140a30
;
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_min_sync_us 0x0
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_dlink_delay_us 0x3
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_dummy_level_burst 0x2
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2.u1_dummy_level_burst_en 0x0
;#{u1_host_burst_size[31:26],u1_hit_addr_range_en[25],u1_dummy_level_burst_en[24],
;# u1_bc_max_level[23:20],u1_bc_min_level[19:16],u1_hit_addr_range[15:12],
;# u1_dummy_level_burst[11:8],u1_dlink_delay_us[7:4],u1_min_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_2 = 0x00000230
;
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_active_trb_bitmap 0x1
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_dummy_link_mode 0x0
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_valid_trb_bitmap 0xe
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3.u1_general_cfg 0xa
;#{u1_general_cfg[31:28],u1_valid_trb_bitmap[27:16],
;# u1_disable_tdc_binding[15],u1_dummy_link_mode[14:12],u1_active_trb_bitmap[11:0]}
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_3 = 0xa00e8001
;
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_max_aging_us 0x6 // 2msec
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_skip_limit 0x0
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_release_us 0x11
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_force_pup_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4.u1_force_pdn_release_en 0x1
;#{reserved[31:15],u1_force_pdn_release_en[14],u1_force_pup_release_en[13],u1_release_us[12:8],
;# u1_skip_limit[7:6],reserved[5],u1_max_aging_us[4:0]}
PCIE.PXE.PXE_RING_CTRL_1.PCIE_PCIE_PXE_PXE_RING_CTRL_1_4 = 0x00007106
;
;
;#RING2 - WEBCAM ISOC IN
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_max_sync_us 0xc
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_num_nop_loops 0x4
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.trc2_up_polling_us 0x0
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_dir_mask 0x1
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_num_of_iteration 0x3
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.u2_unlock_modes 0x5
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0.trc2_save_history 0x2
;#{u2_exit_on_same_addr[31],trc2_save_history[30:25],u2_unlock_modes[24:21],u2_num_of_iteration[20:16],
;# u2_force_polling[15],u2_dir_bypass[14],u2_dir_mask[13:12],trc2_up_polling_us[11:8],
;# u2_reject_backward_trb[7],u2_num_nop_loops[6:4],u2_max_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_0 = 0x4a3104c
;
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.trc2_ring_size 0x30
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.trc2_max_rd_req_size 0xa
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.trc2_min_rd_req_size 0x4
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.trc2_reduced_rd_req_size 0x1
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.u2_addr_cmp_range 0x1
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.u2_force_dlink_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1.u2_force_dlink_activation 0x0
;#{u2_force_dlink_activation[31],u2_force_dlink_release_en[30],u2_addr_cmp_range[29:24],
;# trc2_reduced_rd_req_size[23:20],trc2_min_rd_req_size[19:16],
;# trc2_max_rd_req_size[15:8],trc2_ring_size[7:0]}
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_1 = 0x41140a30
;
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_min_sync_us 0x0
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_dlink_delay_us 0x3
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_dummy_level_burst 0x2
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2.u2_dummy_level_burst_en 0x0
;#{u2_host_burst_size[31:26],u2_hit_addr_range_en[25],u2_dummy_level_burst_en[24],
;# u2_bc_max_level[23:20],u2_bc_min_level[19:16],u2_hit_addr_range[15:12],
;# u2_dummy_level_burst[11:8],u2_dlink_delay_us[7:4],u2_min_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_2 = 0x00000230
;
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_active_trb_bitmap 0x1
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_dummy_link_mode 0x0
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_valid_trb_bitmap 0xe
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3.u2_general_cfg 0xa
;#{u2_general_cfg[31:28],u2_valid_trb_bitmap[27:16],
;# u2_disable_tdc_binding[15],u2_dummy_link_mode[14:12],u2_active_trb_bitmap[11:0]}
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_3 = 0xa00e8001
;
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_max_aging_us 0x6 // 2msec
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_skip_limit 0x0
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_release_us 0x11
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_force_pup_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4.u2_force_pdn_release_en 0x1
;#{reserved[31:15],u2_force_pdn_release_en[14],u2_force_pup_release_en[13],u2_release_us[12:8],
;# u2_skip_limit[7:6],reserved[5],u2_max_aging_us[4:0]}
PCIE.PXE.PXE_RING_CTRL_2.PCIE_PCIE_PXE_PXE_RING_CTRL_2_4 = 0x00007106
;
;
;#RING3 - BULK OUT VIDEO
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_max_sync_us 0x6
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_num_nop_loops 0x7
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_reject_backward_trb 0x0
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.trc3_up_polling_us 0x0
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_dir_mask 0x2
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_num_of_iteration 0x3
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.u3_unlock_modes 0x5
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0.trc3_save_history 0x6
;#{u3_exit_on_same_addr[31],trc3_save_history[30:25],u3_unlock_modes[24:21],u3_num_of_iteration[20:16],
;# u3_force_polling[15],u3_dir_bypass[14],u3_dir_mask[13:12],trc3_up_polling_us[11:8],
;# u3_reject_backward_trb[7],u3_num_nop_loops[6:4],u3_max_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_0 = 0x0ca32076
;
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.trc3_ring_size 0x19
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.trc3_max_rd_req_size 0x12
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.trc3_min_rd_req_size 0xa
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.trc3_reduced_rd_req_size 0x3
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.u3_addr_cmp_range 0x1
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1.u3_force_dlink_release_en 0x1
;#{u3_force_dlink_activation[31],u3_force_dlink_release_en[30],u3_addr_cmp_range[29:24],
;# trc3_reduced_rd_req_size[23:20],trc3_min_rd_req_size[19:16],
;# trc3_max_rd_req_size[15:8],trc3_ring_size[7:0]}
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_1 = 0x413a1219
;
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_dlink_delay_us 0x2
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_bc_min_level 0x6
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2.u3_bc_max_level 0x0
;#{u3_host_burst_size[31:26],u3_hit_addr_range_en[25],u3_dummy_level_burst_en[24],
;# u3_bc_max_level[23:20],u3_bc_min_level[19:16],u3_hit_addr_range[15:12],
;# u3_dummy_level_burst[11:8],u3_dlink_delay_us[7:4],u3_min_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_2 = 0x00060020
;
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_active_trb_bitmap 0x2
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_dummy_link_mode 0x4
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_disable_tdc_binding 0x0
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_valid_trb_bitmap 0xc
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3.u3_general_cfg 0xa
;#{u3_general_cfg[31:28],u3_valid_trb_bitmap[27:16],
;# u3_disable_tdc_binding[15],u3_dummy_link_mode[14:12],u3_active_trb_bitmap[11:0]}
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_3 = 0xa00c4002
;
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_max_aging_us 0xc
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_skip_limit 0x1
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_release_us 0x12
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_force_pup_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4.u3_force_pdn_release_en 0x1
;#{reserved[31:15],u3_force_pdn_release_en[14],u3_force_pup_release_en[13],u3_release_us[12:8],
;# u3_skip_limit[7:6],reserved[5],u3_max_aging_us[4:0]}
PCIE.PXE.PXE_RING_CTRL_3.PCIE_PCIE_PXE_PXE_RING_CTRL_3_4 = 0x0000724c
;
;#RING4 - INTERRUPT IN - MOUSE
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_max_sync_us 0x6
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_num_nop_loops 0x0
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_reject_backward_trb 0x0
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.trc4_up_polling_us 0x6
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u6_force_polling 0x1
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_dir_mask 0x1
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_num_of_iteration 0x0
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u4_unlock_modes 0x5
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.trc4_save_history 0x2
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0.u6_exit_on_same_addr 0x1
;
;#{u4_exit_on_same_addr[31],trc4_save_history[30:25],u4_unlock_modes[24:21],u4_num_of_iteration[20:16],
;# u4_force_polling[15],u4_dir_bypass[14],u4_dir_mask[13:12],trc4_up_polling_us[11:8],
;# u4_reject_backward_trb[7],u4_num_nop_loops[6:4],u4_max_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_0 = 0x84a3964c
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.trc4_ring_size 0x10
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.trc4_max_rd_req_size 0x6
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.trc4_min_rd_req_size 0x2
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.trc4_reduced_rd_req_size 0x3
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.u4_addr_cmp_range 0x1
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1.u4_force_dlink_release_en 0x1
;#{u4_force_dlink_activation[31],u4_force_dlink_release_en[30],u4_addr_cmp_range[29:24],
;# trc4_reduced_rd_req_size[23:20],trc4_min_rd_req_size[19:16],
;# trc4_max_rd_req_size[15:8],trc4_ring_size[7:0]}
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_1 = 0x41120610
;
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_dlink_delay_us 0x3
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_bc_min_level 0x1
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2.u4_bc_max_level 0x5
;#{u4_host_burst_size[31:26],u4_hit_addr_range_en[25],u4_dummy_level_burst_en[24],
;# u4_bc_max_level[23:20],u4_bc_min_level[19:16],u4_hit_addr_range[15:12],
;# u4_dummy_level_burst[11:8],u4_dlink_delay_us[7:4],u4_min_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_2 = 0x510236
;
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_active_trb_bitmap 0x2
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_dummy_link_mode 0x0
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_disable_tdc_binding 0x0
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_valid_trb_bitmap 0xc
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3.u4_general_cfg 0xa
;#{u4_general_cfg[31:28],u4_valid_trb_bitmap[27:16],
;# u4_disable_tdc_binding[15],u4_dummy_link_mode[14:12],u4_active_trb_bitmap[11:0]}
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_3 = 0xa00c8002
;
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_max_aging_us 0x12
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_skip_limit 0x0
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_release_us 0x11
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_force_pup_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4.u4_force_pdn_release_en 0x1
;#{reserved[31:15],u4_force_pdn_release_en[14],u4_force_pup_release_en[13],u4_release_us[12:8],
;# u4_skip_limit[7:6],reserved[5],u4_max_aging_us[4:0]}
PCIE.PXE.PXE_RING_CTRL_4.PCIE_PCIE_PXE_PXE_RING_CTRL_4_4 = 0x00007112
;
;#RING5 - BULK IN MASS STORAGE 
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_max_sync_us 0x6
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_num_nop_loops 0x5
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_dir_mask 0x1
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_dir_bypass 0x0
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_num_of_iteration 0x1
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.u5_unlock_modes 0x1
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0.trc5_save_history 0x6
;#{u5_exit_on_same_addr[31],trc5_save_history[30:25],u5_unlock_modes[24:21],u5_num_of_iteration[20:16],
;# u5_force_polling[15],u5_dir_bypass[14],u5_dir_mask[13:12],trc5_up_polling_us[11:8],
;# u5_reject_backward_trb[7],u5_num_nop_loops[6:4],u5_max_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_0 = 0x4c11056
;
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.trc5_ring_size 0x19
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.trc5_max_rd_req_size 0x12
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.trc5_min_rd_req_size 0xa
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.trc5_reduced_rd_req_size 0x1
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.u5_addr_cmp_range 0x1
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.u5_force_dlink_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1.u5_force_dlink_activation 0x1
;#{u5_force_dlink_activation[31],u5_force_dlink_release_en[30],u5_addr_cmp_range[29:24],
;# trc5_reduced_rd_req_size[23:20],trc5_min_rd_req_size[19:16],
;# trc5_max_rd_req_size[15:8],trc5_ring_size[7:0]}
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_1 = 0xc11a1219
;
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_dlink_delay_us 0x4
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_bc_min_level 0x6
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2.u5_bc_max_level 0x0
;#{u5_host_burst_size[31:26],u5_hit_addr_range_en[25],u5_dummy_level_burst_en[24],
;# u5_bc_max_level[23:20],u5_bc_min_level[19:16],u5_hit_addr_range[15:12],
;# u5_dummy_level_burst[11:8],u5_dlink_delay_us[7:4],u5_min_sync_us[3:0]}
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_2 = 0x00060040
;
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_active_trb_bitmap 0x2
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_dummy_link_mode 0x0
;# u5_disable_tdc_binding =1 ??? Ask Rani
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_valid_trb_bitmap 0xc
;#w PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3.u5_general_cfg 0xa
;#{u5_general_cfg[31:28],u5_valid_trb_bitmap[27:16],
;# u5_disable_tdc_binding[15],u5_dummy_link_mode[14:12],u5_active_trb_bitmap[11:0]}
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_3 = 0xa00c8002
;
;#PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_max_aging_us = 0xc
;#PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_skip_limit = 0x0
;#PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_release_us = 0x11
;#PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_force_pup_release_en = 0x1
;#PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4.u5_force_pdn_release_en = 0x1
;#{reserved[31:15],u5_force_pdn_release_en[14],u5_force_pup_release_en[13],u5_release_us[12:8],
;# u5_skip_limit[7:6],reserved[5],u5_max_aging_us[4:0]}
PCIE.PXE.PXE_RING_CTRL_5.PCIE_PCIE_PXE_PXE_RING_CTRL_5_4 = 0x0000710c
;
;#RING6 - ISOC IN (FOR SUPPORTING WEBCAM MIC)
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_max_sync_us 0xc
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_num_nop_loops 0x4
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_reject_backward_trb 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.trc6_up_polling_us 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_dir_mask 0x1
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_dir_bypass 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_force_polling 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_num_of_iteration 0x3
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_unlock_modes 0x5
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.trc6_save_history 0x2
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_exit_on_same_addr 0x0
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0 = 0x4a3104c
;
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_ring_size 0x30
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_max_rd_req_size 0xA
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_min_rd_req_size 0x4
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_reduced_rd_req_size 0x1
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_addr_cmp_range 0x1
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_force_dlink_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_force_dlink_activation 0x0
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1 = 0x41140a30
;
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_min_sync_us 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_dlink_delay_us  0x3
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_dummy_level_burst 0x2
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_hit_addr_range 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_bc_min_level 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_bc_max_level 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_dummy_level_burst_en 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_hit_addr_range_en 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_host_burst_size 0x0
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2 = 0x00000230
;
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_active_trb_bitmap 0x1
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_dummy_link_mode   0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_disable_tdc_binding 0x1
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_valid_trb_bitmap 0xE
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_general_cfg 0xA
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3 = 0xa00e8001
;
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_max_aging_us 0x6 // 2msec
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_skip_limit 0x0
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_release_us 0x11
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_force_pup_release_en 0x1
;#w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_force_pdn_release_en 0x1
PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4 = 0x00007106
;
;#RING 6 - CONTROL
;# w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.trb11_value 0x3
;# w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.trb10_value 0x2
;# w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.trb9_value 0x4
;# w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_5.trb8_value 0x7
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.trc6_reduced_rd_req_size 0x1
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_max_sync_us 0xd
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_max_aging_us 0xd
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_active_trb_bitmap 0x800
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_valid_trb_bitmap 0x700
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.trc6_save_history 0x2
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_skip_limit 0x0
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_unlock_modes 0x1
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_num_of_iteration 0x2
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_addr_cmp_range 0x1
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_general_cfg 0xa
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_2.u6_dlink_delay_us 0x4
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_3.u6_dummy_link_mode 0x3
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_0.u6_num_nop_loops 0x5
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_release_us 0xf
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_force_dlink_release_en 0x1
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_force_pup_release_en 0x1
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_4.u6_force_pdn_release_en 0x1
;# w PCIE.PXE.PXE_RING_CTRL_6.PCIE_PCIE_PXE_PXE_RING_CTRL_6_1.u6_force_dlink_activation 0x1
;
;
;#TDC0 ISOC OUT AUDIO # #TDC1 BULK OUT VIDEO
;#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0.tdc0_allocation_bitmap 0x1
;#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0.tdc1_allocation_bitmap 0x8
;#{tdc1_allocation_bitmap[31:24],tdc0_allocation_bitmap[23:16],
;# clk_per_usec[15:8],reserved[7:2],clk_per_usec_en[1],sync_mode[0]}
;# PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0 0x00007c03 - default
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_0 = 0x8017c03
;
;#w PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_num_container_per_req 0x3c
;#w PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_num_of_allowed_req 0x3
;#w PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0.tdc0_skip_first_trbs 0x1
;#{tdc0_hit_size_limit[31:25],reserved[24:18],tdc0_bypass_scan_range_logic[17],tdc0_dequque_limiter_en[16],
;# tdc0_dequeue_adjust_en[15],tdc0_skip_first_trbs[14:12],
;# tdc0_rel_last_buf_en[11],tdc0_num_of_allowed_req[10:8],tdc0_num_container_per_req[7:0]}
;# PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0 0x00010000 - default
PCIE.PXE.PXE_TDC_0.PCIE_PCIE_PXE_PXE_TDC_0_0 = 0x0001133c
;
;#PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_num_container_per_req = 0x10
;#PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_num_of_allowed_req = 0x7
;#PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_rel_last_buf_en = 0x1
;#PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_skip_first_trbs = 0x0
;#PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_dequeue_adjust_en = 0x1
;#PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_min_num_of_containters = 0x6f
;#PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0.tdc1_hit_size_limit = 0x0
;#{tdc1_hit_size_limit[31:25],tdc1_min_num_of_containters[24:18],tdc1_bypass_scan_range_logic[17],tdc1_dequque_limiter_en[16],
;# tdc1_dequeue_adjust_en[15],tdc1_skip_first_trbs[14:12],
;# tdc1_rel_last_buf_en[11],tdc1_num_of_allowed_req[10:8],tdc1_num_container_per_req[7:0]}
;# PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0 0x01fd0000 -default
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_0 = 0x11bd8f10
;
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_skip_mode 0x1
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_num_history_containers 0x31
;#DLINK CONFIGURATIONS
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_enable_dlink_activation 0x1
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_force_dlink_activation 0x1
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_bypass_audio_check 0x0
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_allow_dlink_for_video 0x1
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_allow_dlink_for_mass_storage 0x1
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_dlink_num_iteration 0x3
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_dlink_num_odd 0x2
;
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_rel_last_mode 0x0
;#w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1.tdc1_rel_last_src 0x1
;#{reserved[31],tdc1_rel_last_src[30],tdc1_rel_last_mode[29:28],
;# reserved[27],tdc1_dlink_num_odd[26:25],tdc1_dlink_num_iteration[24:23]
;# reserved[22:21],tdc1_allow_dlink_for_mass_storage[20],
;# tdc1_allow_dlink_for_video[19],tdc1_bypass_audio_check[18],tdc1_force_dlink_activation[17],tdc1_enable_dlink_activation[16],
;# tdc1_num_history_containers[15:8],reserved[7:1],tdc1_skip_mode[0]}
;# PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1 0x00001000 - default
PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_1 = 0x459b3101
;
;
;
;#open for SMSC
; # w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.tdc1_dlink_start_range_1 0x5
; # w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.tdc1_dlink_range_len_1 0x35
; # w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.tdc1_dlink_start_range_2 0x3d
; # w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_2.tdc1_dlink_range_len_2 0x3
; # w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_3.tdc1_dlink_start_range_3 0x0
; # w PCIE.PXE.PXE_TDC_1.PCIE_PCIE_PXE_PXE_TDC_1_3.tdc1_dlink_range_len_3 0x3
;
;#DEBUG COMPLETER ID
;#w PCIE.PXE.PDN.PCIE_PXE_PDN_CONTROL.port_cplid_en 0x1
;#w PCIE.PXE.PDN.PCIE_PXE_PDN_CONTROL.trc_cplid_en 0x1
;
;#port sel - should be changed for Sparrow since Fresco is under Dev2
PCIE.PAL.CTL.PAL_CTL_CONFIG.pxe_port_sel = 0x0
;
;#SPECULATIVE
;#PORT1
;#w PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.read_speculative_en_remote 0x1
;#w PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.internal_cpl_id_en 0x1
;#w PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.trc_spec_num 0x18
;#w PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL.trc_spec_num_en 0x0
;#{reserved[31:12],trc_spec_num_en[11],trc_spec_num[10:3],
;# internal_cpl_id_en[2],read_speculative_en_near[1],read_speculative_en_remote[0]}
;# PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL 0x00000000 - default
PCIE.WBE_OFFLOADS.SW_PORT1.RD_SPEC_CTL = 0x000000c5
;
;#PORT0
;#w PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.read_speculative_en 0x1
;#w PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.internal_cpl_id_en 0x1
;#w PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.trc_spec_num 0x18
;#w PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL.trc_spec_num_en 0x0
;#{reserved[31:11],trc_spec_num_en[10],trc_spec_num[9:2],internal_cpl_id_en[1],read_speculative_en[0]}
;# PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL 0x00000000
PCIE.WBE_OFFLOADS.SW_PORT0.RD_SPEC_CTL = 0x00000062
;
;#en
PCIE.PAL.CTL.PAL_CTL_CONFIG.pxe_enable = 0x1
PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_1.csu_enable_bitmap = 0x7f
;#start
;#w PCIE.PXE.PXE_GENRAL_CONFIG.PCIE_PCIE_PXE_PXE_GENRAL_CONFIG_1.csu_enable_bitmap_wr 0x1
;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
[RAW_DATA]
;; RAW Section Header
;; Magic Number
0x0 = 0xBABACAFE
;; Version
0x0 = 0x00000001
;; Num Tables
0x0 = 0x00000003
;; RX AGC Table
;; Table 1 Header
;; Base Address
0x0 = 0x88A208
;; Table Rows (DWords)
0x0 = 0x40
;; Table Columns (DWords)
0x0 = 0x00000004
;; Columns Bit Mask
0x0 = 0x0000000f
0x0 = 0x00000000
0x0 = 0x00000000
0x0 = 0x00000000
0x0 = 0x000000E0
0x0 = 0x7F7F7F80
0x0 = 0x7F7F8087
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7F7F
0x0 = 0x7F7F7F87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7F7E
0x0 = 0x7F7F7E87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7F7E
0x0 = 0x7F7F7E87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7F7D
0x0 = 0x7F7F7D87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7F7C
0x0 = 0x7F7F7C87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7F7B
0x0 = 0x7F7F7B87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7D7F7F7F
0x0 = 0x7F7F7F87
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x7D7F7F7E
0x0 = 0x7F7F7E87
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x7F7F7D7E
0x0 = 0x7F7D7E87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7D7D
0x0 = 0x7F7D7D87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7D7C
0x0 = 0x7F7D7C87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7D7B
0x0 = 0x7F7D7B87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7D7A
0x0 = 0x7F7D7A87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7D79
0x0 = 0x7F7D7987
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7B7E
0x0 = 0x7F7B7E87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7B7D
0x0 = 0x7F7B7D87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7B7C
0x0 = 0x7F7B7C87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7B7B
0x0 = 0x7F7B7B87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7E7F
0x0 = 0x7F7E7F87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7E7E
0x0 = 0x7F7E7E87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7E7D
0x0 = 0x7F7E7D87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7E7C
0x0 = 0x7F7E7C87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7D7F7E80
0x0 = 0x7F7E8087
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x7F7F7E7A
0x0 = 0x7F7E7A87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7F7E79
0x0 = 0x7F7E7987
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7D7B79
0x0 = 0x7D7B7987
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7B7B7E
0x0 = 0x7B7B7E87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7B7B7D
0x0 = 0x7B7B7D87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7B7B7C
0x0 = 0x7B7B7C87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7B7B7B
0x0 = 0x7B7B7B87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7B7B7A
0x0 = 0x7B7B7A87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7F7B7E7E
0x0 = 0x7B7E7E87
0x0 = 0x4444877F
0x0 = 0xD1100004
0x0 = 0x7D7D7E7D
0x0 = 0x7D7E7D87
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x7D7D7E7C
0x0 = 0x7D7E7C87
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x7D7D7E7B
0x0 = 0x7D7E7B87
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x7B7D7E7B
0x0 = 0x7D7E7B87
0x0 = 0x4444877B
0x0 = 0xD1100004
0x0 = 0x7B7D7E7A
0x0 = 0x7D7E7A87
0x0 = 0x4444877B
0x0 = 0xD1100004
0x0 = 0x7B7B7B79
0x0 = 0x7B7B7987
0x0 = 0x4444877B
0x0 = 0xD1100004
0x0 = 0x797B7B7E
0x0 = 0x7B7B7E87
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x797B7B7D
0x0 = 0x7B7B7D87
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x797B7B7C
0x0 = 0x7B7B7C87
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x797B7B7B
0x0 = 0x7B7B7B87
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x7D7E7E7E
0x0 = 0x7E7E7E87
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x797B7B79
0x0 = 0x7B7B7987
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x7D7E7E7C
0x0 = 0x7E7E7C87
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x7E7B7E7B
0x0 = 0x7B7E7B87
0x0 = 0x4444877E
0x0 = 0xD1100004
0x0 = 0x7D7E7E7A
0x0 = 0x7E7E7A87
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x7D7E7E79
0x0 = 0x7E7E7987
0x0 = 0x4444877D
0x0 = 0xD1100004
0x0 = 0x797B7E79
0x0 = 0x7B7E7987
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x7E7E7E7C
0x0 = 0x7E7E7C87
0x0 = 0x4444877E
0x0 = 0xD1100004
0x0 = 0x797E7E7D
0x0 = 0x7E7E7D87
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x797E7E7C
0x0 = 0x7E7E7C87
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x7E7E7E79
0x0 = 0x7E7E7987
0x0 = 0x4444877E
0x0 = 0xD1100004
0x0 = 0x797E7E7A
0x0 = 0x7E7E7A87
0x0 = 0x44448779
0x0 = 0xD1100004
0x0 = 0x7A7E7E7E
0x0 = 0x7E7E7E87
0x0 = 0x4444877A
0x0 = 0xD1100004
0x0 = 0x7A7E7E7D
0x0 = 0x7E7E7D87
0x0 = 0x4444877A
0x0 = 0xD1100004
0x0 = 0x7A7E7E7C
0x0 = 0x7E7E7C87
0x0 = 0x4444877A
0x0 = 0xD1100004
0x0 = 0x7A7E7E7B
0x0 = 0x7E7E7B87
0x0 = 0x4444877A
0x0 = 0xD1100004
0x0 = 0x7A7E7E7A
0x0 = 0x7E7E7A87
0x0 = 0x4444877A
0x0 = 0xD1100004
0x0 = 0x7A7E7E7A
0x0 = 0x7E7E7A87
0x0 = 0x4444877A
0x0 = 0xD1100004
0x0 = 0x7A7E7E79
0x0 = 0x7E7E7987
0x0 = 0x4444877A
0x0 = 0xD1100004
0x0 = 0x7A7E7E78
0x0 = 0x7E7E7887
0x0 = 0x4444877A
0x0 = 0xD1100004
;; RX AGC Table- ADC
;; Table 2 Header
;; Base Address
0x0 = 0x88A608
;; Table Rows (DWords)
0x0 = 0x40
;; Table Columns (DWords)
0x0 = 0x00000008
;; Columns Bit Mask
0x0 = 0x00000007
0x0 = 0x000000E0
0x0 = 0x00000000
0x0 = 0x00000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
0x0 = 0xD1100004
0x0 = 0xC0000000
0x0 = 0x80000000
;; Table 3 Header
;; Base Address
0x0 = 0x88A004
;; Table Rows (DWords)
0x0 = 0x20
;; Table Columns (DWords)
0x0 = 0x00000004
;; Columns Bit Mask
0x0 = 0x000000D
0x0 = 0xC
0x0 = 0xFA0
0x0 = 0x11100
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x1DDC0
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0x18
0x0 = 0xFA0
0x0 = 0x15540
0x0 = 0xC
0x0 = 0xFA0
0x0 = 0x19980
0x0 = 0xC
0x0 = 0xFA0
0x0 = 0x11100
0x0 = 0xC
0x0 = 0x0
0x0 = 0x11100
0x0 = 0x0
0x0 = 0x0
0x0 = 0x0
0x0=0x0  ;; 
