// Seed: 1239889188
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  assign module_1._id_0 = 0;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_1 = 32'd36,
    parameter id_3 = 32'd11,
    parameter id_4 = 32'd68,
    parameter id_6 = 32'd67
) (
    input uwire _id_0,
    input uwire _id_1,
    input wor id_2
    , _id_6,
    input uwire _id_3,
    input supply0 _id_4
);
  assign id_6 = ~id_1;
  parameter id_7 = 1;
  logic [id_3 : id_4] id_8;
  logic [id_0 : 1] id_9;
  wire [id_1 : 1] id_10;
  assign id_8[1'b0==-1] = -1;
  wire id_11;
  wire [1 'd0 : id_3] id_12;
  wire [id_6 : ""] id_13;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_9,
      id_9,
      id_10,
      id_7,
      id_11,
      id_12,
      id_11,
      id_11,
      id_13,
      id_13
  );
endmodule
