{
  "module_name": "dwb.h",
  "hash_id": "e92eaf8969b25ef30c92b8b87ddf36e6343a58fbb151f12c92c368e471e46051",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/inc/hw/dwb.h",
  "human_readable_source": " \n\n#ifndef __DC_DWBC_H__\n#define __DC_DWBC_H__\n\n#include \"dal_types.h\"\n#include \"dc_hw_types.h\"\n\n#define DWB_SW_V2\t1\n#define DWB_MCIF_BUF_COUNT 4\n\n \nstruct mcif_wb;\n\n\nenum dwb_sw_version {\n\tdwb_ver_1_0 = 1,\n\tdwb_ver_2_0 = 2,\n};\n\nenum dwb_source {\n\tdwb_src_scl = 0,\t \n\tdwb_src_blnd,\t\t \n\tdwb_src_fmt,\t\t \n\tdwb_src_otg0 = 0x100,\t \n\tdwb_src_otg1,\t\t \n\tdwb_src_otg2,\t\t \n\tdwb_src_otg3,\t\t \n};\n\n \nenum dwb_pipe {\n\tdwb_pipe0 = 0,\n\tdwb_pipe1,\n\tdwb_pipe_max_num,\n};\n\nenum dwb_frame_capture_enable {\n\tDWB_FRAME_CAPTURE_DISABLE = 0,\n\tDWB_FRAME_CAPTURE_ENABLE = 1,\n};\n\nenum wbscl_coef_filter_type_sel {\n\tWBSCL_COEF_LUMA_VERT_FILTER = 0,\n\tWBSCL_COEF_CHROMA_VERT_FILTER = 1,\n\tWBSCL_COEF_LUMA_HORZ_FILTER = 2,\n\tWBSCL_COEF_CHROMA_HORZ_FILTER = 3\n};\n\n\nenum dwb_boundary_mode {\n\tDWBSCL_BOUNDARY_MODE_EDGE  = 0,\n\tDWBSCL_BOUNDARY_MODE_BLACK = 1\n};\n\nenum dwb_output_csc_mode {\n\tDWB_OUTPUT_CSC_DISABLE = 0,\n\tDWB_OUTPUT_CSC_COEF_A = 1,\n\tDWB_OUTPUT_CSC_COEF_B = 2\n};\n\nenum dwb_ogam_lut_mode {\n\tDWB_OGAM_MODE_BYPASS,\n\tDWB_OGAM_RAMA_LUT,\n\tDWB_OGAM_RAMB_LUT\n};\n\nenum dwb_color_volume {\n\tDWB_SRGB_BT709 = 0,\t\n\tDWB_PQ = 1,\t\n\tDWB_HLG = 2,\t\n};\n\nenum dwb_color_space {\n\tDWB_SRGB = 0,\t\n\tDWB_BT709 = 1,\t\n\tDWB_BT2020 = 2,\t\n};\n\nstruct dwb_efc_hdr_metadata {\n\t \n\tunsigned int\tchromaticity_green_x;\n\tunsigned int\tchromaticity_green_y;\n\tunsigned int\tchromaticity_blue_x;\n\tunsigned int\tchromaticity_blue_y;\n\tunsigned int\tchromaticity_red_x;\n\tunsigned int\tchromaticity_red_y;\n\tunsigned int\tchromaticity_white_point_x;\n\tunsigned int\tchromaticity_white_point_y;\n\n\t \n\tunsigned int\tmin_luminance;\n\tunsigned int\tmax_luminance;\n\n\t \n\tunsigned int\tmaximum_content_light_level;\n\tunsigned int\tmaximum_frame_average_light_level;\n};\n\nstruct dwb_efc_display_settings {\n\tunsigned int\tinputColorVolume;\n\tunsigned int\tinputColorSpace;\n\tunsigned int\tinputBitDepthMinus8;\n\tstruct dwb_efc_hdr_metadata\thdr_metadata;\n\tunsigned int\tdwbOutputBlack;\t\n};\n\nstruct dwb_warmup_params {\n\tbool\twarmup_en;\t \n\tbool\twarmup_mode;\t \n\tbool\twarmup_depth;\t \n\tint\twarmup_data;\t \n\tint\twarmup_width;\t \n\tint\twarmup_height;\t \n};\n\nstruct dwb_caps {\n\tenum dce_version hw_version;\t \n\tenum dwb_sw_version sw_version;\t \n\tunsigned int\treserved[6];\t \n\tunsigned int\tadapter_id;\n\tunsigned int\tnum_pipes;\t \n\tstruct {\n\t\tunsigned int support_dwb\t:1;\n\t\tunsigned int support_ogam\t:1;\n\t\tunsigned int support_wbscl\t:1;\n\t\tunsigned int support_ocsc\t:1;\n\t\tunsigned int support_stereo :1;\n\t} caps;\n\tunsigned int\t reserved2[9];\t \n};\n\nstruct dwbc {\n\tconst struct dwbc_funcs *funcs;\n\tstruct dc_context *ctx;\n\tint inst;\n\tstruct mcif_wb *mcif;\n\tbool status;\n\tint inputSrcSelect;\n\tbool dwb_output_black;\n\tenum dc_transfer_func_predefined tf;\n\tenum dc_color_space output_color_space;\n\tbool dwb_is_efc_transition;\n\tbool dwb_is_drc;\n\tint wb_src_plane_inst; \n\tuint32_t mask_id;\n    int otg_inst;\n    bool mvc_cfg;\n};\n\nstruct dwbc_funcs {\n\tbool (*get_caps)(\n\t\tstruct dwbc *dwbc,\n\t\tstruct dwb_caps *caps);\n\n\tbool (*enable)(\n\t\tstruct dwbc *dwbc,\n\t\tstruct dc_dwb_params *params);\n\n\tbool (*disable)(struct dwbc *dwbc);\n\n\tbool (*update)(\n\t\tstruct dwbc *dwbc,\n\t\tstruct dc_dwb_params *params);\n\n\tbool (*is_enabled)(\n\t\tstruct dwbc *dwbc);\n\n\tvoid (*set_stereo)(\n\t\tstruct dwbc *dwbc,\n\t\tstruct dwb_stereo_params *stereo_params);\n\n\tvoid (*set_new_content)(\n\t\tstruct dwbc *dwbc,\n\t\tbool is_new_content);\n\n\n\tvoid (*set_warmup)(\n\t\tstruct dwbc *dwbc,\n\t\tstruct dwb_warmup_params *warmup_params);\n\n\n#if defined(CONFIG_DRM_AMD_DC_FP)\n\n\tvoid (*dwb_program_output_csc)(\n\t\tstruct dwbc *dwbc,\n\t\tenum dc_color_space color_space,\n\t\tenum dwb_output_csc_mode mode);\n\n\tbool (*dwb_ogam_set_output_transfer_func)(\n\t\tstruct dwbc *dwbc,\n\t\tconst struct dc_transfer_func *in_transfer_func_dwb_ogam);\n\n\t\n\tbool (*dwb_ogam_set_input_transfer_func)(\n\t\tstruct dwbc *dwbc,\n\t\tconst struct dc_transfer_func *in_transfer_func_dwb_ogam);\n#endif\n\tbool (*get_dwb_status)(\n\t\tstruct dwbc *dwbc);\n\tvoid (*dwb_set_scaler)(\n\t\tstruct dwbc *dwbc,\n\t\tstruct dc_dwb_params *params);\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}