RISCV CoWR0+fence.rw.rws
"Fence.rw.rwsWR Fre"
Cycle=Fre Fence.rw.rwsWR
Relax=
Safe=Fre Fence.rw.rwsWR
Generator=diy7 (version 7.55)
Com=Fr
Orig=Fence.rw.rwsWR Fre
{
uint64_t x; uint64_t 0:x7;

0:x5=1; 0:x6=x;
}
 P0          ;
 sd x5,0(x6) ;
 fence rw,rw ;
 ld x7,0(x6) ;
exists (not (0:x7=1 /\ x=1))
