// Seed: 1580457738
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2
    , id_22,
    input supply1 id_3,
    input wire id_4,
    output tri id_5,
    input tri id_6
    , id_23,
    output wand id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wand id_10,
    input wor id_11,
    input wire id_12#(.id_24(1)),
    input wire id_13,
    input wor id_14,
    input tri id_15,
    output uwire id_16,
    output supply1 id_17,
    input wand id_18
    , id_25,
    output tri0 id_19,
    output wand id_20
);
  wire  id_26;
  logic id_27;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input wire id_2,
    output supply0 id_3,
    output wand id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    output uwire id_13,
    output wor id_14,
    input uwire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_0,
      id_1,
      id_5,
      id_8,
      id_12,
      id_2,
      id_13,
      id_9,
      id_9,
      id_11,
      id_0,
      id_1,
      id_2,
      id_3,
      id_10,
      id_15,
      id_4,
      id_12
  );
  assign modCall_1.id_9 = 0;
endmodule
