============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 30 2018  11:18:51 pm
  Module:                 dsc_mul_es_imp
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           3    7.039    gscl45nm 
AOI21X1          3    8.447    gscl45nm 
AOI22X1          3    9.855    gscl45nm 
BUFX2           35   82.127    gscl45nm 
DFFSR           18  185.843    gscl45nm 
HAX1            12   56.316    gscl45nm 
INVX1           31   43.645    gscl45nm 
MUX2X1          14   52.562    gscl45nm 
NAND2X1          2    3.754    gscl45nm 
NAND3X1         10   23.465    gscl45nm 
NOR3X1           3    8.447    gscl45nm 
OAI21X1          8   22.526    gscl45nm 
OR2X1           13   30.504    gscl45nm 
XNOR2X1          2    9.386    gscl45nm 
XOR2X1           2    9.386    gscl45nm 
----------------------------------------
total          159  553.305             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        18 185.843   33.6 
inverter          31  43.645    7.9 
buffer            35  82.127   14.8 
logic             75 241.690   43.7 
------------------------------------
total            159 553.305  100.0 

