INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simone/Desktop/finale/TacconiAsnaghi_PUF/TacconiAsnaghi_PUF.sim/1bit_APUF_dut/impl/timing/xsim/tb_1bit_APUF_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arbiter_PUF
INFO: [VRFC 10-311] analyzing module IBS_Standalone
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-311] analyzing module arbiter_0
INFO: [VRFC 10-311] analyzing module arbiter_10
INFO: [VRFC 10-311] analyzing module arbiter_12
INFO: [VRFC 10-311] analyzing module arbiter_2
INFO: [VRFC 10-311] analyzing module arbiter_4
INFO: [VRFC 10-311] analyzing module arbiter_6
INFO: [VRFC 10-311] analyzing module arbiter_8
INFO: [VRFC 10-311] analyzing module enmapper_ECC
INFO: [VRFC 10-311] analyzing module singlebitAPUF
INFO: [VRFC 10-311] analyzing module singlebitAPUF_1
INFO: [VRFC 10-311] analyzing module singlebitAPUF_11
INFO: [VRFC 10-311] analyzing module singlebitAPUF_13
INFO: [VRFC 10-311] analyzing module singlebitAPUF_3
INFO: [VRFC 10-311] analyzing module singlebitAPUF_5
INFO: [VRFC 10-311] analyzing module singlebitAPUF_7
INFO: [VRFC 10-311] analyzing module singlebitAPUF_9
INFO: [VRFC 10-311] analyzing module starter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simone/Desktop/finale/TacconiAsnaghi_PUF/TacconiAsnaghi_PUF.srcs/sources_1/new/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'arbiter' [C:/Users/Simone/Desktop/finale/TacconiAsnaghi_PUF/TacconiAsnaghi_PUF.srcs/sources_1/new/arbiter.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simone/Desktop/finale/TacconiAsnaghi_PUF/TacconiAsnaghi_PUF.srcs/sources_1/new/singlebitAPUF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlebitAPUF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'singlebitAPUF' [C:/Users/Simone/Desktop/finale/TacconiAsnaghi_PUF/TacconiAsnaghi_PUF.srcs/sources_1/new/singlebitAPUF.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simone/Desktop/finale/TacconiAsnaghi_PUF/TacconiAsnaghi_PUF.srcs/sources_1/new/starter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module starter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'starter' [C:/Users/Simone/Desktop/finale/TacconiAsnaghi_PUF/TacconiAsnaghi_PUF.srcs/sources_1/new/starter.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simone/Desktop/finale/TacconiAsnaghi_PUF/TacconiAsnaghi_PUF.srcs/1bit_APUF_dut/new/tb_1bit_APUF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1bit_APUF
