<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='i8255.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: i8255
    <br/>
    Created: Nov 14, 2009
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Nov 22, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
    </p>
    <p>
     Complete implementation
of i8255 PPI in fpga.
    </p>
    <p>
     You may find some
datasheets about
     
      here
     
     .
    </p>
    <p>
     Verilog code has some
modules:
    </p>
    <p>
     PORTS - matches to the
a,b,c. External world - inout tri-state bus. Internal circuit -
datain and dataout buses.
    </p>
    <p>
     port c divided by two
parts - high and low.
    </p>
    <p>
     GROUPS - represent
group A and group B like in the real device. Group A controls port A
and hight 4 bits of port C.
    </p>
    <p>
     Group B controls port B
and low 4 bits of port c.
    </p>
    <p>
     Groups connected to
ports with input/output data buses and control lines.
    </p>
    <p>
     i8255 core - all
external inputs and outputs like in real device. Operates groups.
Connected to them with input/output buses.
    </p>
    <p>
     Device doesn't use
clock! It's main problem in realization. Issue pulls up with
assignment delay to inout bus in iSim if we try to enable output to
it from always block.ModelSim handles this stuff just fine.
    </p>
    <p>
     P.S. Please, read news))
    </p>
   </div>
   <div id="d_Why?">
    <h2>
     
     
     Why?
    </h2>
    <p id="p_Why?">
     It's my first project on the FPGA scene. I want to improve myself in verilog and fpga.
     <br/>
     And this project will be good testbench for my parallel project - easy to create simple gui controls( like LEDs, buttons, displays, etc)
     <br/>
     in Python for famous simulators.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
