# do multiplier2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/multiplier2_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling package multiplier2_pkg
# -- Compiling package body multiplier2_pkg
# -- Loading package multiplier2_pkg
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/somadorsubtrator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity somadorsubtrator
# -- Compiling architecture estrutura of somadorsubtrator
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/register_with_shift.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity register_with_shift
# -- Compiling architecture estrutura of register_with_shift
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/igualazero.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity igualazero
# -- Compiling architecture estrutura of igualazero
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/registrador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity registrador
# -- Compiling architecture estrutura of registrador
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/flip_flop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity flip_flop
# -- Compiling architecture comportamento of flip_flop
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/bc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bc
# -- Compiling architecture estrutura of bc
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/mux2para1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2para1
# -- Compiling architecture comportamento of mux2para1
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/bo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package multiplier2_pkg
# -- Compiling entity bo
# -- Compiling architecture estrutura of bo
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/multiplier2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package multiplier2_pkg
# -- Compiling entity multiplier2
# -- Compiling architecture estrutura of multiplier2
# 
vcom -reportprogress 300 -work work /home/kuru/UFSC/SD/QuartusProjects/TP/multiplier2/multiplier2_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package multiplier2_pkg
# -- Loading package std_logic_textio
# -- Compiling entity multiplier2_tb
# -- Compiling architecture tb of multiplier2_tb
# -- Loading entity multiplier2
vsim work.multiplier2_tb
# vsim work.multiplier2_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.multiplier2_pkg(body)
# Loading ieee.std_logic_textio(body)
# Loading work.multiplier2_tb(tb)
# Loading work.multiplier2(estrutura)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bo(estrutura)
# Loading work.mux2para1(comportamento)
# Loading work.register_with_shift(estrutura)
# Loading work.registrador(estrutura)
# Loading work.igualazero(estrutura)
# Loading work.somadorsubtrator(estrutura)
# Loading work.flip_flop(comportamento)
# Loading work.bc(estrutura)
add wave -position insertpoint  \
sim:/multiplier2_tb/a \
sim:/multiplier2_tb/b \
sim:/multiplier2_tb/clk \
sim:/multiplier2_tb/clkp \
sim:/multiplier2_tb/inicio \
sim:/multiplier2_tb/n \
sim:/multiplier2_tb/pronto \
sim:/multiplier2_tb/reset \
sim:/multiplier2_tb/saida
add wave -position insertpoint  \
sim:/multiplier2_tb/UUT/bloco_controle/state
add wave -position insertpoint  \
sim:/multiplier2_tb/UUT/bloco_operativo/saidaA \
sim:/multiplier2_tb/UUT/bloco_operativo/saidaMENOS \
sim:/multiplier2_tb/UUT/bloco_operativo/saidaPH \
sim:/multiplier2_tb/UUT/bloco_operativo/saidaPL \
sim:/multiplier2_tb/UUT/bloco_operativo/saidaSOMA \
sim:/multiplier2_tb/UUT/bloco_operativo/saidacont
run 30000000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier2_tb/UUT/bloco_operativo/compA
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier2_tb/UUT/bloco_operativo/Subtracao
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier2_tb/UUT/bloco_operativo/Subtracao
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier2_tb/UUT/bloco_operativo/compcont
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier2_tb/UUT/bloco_operativo/soma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier2_tb/UUT/bloco_operativo/soma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier2_tb/UUT/bloco_operativo/compB
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /multiplier2_tb/UUT/bloco_operativo/Subtracao
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 2  Instance: /multiplier2_tb/UUT/bloco_operativo/soma
