# Program 1: 
### Statement: <Week 9 - SystemVerilog Assignment
- Upload the SystemVerilog programs written last lab class, in `.sv` format. The problem statements are as follows:
	1. Write a SV program for Memory Access & Writeback Stage
	2. Write a SV program for Data memory>

### Name of file:
<memstage.sv>
<writeback.sv>

### RTL Snapshot
![Screenshot of RTL view, full screen](<program1.png>)
<DataMem.png>
<writeback.png>
<memstageandwriteback.png>