{
 "awd_id": "9812160",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "A New Query/Request Framework to Develop Tests for Systems- on-Silicon that use IP Cores",
 "cfda_num": "47.070",
 "org_code": "05010600",
 "po_phone": "7032927843",
 "po_email": "sabasu@nsf.gov",
 "po_sign_block_name": "Sankar Basu",
 "awd_eff_date": "1998-09-01",
 "awd_exp_date": "2003-07-31",
 "tot_intn_awd_amt": 248312.0,
 "awd_amount": 248312.0,
 "awd_min_amd_letter_date": "1998-08-25",
 "awd_max_amd_letter_date": "2000-03-29",
 "awd_abstract_narration": "Cores containing intellectual property (IP) are being used  widely for cost-effective and timely design of systems-on  chip (SOC). This presents a problem for manufacturing test  in that cores contain proprietary information, and effective  test methods are difficult to develop. This research is  developing a new Query/Request (Q/R) paradigm to enable  development of tests for a SOC without obtaining direct  access to the core vendors' IP. New procedures for  simulation, fault simulation, test generation are being  explored. These procedures encapsulate information about  each core, and provide only certain types of information  that do not contain IP in response to a Q/R from the system  level module. A system level module to develop tests for the  entire SOC is also being developed. Tools being developed  under the Q/R paradigm research include fault simulators,  test generators, procedures for design-for-testability  (DFT), and built-in self-test (BIST) circuitry.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Sandeep",
   "pi_last_name": "Gupta",
   "pi_mid_init": "K",
   "pi_sufx_name": "",
   "pi_full_name": "Sandeep K Gupta",
   "pi_email_addr": "sandeep@usc.edu",
   "nsf_id": "000097683",
   "pi_start_date": "1998-08-25",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of Southern California",
  "inst_street_address": "3720 S FLOWER ST FL 3",
  "inst_street_address_2": "",
  "inst_city_name": "LOS ANGELES",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "2137407762",
  "inst_zip_code": "90033",
  "inst_country_name": "United States",
  "cong_dist_code": "34",
  "st_cong_dist_code": "CA34",
  "org_lgl_bus_name": "UNIVERSITY OF SOUTHERN CALIFORNIA",
  "org_prnt_uei_num": "",
  "org_uei_num": "G88KLJR3KYT5"
 },
 "perf_inst": {
  "perf_inst_name": "University of Southern California",
  "perf_str_addr": "3720 S FLOWER ST FL 3",
  "perf_city_name": "LOS ANGELES",
  "perf_st_code": "CA",
  "perf_st_name": "California",
  "perf_zip_code": "90033",
  "perf_ctry_code": "US",
  "perf_cong_dist": "34",
  "perf_st_cong_dist": "CA34",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471000",
   "pgm_ele_name": "DES AUTO FOR MICRO & NANO SYS"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9148",
   "pgm_ref_txt": "TOOLS & TECHNOL FOR MANUFACTURING DESIGN"
  },
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  },
  {
   "pgm_ref_code": "HPCC",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING & COMM"
  }
 ],
 "app_fund": [
  {
   "app_code": "0100",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0100",
   "fund_name": "",
   "fund_symb_id": ""
  },
  {
   "app_code": "0198",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0198",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1998,
   "fund_oblg_amt": 167024.0
  },
  {
   "fund_oblg_fiscal_yr": 2000,
   "fund_oblg_amt": 81288.0
  }
 ],
 "por": null
}