Loading plugins phase: Elapsed time ==> 0s.203ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Roadrunner Control System.cyprj -d CY8C5888LTI-LP097 -s C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.547ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Roadrunner Control System.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Roadrunner Control System.cyprj -dcpsoc3 Roadrunner Control System.v -verilog
======================================================================

======================================================================
Compiling:  Roadrunner Control System.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Roadrunner Control System.cyprj -dcpsoc3 Roadrunner Control System.v -verilog
======================================================================

======================================================================
Compiling:  Roadrunner Control System.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Roadrunner Control System.cyprj -dcpsoc3 -verilog Roadrunner Control System.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 14 16:16:22 2016


======================================================================
Compiling:  Roadrunner Control System.v
Program  :   vpp
Options  :    -yv2 -q10 Roadrunner Control System.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 14 16:16:22 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Roadrunner Control System.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Roadrunner Control System.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Roadrunner Control System.cyprj -dcpsoc3 -verilog Roadrunner Control System.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 14 16:16:23 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\codegentemp\Roadrunner Control System.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\codegentemp\Roadrunner Control System.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Roadrunner Control System.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Roadrunner Control System.cyprj -dcpsoc3 -verilog Roadrunner Control System.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 14 16:16:23 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\codegentemp\Roadrunner Control System.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\codegentemp\Roadrunner Control System.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QuadDecSteer:Net_1129\
	\QuadDecSteer:Cnt16:Net_82\
	\QuadDecSteer:Cnt16:Net_95\
	\QuadDecSteer:Cnt16:Net_91\
	\QuadDecSteer:Cnt16:Net_102\
	\QuadDecSteer:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDecSteer:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDecSteer:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDecDrive:Net_1129\
	\QuadDecDrive:Cnt16:Net_82\
	\QuadDecDrive:Cnt16:Net_95\
	\QuadDecDrive:Cnt16:Net_91\
	\QuadDecDrive:Cnt16:Net_102\
	\QuadDecDrive:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDecDrive:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDecDrive:Cnt16:CounterUDB:ctrl_cmod_0\
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	\DVDAC:Net_80\
	\DVDAC:Net_9\
	\UART:BUART:HalfDuplexSend\
	\UART:BUART:FinalAddrMode_2\
	\UART:BUART:FinalAddrMode_1\
	\UART:BUART:FinalAddrMode_0\
	\UART:BUART:reset_sr\
	Net_186
	Net_187


Deleted 41 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_0\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing zero to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecSteer:Cnt16:CounterUDB:capt_rising\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecSteer:Cnt16:CounterUDB:underflow\ to \QuadDecSteer:Cnt16:CounterUDB:status_1\
Aliasing \QuadDecSteer:Cnt16:CounterUDB:tc_i\ to \QuadDecSteer:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDecSteer:bQuadDec:status_4\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecSteer:bQuadDec:status_5\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecSteer:bQuadDec:status_6\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecSteer:Net_1229\ to one
Aliasing \QuadDecDrive:Cnt16:CounterUDB:ctrl_capmode_1\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecDrive:Cnt16:CounterUDB:ctrl_capmode_0\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecDrive:Cnt16:CounterUDB:capt_rising\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecDrive:Cnt16:CounterUDB:underflow\ to \QuadDecDrive:Cnt16:CounterUDB:status_1\
Aliasing \QuadDecDrive:Cnt16:CounterUDB:tc_i\ to \QuadDecDrive:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDecDrive:bQuadDec:status_4\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecDrive:bQuadDec:status_5\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecDrive:bQuadDec:status_6\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecDrive:Net_1229\ to one
Aliasing tmpOE__SENCA_net_0 to one
Aliasing tmpOE__SENCB_net_0 to one
Aliasing tmpOE__DENCA_net_0 to one
Aliasing tmpOE__DENCB_net_0 to one
Aliasing \USBFS:tmpOE__Dm_net_0\ to one
Aliasing \USBFS:tmpOE__Dp_net_0\ to one
Aliasing \DVDAC:VDAC8:Net_83\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \DVDAC:VDAC8:Net_81\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \DVDAC:VDAC8:Net_82\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__DVDACOUT_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_1\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_0\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_ctrl_mark\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_6\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_5\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_4\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__Rx_net_0 to one
Aliasing tmpOE__Tx_net_0 to one
Aliasing tmpOE__STEERPOT_net_0 to one
Aliasing tmpOE__BRAKEPOT_net_0 to one
Aliasing tmpOE__RLY_REVERSE_net_0 to one
Aliasing tmpOE__RLY_COAST_net_0 to one
Aliasing tmpOE__ESTOP_net_0 to one
Aliasing \STEERADC:vp_ctl_0\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:vp_ctl_2\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:vn_ctl_1\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:vn_ctl_3\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:vp_ctl_1\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:vp_ctl_3\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:vn_ctl_0\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:vn_ctl_2\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:soc\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \STEERADC:Net_381\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:vp_ctl_0\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:vp_ctl_2\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:vn_ctl_1\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:vn_ctl_3\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:vp_ctl_1\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:vp_ctl_3\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:vn_ctl_0\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:vn_ctl_2\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:soc\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \BRAKEADC:Net_381\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__PWR_net_0 to one
Aliasing \QuadDecSteer:Cnt16:CounterUDB:prevCapture\\D\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecSteer:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDecSteer:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDecDrive:Cnt16:CounterUDB:prevCapture\\D\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDecDrive:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDecDrive:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \UART:BUART:reset_reg\\D\ to \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\
Removing Rhs of wire \QuadDecSteer:Net_1275\[2] = \QuadDecSteer:Cnt16:Net_49\[3]
Removing Rhs of wire \QuadDecSteer:Net_1275\[2] = \QuadDecSteer:Cnt16:CounterUDB:tc_reg_i\[62]
Removing Lhs of wire \QuadDecSteer:Cnt16:Net_89\[5] = \QuadDecSteer:Net_1251\[6]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_0\[18] = \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Rhs of wire zero[22] = \QuadDecSteer:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:ctrl_enable\[31] = \QuadDecSteer:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:capt_rising\[33] = zero[22]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:capt_falling\[34] = \QuadDecSteer:Cnt16:CounterUDB:prevCapture\[32]
Removing Rhs of wire \QuadDecSteer:Net_1260\[38] = \QuadDecSteer:bQuadDec:state_2\[176]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:final_enable\[40] = \QuadDecSteer:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:counter_enable\[41] = \QuadDecSteer:Cnt16:CounterUDB:control_7\[23]
Removing Rhs of wire \QuadDecSteer:Cnt16:CounterUDB:status_0\[42] = \QuadDecSteer:Cnt16:CounterUDB:cmp_out_status\[43]
Removing Rhs of wire \QuadDecSteer:Cnt16:CounterUDB:status_1\[44] = \QuadDecSteer:Cnt16:CounterUDB:per_zero\[45]
Removing Rhs of wire \QuadDecSteer:Cnt16:CounterUDB:status_2\[46] = \QuadDecSteer:Cnt16:CounterUDB:overflow_status\[47]
Removing Rhs of wire \QuadDecSteer:Cnt16:CounterUDB:status_3\[48] = \QuadDecSteer:Cnt16:CounterUDB:underflow_status\[49]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:status_4\[50] = \QuadDecSteer:Cnt16:CounterUDB:hwCapture\[36]
Removing Rhs of wire \QuadDecSteer:Cnt16:CounterUDB:status_5\[51] = \QuadDecSteer:Cnt16:CounterUDB:fifo_full\[52]
Removing Rhs of wire \QuadDecSteer:Cnt16:CounterUDB:status_6\[53] = \QuadDecSteer:Cnt16:CounterUDB:fifo_nempty\[54]
Removing Rhs of wire \QuadDecSteer:Cnt16:CounterUDB:overflow\[56] = \QuadDecSteer:Cnt16:CounterUDB:per_FF\[57]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:underflow\[58] = \QuadDecSteer:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:tc_i\[61] = \QuadDecSteer:Cnt16:CounterUDB:reload_tc\[39]
Removing Rhs of wire \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\[63] = \QuadDecSteer:Cnt16:CounterUDB:cmp_equal\[64]
Removing Rhs of wire \QuadDecSteer:Net_1264\[67] = \QuadDecSteer:Cnt16:CounterUDB:cmp_out_reg_i\[66]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:dp_dir\[71] = \QuadDecSteer:Net_1251\[6]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:cs_addr_2\[72] = \QuadDecSteer:Net_1251\[6]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:cs_addr_1\[73] = \QuadDecSteer:Cnt16:CounterUDB:count_enable\[70]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:cs_addr_0\[74] = \QuadDecSteer:Cnt16:CounterUDB:reload\[37]
Removing Lhs of wire \QuadDecSteer:Net_1290\[151] = \QuadDecSteer:Net_1275\[2]
Removing Lhs of wire \QuadDecSteer:bQuadDec:index_filt\[174] = \QuadDecSteer:Net_1232\[175]
Removing Lhs of wire \QuadDecSteer:Net_1232\[175] = one[12]
Removing Rhs of wire \QuadDecSteer:bQuadDec:error\[177] = \QuadDecSteer:bQuadDec:state_3\[178]
Removing Lhs of wire \QuadDecSteer:bQuadDec:status_0\[181] = \QuadDecSteer:Net_530\[182]
Removing Lhs of wire \QuadDecSteer:bQuadDec:status_1\[183] = \QuadDecSteer:Net_611\[184]
Removing Lhs of wire \QuadDecSteer:bQuadDec:status_2\[185] = \QuadDecSteer:Net_1260\[38]
Removing Lhs of wire \QuadDecSteer:bQuadDec:status_3\[186] = \QuadDecSteer:bQuadDec:error\[177]
Removing Lhs of wire \QuadDecSteer:bQuadDec:status_4\[187] = zero[22]
Removing Lhs of wire \QuadDecSteer:bQuadDec:status_5\[188] = zero[22]
Removing Lhs of wire \QuadDecSteer:bQuadDec:status_6\[189] = zero[22]
Removing Lhs of wire \QuadDecSteer:Net_1229\[194] = one[12]
Removing Lhs of wire \QuadDecSteer:Net_1272\[195] = \QuadDecSteer:Net_1264\[67]
Removing Rhs of wire \QuadDecDrive:Net_1275\[199] = \QuadDecDrive:Cnt16:Net_49\[200]
Removing Rhs of wire \QuadDecDrive:Net_1275\[199] = \QuadDecDrive:Cnt16:CounterUDB:tc_reg_i\[256]
Removing Lhs of wire \QuadDecDrive:Cnt16:Net_89\[202] = \QuadDecDrive:Net_1251\[203]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:ctrl_capmode_1\[212] = zero[22]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:ctrl_capmode_0\[213] = zero[22]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:ctrl_enable\[225] = \QuadDecDrive:Cnt16:CounterUDB:control_7\[217]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:capt_rising\[227] = zero[22]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:capt_falling\[228] = \QuadDecDrive:Cnt16:CounterUDB:prevCapture\[226]
Removing Rhs of wire \QuadDecDrive:Net_1260\[232] = \QuadDecDrive:bQuadDec:state_2\[370]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:final_enable\[234] = \QuadDecDrive:Cnt16:CounterUDB:control_7\[217]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:counter_enable\[235] = \QuadDecDrive:Cnt16:CounterUDB:control_7\[217]
Removing Rhs of wire \QuadDecDrive:Cnt16:CounterUDB:status_0\[236] = \QuadDecDrive:Cnt16:CounterUDB:cmp_out_status\[237]
Removing Rhs of wire \QuadDecDrive:Cnt16:CounterUDB:status_1\[238] = \QuadDecDrive:Cnt16:CounterUDB:per_zero\[239]
Removing Rhs of wire \QuadDecDrive:Cnt16:CounterUDB:status_2\[240] = \QuadDecDrive:Cnt16:CounterUDB:overflow_status\[241]
Removing Rhs of wire \QuadDecDrive:Cnt16:CounterUDB:status_3\[242] = \QuadDecDrive:Cnt16:CounterUDB:underflow_status\[243]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:status_4\[244] = \QuadDecDrive:Cnt16:CounterUDB:hwCapture\[230]
Removing Rhs of wire \QuadDecDrive:Cnt16:CounterUDB:status_5\[245] = \QuadDecDrive:Cnt16:CounterUDB:fifo_full\[246]
Removing Rhs of wire \QuadDecDrive:Cnt16:CounterUDB:status_6\[247] = \QuadDecDrive:Cnt16:CounterUDB:fifo_nempty\[248]
Removing Rhs of wire \QuadDecDrive:Cnt16:CounterUDB:overflow\[250] = \QuadDecDrive:Cnt16:CounterUDB:per_FF\[251]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:underflow\[252] = \QuadDecDrive:Cnt16:CounterUDB:status_1\[238]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:tc_i\[255] = \QuadDecDrive:Cnt16:CounterUDB:reload_tc\[233]
Removing Rhs of wire \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\[257] = \QuadDecDrive:Cnt16:CounterUDB:cmp_equal\[258]
Removing Rhs of wire \QuadDecDrive:Net_1264\[261] = \QuadDecDrive:Cnt16:CounterUDB:cmp_out_reg_i\[260]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:dp_dir\[265] = \QuadDecDrive:Net_1251\[203]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:cs_addr_2\[266] = \QuadDecDrive:Net_1251\[203]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:cs_addr_1\[267] = \QuadDecDrive:Cnt16:CounterUDB:count_enable\[264]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:cs_addr_0\[268] = \QuadDecDrive:Cnt16:CounterUDB:reload\[231]
Removing Lhs of wire \QuadDecDrive:Net_1290\[345] = \QuadDecDrive:Net_1275\[199]
Removing Lhs of wire \QuadDecDrive:bQuadDec:index_filt\[368] = \QuadDecDrive:Net_1232\[369]
Removing Lhs of wire \QuadDecDrive:Net_1232\[369] = one[12]
Removing Rhs of wire \QuadDecDrive:bQuadDec:error\[371] = \QuadDecDrive:bQuadDec:state_3\[372]
Removing Lhs of wire \QuadDecDrive:bQuadDec:status_0\[375] = \QuadDecDrive:Net_530\[376]
Removing Lhs of wire \QuadDecDrive:bQuadDec:status_1\[377] = \QuadDecDrive:Net_611\[378]
Removing Lhs of wire \QuadDecDrive:bQuadDec:status_2\[379] = \QuadDecDrive:Net_1260\[232]
Removing Lhs of wire \QuadDecDrive:bQuadDec:status_3\[380] = \QuadDecDrive:bQuadDec:error\[371]
Removing Lhs of wire \QuadDecDrive:bQuadDec:status_4\[381] = zero[22]
Removing Lhs of wire \QuadDecDrive:bQuadDec:status_5\[382] = zero[22]
Removing Lhs of wire \QuadDecDrive:bQuadDec:status_6\[383] = zero[22]
Removing Lhs of wire \QuadDecDrive:Net_1229\[388] = one[12]
Removing Lhs of wire \QuadDecDrive:Net_1272\[389] = \QuadDecDrive:Net_1264\[261]
Removing Lhs of wire tmpOE__SENCA_net_0[393] = one[12]
Removing Lhs of wire tmpOE__SENCB_net_0[398] = one[12]
Removing Lhs of wire tmpOE__DENCA_net_0[403] = one[12]
Removing Lhs of wire tmpOE__DENCB_net_0[408] = one[12]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[422] = one[12]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[429] = one[12]
Removing Rhs of wire \DVDAC:Net_12\[479] = \DVDAC:Net_21\[489]
Removing Lhs of wire \DVDAC:VDAC8:Net_83\[482] = zero[22]
Removing Lhs of wire \DVDAC:VDAC8:Net_81\[483] = zero[22]
Removing Lhs of wire \DVDAC:VDAC8:Net_82\[484] = zero[22]
Removing Lhs of wire tmpOE__DVDACOUT_net_0[493] = one[12]
Removing Lhs of wire \UART:Net_61\[500] = \UART:Net_9\[499]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[504] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[506] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[507] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[511] = zero[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[522] = \UART:BUART:tx_bitclk_dp\[558]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[568] = \UART:BUART:tx_counter_dp\[559]
Removing Lhs of wire \UART:BUART:tx_status_6\[569] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_5\[570] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_4\[571] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_1\[573] = \UART:BUART:tx_fifo_empty\[536]
Removing Lhs of wire \UART:BUART:tx_status_3\[575] = \UART:BUART:tx_fifo_notfull\[535]
Removing Lhs of wire tmpOE__Rx_net_0[583] = one[12]
Removing Lhs of wire tmpOE__Tx_net_0[589] = one[12]
Removing Lhs of wire tmpOE__STEERPOT_net_0[599] = one[12]
Removing Lhs of wire tmpOE__BRAKEPOT_net_0[606] = one[12]
Removing Lhs of wire tmpOE__RLY_REVERSE_net_0[613] = one[12]
Removing Lhs of wire tmpOE__RLY_COAST_net_0[620] = one[12]
Removing Lhs of wire tmpOE__ESTOP_net_0[627] = one[12]
Removing Lhs of wire \STEERADC:vp_ctl_0\[667] = zero[22]
Removing Lhs of wire \STEERADC:vp_ctl_2\[668] = zero[22]
Removing Lhs of wire \STEERADC:vn_ctl_1\[669] = zero[22]
Removing Lhs of wire \STEERADC:vn_ctl_3\[670] = zero[22]
Removing Lhs of wire \STEERADC:vp_ctl_1\[671] = zero[22]
Removing Lhs of wire \STEERADC:vp_ctl_3\[672] = zero[22]
Removing Lhs of wire \STEERADC:vn_ctl_0\[673] = zero[22]
Removing Lhs of wire \STEERADC:vn_ctl_2\[674] = zero[22]
Removing Rhs of wire \STEERADC:Net_188\[677] = \STEERADC:Net_221\[678]
Removing Lhs of wire \STEERADC:soc\[683] = zero[22]
Removing Lhs of wire \STEERADC:Net_381\[708] = zero[22]
Removing Lhs of wire \BRAKEADC:vp_ctl_0\[717] = zero[22]
Removing Lhs of wire \BRAKEADC:vp_ctl_2\[718] = zero[22]
Removing Lhs of wire \BRAKEADC:vn_ctl_1\[719] = zero[22]
Removing Lhs of wire \BRAKEADC:vn_ctl_3\[720] = zero[22]
Removing Lhs of wire \BRAKEADC:vp_ctl_1\[721] = zero[22]
Removing Lhs of wire \BRAKEADC:vp_ctl_3\[722] = zero[22]
Removing Lhs of wire \BRAKEADC:vn_ctl_0\[723] = zero[22]
Removing Lhs of wire \BRAKEADC:vn_ctl_2\[724] = zero[22]
Removing Rhs of wire \BRAKEADC:Net_188\[727] = \BRAKEADC:Net_221\[728]
Removing Lhs of wire \BRAKEADC:soc\[733] = zero[22]
Removing Lhs of wire \BRAKEADC:Net_381\[758] = zero[22]
Removing Lhs of wire tmpOE__PWR_net_0[763] = one[12]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:prevCapture\\D\[773] = zero[22]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\\D\[774] = \QuadDecSteer:Cnt16:CounterUDB:overflow\[56]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\\D\[775] = \QuadDecSteer:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:tc_reg_i\\D\[776] = \QuadDecSteer:Cnt16:CounterUDB:reload_tc\[39]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:prevCompare\\D\[777] = \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:cmp_out_reg_i\\D\[778] = \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\\D\[779] = \QuadDecSteer:Net_1203\[69]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:prevCapture\\D\[788] = zero[22]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\\D\[789] = \QuadDecDrive:Cnt16:CounterUDB:overflow\[250]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\\D\[790] = \QuadDecDrive:Cnt16:CounterUDB:status_1\[238]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:tc_reg_i\\D\[791] = \QuadDecDrive:Cnt16:CounterUDB:reload_tc\[233]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:prevCompare\\D\[792] = \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\[257]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:cmp_out_reg_i\\D\[793] = \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\[257]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\\D\[794] = \QuadDecDrive:Net_1203\[263]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[802] = zero[22]

------------------------------------------------------
Aliased 0 equations, 148 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDecSteer:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDecSteer:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDecSteer:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDecSteer:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDecSteer:Cnt16:CounterUDB:reload_tc\ <= (\QuadDecSteer:Cnt16:CounterUDB:status_1\
	OR \QuadDecSteer:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDecSteer:bQuadDec:A_j\' (cost = 1):
\QuadDecSteer:bQuadDec:A_j\ <= ((\QuadDecSteer:bQuadDec:quad_A_delayed_0\ and \QuadDecSteer:bQuadDec:quad_A_delayed_1\ and \QuadDecSteer:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecSteer:bQuadDec:A_k\' (cost = 3):
\QuadDecSteer:bQuadDec:A_k\ <= ((not \QuadDecSteer:bQuadDec:quad_A_delayed_0\ and not \QuadDecSteer:bQuadDec:quad_A_delayed_1\ and not \QuadDecSteer:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecSteer:bQuadDec:B_j\' (cost = 1):
\QuadDecSteer:bQuadDec:B_j\ <= ((\QuadDecSteer:bQuadDec:quad_B_delayed_0\ and \QuadDecSteer:bQuadDec:quad_B_delayed_1\ and \QuadDecSteer:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecSteer:bQuadDec:B_k\' (cost = 3):
\QuadDecSteer:bQuadDec:B_k\ <= ((not \QuadDecSteer:bQuadDec:quad_B_delayed_0\ and not \QuadDecSteer:bQuadDec:quad_B_delayed_1\ and not \QuadDecSteer:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecSteer:Net_1151\' (cost = 0):
\QuadDecSteer:Net_1151\ <= (not \QuadDecSteer:Net_1251\);

Note:  Expanding virtual equation for '\QuadDecSteer:Net_1287\' (cost = 0):
\QuadDecSteer:Net_1287\ <= (not \QuadDecSteer:Net_1264\);

Note:  Expanding virtual equation for '\QuadDecDrive:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDecDrive:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDecDrive:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDecDrive:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDecDrive:Cnt16:CounterUDB:reload_tc\ <= (\QuadDecDrive:Cnt16:CounterUDB:status_1\
	OR \QuadDecDrive:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDecDrive:bQuadDec:A_j\' (cost = 1):
\QuadDecDrive:bQuadDec:A_j\ <= ((\QuadDecDrive:bQuadDec:quad_A_delayed_0\ and \QuadDecDrive:bQuadDec:quad_A_delayed_1\ and \QuadDecDrive:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecDrive:bQuadDec:A_k\' (cost = 3):
\QuadDecDrive:bQuadDec:A_k\ <= ((not \QuadDecDrive:bQuadDec:quad_A_delayed_0\ and not \QuadDecDrive:bQuadDec:quad_A_delayed_1\ and not \QuadDecDrive:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecDrive:bQuadDec:B_j\' (cost = 1):
\QuadDecDrive:bQuadDec:B_j\ <= ((\QuadDecDrive:bQuadDec:quad_B_delayed_0\ and \QuadDecDrive:bQuadDec:quad_B_delayed_1\ and \QuadDecDrive:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecDrive:bQuadDec:B_k\' (cost = 3):
\QuadDecDrive:bQuadDec:B_k\ <= ((not \QuadDecDrive:bQuadDec:quad_B_delayed_0\ and not \QuadDecDrive:bQuadDec:quad_B_delayed_1\ and not \QuadDecDrive:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecDrive:Net_1151\' (cost = 0):
\QuadDecDrive:Net_1151\ <= (not \QuadDecDrive:Net_1251\);

Note:  Expanding virtual equation for '\QuadDecDrive:Net_1287\' (cost = 0):
\QuadDecDrive:Net_1287\ <= (not \QuadDecDrive:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDecSteer:Net_1248\' (cost = 2):
\QuadDecSteer:Net_1248\ <= ((not \QuadDecSteer:Net_1264\ and \QuadDecSteer:Net_1275\));

Note:  Expanding virtual equation for '\QuadDecDrive:Net_1248\' (cost = 2):
\QuadDecDrive:Net_1248\ <= ((not \QuadDecDrive:Net_1264\ and \QuadDecDrive:Net_1275\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 20 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDecSteer:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDecDrive:Cnt16:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \QuadDecSteer:Cnt16:CounterUDB:hwCapture\[36] = zero[22]
Removing Lhs of wire \QuadDecDrive:Cnt16:CounterUDB:hwCapture\[230] = zero[22]
Removing Lhs of wire \STEERADC:Net_188\[677] = \STEERADC:Net_376\[676]
Removing Lhs of wire \BRAKEADC:Net_188\[727] = \BRAKEADC:Net_376\[726]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[809] = \UART:BUART:tx_ctrl_mark_last\[579]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Roadrunner Control System.cyprj" -dcpsoc3 "Roadrunner Control System.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.296ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 14 October 2016 16:16:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LAIR\Documents\GitHub\Golfcart\PSOC_PROGRAMS\PSoC5\Roadrunner Control System.cydsn\Roadrunner Control System.cyprj -d CY8C5888LTI-LP097 Roadrunner Control System.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDecSteer:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDecDrive:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock DVDAC_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'STEERADC_theACLK'. Fanout=1, Signal=\STEERADC:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'BRAKEADC_theACLK'. Fanout=1, Signal=\BRAKEADC:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'DVDAC_IntClock'. Fanout=2, Signal=\DVDAC:Net_12\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDecSteer:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDecSteer:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDecSteer:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDecDrive:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDecDrive:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDecDrive:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 12 pin(s) will be assigned a location by the fitter: BRAKEPOT(0), DENCA(0), DENCB(0), DVDACOUT(0), ESTOP(0), RLY_COAST(0), RLY_REVERSE(0), Rx(0), SENCA(0), SENCB(0), STEERPOT(0), Tx(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDecDrive:Net_1264\, Duplicate of \QuadDecDrive:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDecDrive:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDecDrive:Net_1264\ (fanout=2)

    Removing \QuadDecSteer:Net_1264\, Duplicate of \QuadDecSteer:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDecSteer:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDecSteer:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SENCA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SENCA(0)__PA ,
            fb => Net_21 ,
            pad => SENCA(0)_PAD );

    Pin : Name = SENCB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SENCB(0)__PA ,
            fb => Net_22 ,
            pad => SENCB(0)_PAD );

    Pin : Name = DENCA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DENCA(0)__PA ,
            fb => Net_26 ,
            pad => DENCA(0)_PAD );

    Pin : Name = DENCB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DENCB(0)__PA ,
            fb => Net_27 ,
            pad => DENCB(0)_PAD );

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = DVDACOUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DVDACOUT(0)__PA ,
            analog_term => Net_155 ,
            pad => DVDACOUT(0)_PAD );

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            pad => Rx(0)_PAD );

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            input => Net_157 ,
            pad => Tx(0)_PAD );

    Pin : Name = STEERPOT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STEERPOT(0)__PA ,
            analog_term => Net_2530 ,
            pad => STEERPOT(0)_PAD );

    Pin : Name = BRAKEPOT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BRAKEPOT(0)__PA ,
            analog_term => Net_2691 ,
            pad => BRAKEPOT(0)_PAD );

    Pin : Name = RLY_REVERSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RLY_REVERSE(0)__PA ,
            annotation => Net_752 ,
            pad => RLY_REVERSE(0)_PAD );

    Pin : Name = RLY_COAST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RLY_COAST(0)__PA ,
            annotation => Net_656 ,
            pad => RLY_COAST(0)_PAD );

    Pin : Name = ESTOP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ESTOP(0)__PA ,
            annotation => Net_585 ,
            pad => ESTOP(0)_PAD );

    Pin : Name = PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWR(0)__PA ,
            annotation => Net_2677 ,
            pad => PWR(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDecDrive:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\
            + \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              \QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1251\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1251\ * \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecSteer:Net_1260\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:overflow\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:control_7\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDecSteer:Net_1203\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDecSteer:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Net_1275\ * \QuadDecSteer:Net_1251\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecSteer:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Net_1275\ * !\QuadDecSteer:Net_1251\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecSteer:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecDrive:Net_1260\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:overflow\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:control_7\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDecDrive:Net_1203\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDecDrive:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Net_1275\ * \QuadDecDrive:Net_1251\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecDrive:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Net_1275\ * !\QuadDecDrive:Net_1251\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecDrive:Net_611\ (fanout=1)

    MacroCell: Name=Net_157, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_157 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21
        );
        Output = \QuadDecSteer:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDecSteer:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDecSteer:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDecSteer:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDecSteer:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_22
        );
        Output = \QuadDecSteer:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDecSteer:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDecSteer:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDecSteer:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDecSteer:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_26
        );
        Output = \QuadDecDrive:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDecDrive:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDecDrive:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDecDrive:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDecDrive:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_27
        );
        Output = \QuadDecDrive:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDecDrive:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDecDrive:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDecDrive:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDecDrive:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\
            + \QuadDecSteer:Net_1251_split\
        );
        Output = \QuadDecSteer:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecSteer:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecSteer:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDecSteer:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\
            + \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              \QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1251\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1251\ * \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Net_1203\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDecSteer:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1203_split\
        );
        Output = \QuadDecSteer:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDecSteer:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecSteer:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDecSteer:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDecSteer:bQuadDec:quad_A_delayed_2\ * 
              \QuadDecSteer:bQuadDec:quad_A_filt\
            + \QuadDecSteer:bQuadDec:quad_A_delayed_0\ * 
              \QuadDecSteer:bQuadDec:quad_A_delayed_1\ * 
              \QuadDecSteer:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDecSteer:bQuadDec:quad_A_filt\
        );
        Output = \QuadDecSteer:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDecSteer:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecSteer:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDecSteer:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDecSteer:bQuadDec:quad_B_delayed_2\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\
            + \QuadDecSteer:bQuadDec:quad_B_delayed_0\ * 
              \QuadDecSteer:bQuadDec:quad_B_delayed_1\ * 
              \QuadDecSteer:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\
        );
        Output = \QuadDecSteer:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDecSteer:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:error\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDecSteer:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDecSteer:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDecSteer:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              \QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDecDrive:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\
            + \QuadDecDrive:Net_1251_split\
        );
        Output = \QuadDecDrive:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecDrive:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecDrive:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDecSteer:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDecSteer:Net_1260\ * \QuadDecSteer:Net_1203\ * 
              \QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Net_1203\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDecDrive:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1203_split\
        );
        Output = \QuadDecDrive:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDecDrive:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecDrive:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDecDrive:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDecDrive:bQuadDec:quad_A_delayed_2\ * 
              \QuadDecDrive:bQuadDec:quad_A_filt\
            + \QuadDecDrive:bQuadDec:quad_A_delayed_0\ * 
              \QuadDecDrive:bQuadDec:quad_A_delayed_1\ * 
              \QuadDecDrive:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDecDrive:bQuadDec:quad_A_filt\
        );
        Output = \QuadDecDrive:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDecDrive:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecDrive:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDecDrive:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDecDrive:bQuadDec:quad_B_delayed_2\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\
            + \QuadDecDrive:bQuadDec:quad_B_delayed_0\ * 
              \QuadDecDrive:bQuadDec:quad_B_delayed_1\ * 
              \QuadDecDrive:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\
        );
        Output = \QuadDecDrive:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDecDrive:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:error\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDecDrive:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDecDrive:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDecDrive:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              \QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDecDrive:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDecDrive:Net_1260\ * \QuadDecDrive:Net_1203\ * 
              \QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDecSteer:Net_1251\ ,
            cs_addr_1 => \QuadDecSteer:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDecSteer:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDecSteer:Net_1251\ ,
            cs_addr_1 => \QuadDecSteer:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDecSteer:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDecSteer:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDecSteer:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDecSteer:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDecSteer:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDecDrive:Net_1251\ ,
            cs_addr_1 => \QuadDecDrive:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDecDrive:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDecDrive:Net_1251\ ,
            cs_addr_1 => \QuadDecDrive:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDecDrive:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDecDrive:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDecDrive:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDecDrive:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDecDrive:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDecSteer:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDecSteer:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDecSteer:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDecSteer:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDecSteer:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDecSteer:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDecSteer:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDecSteer:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDecSteer:bQuadDec:error\ ,
            status_2 => \QuadDecSteer:Net_1260\ ,
            status_1 => \QuadDecSteer:Net_611\ ,
            status_0 => \QuadDecSteer:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDecDrive:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDecDrive:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDecDrive:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDecDrive:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDecDrive:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDecDrive:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDecDrive:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDecDrive:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDecDrive:bQuadDec:error\ ,
            status_2 => \QuadDecDrive:Net_1260\ ,
            status_1 => \QuadDecDrive:Net_611\ ,
            status_0 => \QuadDecDrive:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDecSteer:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDecSteer:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDecSteer:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDecSteer:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDecSteer:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDecSteer:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDecSteer:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDecSteer:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDecSteer:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDecDrive:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDecDrive:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDecDrive:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDecDrive:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDecDrive:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDecDrive:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDecDrive:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDecDrive:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDecDrive:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_request_0\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\DVDAC:DMA\
        PORT MAP (
            dmareq => \DVDAC:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =RAMBUF1
        PORT MAP (
            dmareq => Net_2585 ,
            termin => zero ,
            termout => Net_2629 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =RAMBUF2
        PORT MAP (
            dmareq => Net_2694 ,
            termin => zero ,
            termout => Net_2701 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\STEERADC:IRQ\
        PORT MAP (
            interrupt => Net_2585 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BRAKEADC:IRQ\
        PORT MAP (
            interrupt => Net_2694 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    5 :   19 :   24 : 20.83 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   65 :  127 :  192 : 33.85 %
  Unique P-terms              :  126 :  258 :  384 : 32.81 %
  Total P-terms               :  141 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    5 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.078ms
Tech mapping phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : PWR(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
IO_4@[IOP=(15)][IoId=(4)] : BRAKEPOT(0)
IO_4@[IOP=(3)][IoId=(4)] : DVDACOUT(0)
IO_4@[IOP=(1)][IoId=(4)] : STEERPOT(0)
SAR[1]@[FFB(SAR,1)] : \BRAKEADC:ADC_SAR\
VIDAC[0]@[FFB(VIDAC,0)] : \DVDAC:VDAC8:viDAC8\
SAR[0]@[FFB(SAR,0)] : \STEERADC:ADC_SAR\
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Vref[2]@[FFB(Vref,2)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : PWR(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BRAKEPOT(0)
IO_5@[IOP=(0)][IoId=(5)] : DVDACOUT(0)
IO_3@[IOP=(3)][IoId=(3)] : STEERPOT(0)
SAR[0]@[FFB(SAR,0)] : \BRAKEADC:ADC_SAR\
VIDAC[2]@[FFB(VIDAC,2)] : \DVDAC:VDAC8:viDAC8\
SAR[1]@[FFB(SAR,1)] : \STEERADC:ADC_SAR\
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Vref[2]@[FFB(Vref,2)] : vRef_1

Analog Placement phase: Elapsed time ==> 1s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2691 {
    sar_0_vplus
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: Net_155 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: Net_2530 {
    sar_1_vplus
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p3_5
    p3_5
  }
  Net: \BRAKEADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \BRAKEADC:Net_209\ {
  }
  Net: Net_2626 {
    pin_vdda
    agl3_x_pin_vdda
    agl3
    agl3_x_dsm_0_vminus
    dsm_0_vminus
    agl1_x_dsm_0_vminus
    agl1
    agl1_x_agr1
    agr1
    agr1_x_vidac_1_vout
    vidac_1_vout
    sar_1_vref_x_vidac_1_vout
    sar_1_vref
    agl1_x_vidac_0_vout
    vidac_0_vout
    sar_0_vref_x_vidac_0_vout
    sar_0_vref
  }
  Net: \DVDAC:VDAC8:Net_77\ {
  }
  Net: \STEERADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \STEERADC:Net_209\ {
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_2691
  agl4_x_sar_0_vplus                               -> Net_2691
  agl4                                             -> Net_2691
  agl4_x_p0_4                                      -> Net_2691
  p0_4                                             -> Net_2691
  vidac_2_vout                                     -> Net_155
  agl5_x_vidac_2_vout                              -> Net_155
  agl5                                             -> Net_155
  agl5_x_p0_1                                      -> Net_155
  p0_1                                             -> Net_155
  sar_1_vplus                                      -> Net_2530
  agr5_x_sar_1_vplus                               -> Net_2530
  agr5                                             -> Net_2530
  agr5_x_p3_5                                      -> Net_2530
  p3_5                                             -> Net_2530
  sar_0_vrefhi                                     -> \BRAKEADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \BRAKEADC:Net_126\
  sar_0_vminus                                     -> \BRAKEADC:Net_126\
  pin_vdda                                         -> Net_2626
  agl3_x_pin_vdda                                  -> Net_2626
  agl3                                             -> Net_2626
  agl3_x_dsm_0_vminus                              -> Net_2626
  dsm_0_vminus                                     -> Net_2626
  agl1_x_dsm_0_vminus                              -> Net_2626
  agl1                                             -> Net_2626
  agl1_x_agr1                                      -> Net_2626
  agr1                                             -> Net_2626
  agr1_x_vidac_1_vout                              -> Net_2626
  vidac_1_vout                                     -> Net_2626
  sar_1_vref_x_vidac_1_vout                        -> Net_2626
  sar_1_vref                                       -> Net_2626
  agl1_x_vidac_0_vout                              -> Net_2626
  vidac_0_vout                                     -> Net_2626
  sar_0_vref_x_vidac_0_vout                        -> Net_2626
  sar_0_vref                                       -> Net_2626
  sar_1_vrefhi                                     -> \STEERADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \STEERADC:Net_126\
  sar_1_vminus                                     -> \STEERADC:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.25
                   Pterms :            5.88
               Macrocells :            2.71
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 806, final cost is 806 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      12.92 :       5.42
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDecSteer:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDecSteer:bQuadDec:error\ ,
        status_2 => \QuadDecSteer:Net_1260\ ,
        status_1 => \QuadDecSteer:Net_611\ ,
        status_0 => \QuadDecSteer:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:Net_611\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Net_1275\ * !\QuadDecSteer:Net_1251\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecSteer:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecSteer:Net_1260\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:error\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecSteer:Net_1260\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecSteer:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecSteer:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecSteer:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:control_7\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDecSteer:Net_1203\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Net_1203\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecSteer:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Net_1275\ * \QuadDecSteer:Net_1251\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecSteer:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDecDrive:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Net_1275\ * \QuadDecDrive:Net_1251\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecDrive:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDecSteer:Net_1251\ ,
        cs_addr_1 => \QuadDecSteer:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDecSteer:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDecSteer:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDecSteer:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDecSteer:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDecSteer:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDecSteer:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\QuadDecSteer:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDecSteer:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDecSteer:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDecSteer:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDecSteer:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDecSteer:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDecSteer:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDecSteer:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDecSteer:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Net_1275\ * !\QuadDecDrive:Net_1251\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecDrive:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecSteer:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecSteer:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\
            + \QuadDecSteer:Net_1251_split\
        );
        Output = \QuadDecSteer:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDecSteer:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDecSteer:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDecSteer:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDecSteer:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDecSteer:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDecSteer:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDecSteer:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDecSteer:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:overflow\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecDrive:Net_1275\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecDrive:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecDrive:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\
            + \QuadDecSteer:Net_1251\ * !\QuadDecSteer:Net_1260\ * 
              \QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1251\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1251\ * \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDecDrive:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDecDrive:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDecDrive:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDecDrive:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDecDrive:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDecDrive:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDecDrive:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDecDrive:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_27
        );
        Output = \QuadDecDrive:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDecDrive:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecDrive:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDecDrive:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDecDrive:bQuadDec:quad_B_delayed_2\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\
            + \QuadDecDrive:bQuadDec:quad_B_delayed_0\ * 
              \QuadDecDrive:bQuadDec:quad_B_delayed_1\ * 
              \QuadDecDrive:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\
        );
        Output = \QuadDecDrive:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecDrive:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDecDrive:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecDrive:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDecDrive:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDecDrive:Net_1251\ ,
        cs_addr_1 => \QuadDecDrive:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDecDrive:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDecDrive:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDecDrive:bQuadDec:error\ ,
        status_2 => \QuadDecDrive:Net_1260\ ,
        status_1 => \QuadDecDrive:Net_611\ ,
        status_0 => \QuadDecDrive:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecDrive:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecDrive:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDecDrive:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDecDrive:bQuadDec:quad_A_delayed_2\ * 
              \QuadDecDrive:bQuadDec:quad_A_filt\
            + \QuadDecDrive:bQuadDec:quad_A_delayed_0\ * 
              \QuadDecDrive:bQuadDec:quad_A_delayed_1\ * 
              \QuadDecDrive:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDecDrive:bQuadDec:quad_A_filt\
        );
        Output = \QuadDecDrive:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecDrive:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDecDrive:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecDrive:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDecDrive:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              \QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecSteer:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              \QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_26
        );
        Output = \QuadDecDrive:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecDrive:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDecSteer:Net_1260\ * \QuadDecSteer:Net_1203\ * 
              \QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDecDrive:Net_1260\ * \QuadDecDrive:Net_1203\ * 
              \QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_157, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_157 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDecSteer:Net_1203\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:Net_1203_split\
        );
        Output = \QuadDecSteer:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDecSteer:Net_1251\ ,
        cs_addr_1 => \QuadDecSteer:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDecSteer:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDecSteer:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\
            + \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              \QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1251\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1251\ * \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:Net_1260\ * \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21
        );
        Output = \QuadDecSteer:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecSteer:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:Cnt16:CounterUDB:overflow\ * 
              !\QuadDecSteer:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDecSteer:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDecSteer:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecSteer:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecSteer:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDecSteer:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDecSteer:bQuadDec:quad_A_delayed_2\ * 
              \QuadDecSteer:bQuadDec:quad_A_filt\
            + \QuadDecSteer:bQuadDec:quad_A_delayed_0\ * 
              \QuadDecSteer:bQuadDec:quad_A_delayed_1\ * 
              \QuadDecSteer:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDecSteer:bQuadDec:quad_A_filt\
        );
        Output = \QuadDecSteer:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecSteer:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * !\QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              \QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
            + !\QuadDecSteer:Net_1260\ * \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              \QuadDecSteer:bQuadDec:state_0\
            + \QuadDecSteer:bQuadDec:quad_A_filt\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\ * 
              !\QuadDecSteer:bQuadDec:error\ * 
              !\QuadDecSteer:bQuadDec:state_1\ * 
              !\QuadDecSteer:bQuadDec:state_0\
        );
        Output = \QuadDecSteer:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:Net_1203\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              \QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1203_split\
        );
        Output = \QuadDecDrive:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecDrive:Net_1251\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              !\QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              \QuadDecDrive:bQuadDec:quad_A_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_0\
            + \QuadDecDrive:Net_1251\ * !\QuadDecDrive:Net_1260\ * 
              !\QuadDecDrive:bQuadDec:quad_B_filt\ * 
              !\QuadDecDrive:bQuadDec:error\ * 
              \QuadDecDrive:bQuadDec:state_1\
            + \QuadDecDrive:Net_1251_split\
        );
        Output = \QuadDecDrive:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecSteer:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDecSteer:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecSteer:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecSteer:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDecSteer:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDecSteer:bQuadDec:quad_B_delayed_2\ * 
              \QuadDecSteer:bQuadDec:quad_B_filt\
            + \QuadDecSteer:bQuadDec:quad_B_delayed_0\ * 
              \QuadDecSteer:bQuadDec:quad_B_delayed_1\ * 
              \QuadDecSteer:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDecSteer:bQuadDec:quad_B_filt\
        );
        Output = \QuadDecSteer:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecSteer:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDecSteer:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecSteer:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecSteer:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDecSteer:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecSteer:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_22
        );
        Output = \QuadDecSteer:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecDrive:Net_1260\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:status_1\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecDrive:Net_1260\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:error\
            + !\QuadDecDrive:Net_1260\ * !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
            + !\QuadDecDrive:bQuadDec:error\ * 
              !\QuadDecDrive:bQuadDec:state_1\ * 
              !\QuadDecDrive:bQuadDec:state_0\
        );
        Output = \QuadDecDrive:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Cnt16:CounterUDB:control_7\ * 
              !\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDecDrive:Net_1203\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecDrive:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecDrive:Net_1203\
        );
        Output = \QuadDecDrive:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDecDrive:Net_1251\ ,
        cs_addr_1 => \QuadDecDrive:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDecDrive:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDecDrive:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDecDrive:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDecDrive:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDecDrive:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDecDrive:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDecDrive:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\QuadDecDrive:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDecDrive:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDecDrive:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDecDrive:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDecDrive:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDecDrive:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDecDrive:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDecDrive:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDecDrive:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\BRAKEADC:IRQ\
        PORT MAP (
            interrupt => Net_2694 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\STEERADC:IRQ\
        PORT MAP (
            interrupt => Net_2585 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_request_0\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =RAMBUF1
        PORT MAP (
            dmareq => Net_2585 ,
            termin => zero ,
            termout => Net_2629 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =RAMBUF2
        PORT MAP (
            dmareq => Net_2694 ,
            termin => zero ,
            termout => Net_2701 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =\DVDAC:DMA\
        PORT MAP (
            dmareq => \DVDAC:Net_12_local\ ,
            termin => zero ,
            termout => \DVDAC:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = DVDACOUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DVDACOUT(0)__PA ,
        analog_term => Net_155 ,
        pad => DVDACOUT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DENCB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DENCB(0)__PA ,
        fb => Net_27 ,
        pad => DENCB(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BRAKEPOT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BRAKEPOT(0)__PA ,
        analog_term => Net_2691 ,
        pad => BRAKEPOT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SENCB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SENCB(0)__PA ,
        fb => Net_22 ,
        pad => SENCB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DENCA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DENCA(0)__PA ,
        fb => Net_26 ,
        pad => DENCA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SENCA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SENCA(0)__PA ,
        fb => Net_21 ,
        pad => SENCA(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWR(0)__PA ,
        annotation => Net_2677 ,
        pad => PWR(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = STEERPOT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STEERPOT(0)__PA ,
        analog_term => Net_2530 ,
        pad => STEERPOT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        input => Net_157 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ESTOP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ESTOP(0)__PA ,
        annotation => Net_585 ,
        pad => ESTOP(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RLY_REVERSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RLY_REVERSE(0)__PA ,
        annotation => Net_752 ,
        pad => RLY_REVERSE(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RLY_COAST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RLY_COAST(0)__PA ,
        annotation => Net_656 ,
        pad => RLY_COAST(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "641048dc-d4dc-4972-b7e8-aead58798ae0/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \STEERADC:Net_376\ ,
            dclk_0 => \STEERADC:Net_376_local\ ,
            dclk_glb_1 => \BRAKEADC:Net_376\ ,
            dclk_1 => \BRAKEADC:Net_376_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => \DVDAC:Net_12\ ,
            dclk_3 => \DVDAC:Net_12_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_2682 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\DVDAC:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \DVDAC:Net_12_local\ ,
            vout => Net_155 ,
            iout => \DVDAC:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,2): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_2626 );
        Properties:
        {
            autoenable = 1
            guid = "1285E699-D5F8-4949-8B44-A4CC98CBA2DD"
            ignoresleep = 0
            name = "Vdda"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\BRAKEADC:ADC_SAR\
        PORT MAP (
            vplus => Net_2691 ,
            vminus => \BRAKEADC:Net_126\ ,
            ext_pin => \BRAKEADC:Net_209\ ,
            vrefhi_out => \BRAKEADC:Net_126\ ,
            vref => Net_2626 ,
            clk_udb => \BRAKEADC:Net_376_local\ ,
            irq => \BRAKEADC:Net_252\ ,
            next => Net_2697 ,
            data_out_udb_11 => \BRAKEADC:Net_207_11\ ,
            data_out_udb_10 => \BRAKEADC:Net_207_10\ ,
            data_out_udb_9 => \BRAKEADC:Net_207_9\ ,
            data_out_udb_8 => \BRAKEADC:Net_207_8\ ,
            data_out_udb_7 => \BRAKEADC:Net_207_7\ ,
            data_out_udb_6 => \BRAKEADC:Net_207_6\ ,
            data_out_udb_5 => \BRAKEADC:Net_207_5\ ,
            data_out_udb_4 => \BRAKEADC:Net_207_4\ ,
            data_out_udb_3 => \BRAKEADC:Net_207_3\ ,
            data_out_udb_2 => \BRAKEADC:Net_207_2\ ,
            data_out_udb_1 => \BRAKEADC:Net_207_1\ ,
            data_out_udb_0 => \BRAKEADC:Net_207_0\ ,
            eof_udb => Net_2694 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\STEERADC:ADC_SAR\
        PORT MAP (
            vplus => Net_2530 ,
            vminus => \STEERADC:Net_126\ ,
            ext_pin => \STEERADC:Net_209\ ,
            vrefhi_out => \STEERADC:Net_126\ ,
            vref => Net_2626 ,
            clk_udb => \STEERADC:Net_376_local\ ,
            irq => \STEERADC:Net_252\ ,
            next => Net_2706 ,
            data_out_udb_11 => \STEERADC:Net_207_11\ ,
            data_out_udb_10 => \STEERADC:Net_207_10\ ,
            data_out_udb_9 => \STEERADC:Net_207_9\ ,
            data_out_udb_8 => \STEERADC:Net_207_8\ ,
            data_out_udb_7 => \STEERADC:Net_207_7\ ,
            data_out_udb_6 => \STEERADC:Net_207_6\ ,
            data_out_udb_5 => \STEERADC:Net_207_5\ ,
            data_out_udb_4 => \STEERADC:Net_207_4\ ,
            data_out_udb_3 => \STEERADC:Net_207_3\ ,
            data_out_udb_2 => \STEERADC:Net_207_2\ ,
            data_out_udb_1 => \STEERADC:Net_207_1\ ,
            data_out_udb_0 => \STEERADC:Net_207_0\ ,
            eof_udb => Net_2585 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-------------------------
   0 |   1 |       |      NONE |      HI_Z_ANALOG |    DVDACOUT(0) | Analog(Net_155)
     |   2 |       |      NONE |     HI_Z_DIGITAL |       DENCB(0) | FB(Net_27)
     |   4 |       |      NONE |      HI_Z_ANALOG |    BRAKEPOT(0) | Analog(Net_2691)
     |   5 |       |      NONE |     HI_Z_DIGITAL |       SENCB(0) | FB(Net_22)
     |   6 |       |      NONE |     HI_Z_DIGITAL |       DENCA(0) | FB(Net_26)
     |   7 |       |      NONE |     HI_Z_DIGITAL |       SENCA(0) | FB(Net_21)
-----+-----+-------+-----------+------------------+----------------+-------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |         PWR(0) | 
-----+-----+-------+-----------+------------------+----------------+-------------------------
   3 |   5 |       |      NONE |      HI_Z_ANALOG |    STEERPOT(0) | Analog(Net_2530)
-----+-----+-------+-----------+------------------+----------------+-------------------------
  12 |   2 |       |      NONE |         CMOS_OUT |          Tx(0) | In(Net_157)
     |   3 |       |      NONE |     HI_Z_DIGITAL |       ESTOP(0) | 
     |   4 |       |      NONE |         CMOS_OUT | RLY_REVERSE(0) | 
     |   5 |       |      NONE |         CMOS_OUT |   RLY_COAST(0) | 
-----+-----+-------+-----------+------------------+----------------+-------------------------
  15 |   0 |       |      NONE |     HI_Z_DIGITAL |          Rx(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG |  \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 2s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.859ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Roadrunner Control System_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.500ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.797ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.828ms
API generation phase: Elapsed time ==> 2s.328ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
