#!/bin/bash
# Unpublished work. Copyright 2022 Siemens                         
# This material contains trade secrets or otherwise                
# confidential information owned by Siemens Industry Software Inc. 
# or its affiliates (collectively, "SISW"), or its licensors.      
# Access to and use of this information is strictly limited as     
# set forth in the Customer's applicable agreements with SISW.     
# This file was generated by profpga_brdgen version 14.0 
#   on Fri Dec 15 16:10:02 2023 

# runs synthesis, place and route for all FPGA sequential
set -e

(cd mb_1_FA1 && vivado -mode batch -log top_fpga.log -journal top_fpga.journal -source vivado.tcl)
[ $? -ne 0 ] && exit $?
(cd mb_1_FB1 && vivado -mode batch -log top_fpga.log -journal top_fpga.journal -source vivado.tcl)
[ $? -ne 0 ] && exit $?
(cd mb_1_FA2 && vivado -mode batch -log top_fpga.log -journal top_fpga.journal -source vivado.tcl)
[ $? -ne 0 ] && exit $?
(cd mb_1_FB2 && vivado -mode batch -log top_fpga.log -journal top_fpga.journal -source vivado.tcl)
[ $? -ne 0 ] && exit $?
