// Seed: 23556825
module module_0 (
    output logic id_0,
    output tri1  id_1,
    output tri0  id_2,
    output uwire id_3
);
  final $display;
  always id_0 <= id_5;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input supply0 id_2,
    input supply1 id_3
);
  tri1 id_5;
  supply1 id_6 = "" - "";
  wire id_7;
  always @(id_3 or posedge id_5) begin
    if (id_2) begin
      id_1 <= 1;
      id_1 <= 1'b0;
    end
  end
  module_0(
      id_1, id_5, id_5, id_5
  );
endmodule
