<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Feb  2 10:38:32 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:basys3:part0:1.1" DEVICE="7a35t" NAME="counter" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="External_Ports_clkin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_0" PORT="clkin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_26_clkout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_26" PORT="clkout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_0" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="External_Ports_clkin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_1" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_1" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_1_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_2" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_10" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_9_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_9" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_10_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_11" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_11" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_10_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_10" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_11_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_12" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_12" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_11_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_11" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_12_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_13" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_13" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_12_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_12" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_13_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_14" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_14" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_13_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_13" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_14_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_15" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_15" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_14_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_14" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_15_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_16" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_16" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_15_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_15" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_16_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_17" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_17" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_2_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_16_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_16" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_17_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_18" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_18" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_3_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_17_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_17" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_18_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_19" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_19" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_4_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_18_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_18" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_19_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_20" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_2" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_1_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_1" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_2_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_3" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_20" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_19_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_19" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_20_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_21" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_21" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_1_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_20_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_20" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_21_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_22" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_22" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_2_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_21_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_21" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_22_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_23" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_23" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_3_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_22_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_22" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_23_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_24" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_24" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_4_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_23_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_23" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_24_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_25" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_25" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_24_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_24" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_25_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_26" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_26" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_26" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_25_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_25" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_26_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_3" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_2_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_2" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_3_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_4" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_4" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_3_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_3" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_4_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_5" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_5" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_4_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_4" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_5_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_6" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_6" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_5_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_5" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_6_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_7" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_7" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_6_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_6" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_7_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_8" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_8" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_7_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_7" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_8_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_9" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divide_1Hz/xup_clk_divider_9" HWVERSION="1.0" INSTANCE="clk_divide_1Hz_xup_clk_divider_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:xup:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="counter_xup_clk_divider_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_8_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_8" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="clk_divide_1Hz_xup_clk_divider_9_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divide_1Hz_xup_clk_divider_10" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
