// Seed: 1754260049
module module_0;
  wire id_2;
  import id_3::*;
  assign id_3 = 1 - ~id_1 && 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    output wor id_3,
    output wire id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wand id_7
    , id_39, id_40,
    input tri1 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input wire id_14
    , id_41,
    output tri0 id_15,
    input tri id_16,
    output wand id_17,
    input supply1 id_18,
    input tri0 id_19,
    output uwire id_20,
    output wand id_21,
    input wand id_22,
    input tri id_23,
    input tri0 id_24,
    input wire id_25,
    input wor id_26,
    input wor id_27,
    output tri1 id_28,
    input tri0 id_29,
    output supply1 id_30,
    input wand id_31,
    output tri1 id_32,
    output tri id_33,
    output uwire id_34,
    output wand id_35,
    output uwire id_36,
    input wand id_37
);
  assign #id_42 id_5 = 1;
  module_0();
endmodule
