

================================================================
== Vitis HLS Report for 'mem_write_top_rfi_C'
================================================================
* Date:           Thu Jul  6 01:43:39 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mem_write_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        19|         12|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2878|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    -|    1449|   2344|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    447|    -|
|Register         |        -|    -|    2448|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|    3897|   5669|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------+---------------+---------+----+-----+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  883|  1578|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        8|   0|  566|   766|    0|
    +-----------------+---------------+---------+----+-----+------+-----+
    |Total            |               |        8|   0| 1449|  2344|    0|
    +-----------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln61_10_fu_1812_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln61_11_fu_1907_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln61_1_fu_867_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln61_2_fu_972_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln61_3_fu_1077_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln61_4_fu_1182_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln61_5_fu_1287_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln61_6_fu_1392_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln61_7_fu_1497_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln61_8_fu_1602_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln61_9_fu_1707_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln61_fu_762_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln62_10_fu_1827_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln62_11_fu_1922_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln62_1_fu_882_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln62_2_fu_987_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln62_3_fu_1092_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln62_4_fu_1197_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln62_5_fu_1302_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln62_6_fu_1407_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln62_7_fu_1512_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln62_8_fu_1617_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln62_9_fu_1722_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln62_fu_777_p2                   |         +|   0|  0|  39|          32|           1|
    |add_ln73_10_fu_1851_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln73_11_fu_1946_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln73_1_fu_906_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln73_2_fu_1011_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln73_3_fu_1116_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln73_4_fu_1221_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln73_5_fu_1326_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln73_6_fu_1431_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln73_7_fu_1536_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln73_8_fu_1641_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln73_9_fu_1746_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln73_fu_801_p2                   |         +|   0|  0|  39|          32|           1|
    |and_ln58_10_fu_1788_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln58_11_fu_1883_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln58_1_fu_843_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln58_2_fu_948_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln58_3_fu_1053_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln58_4_fu_1158_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln58_5_fu_1263_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln58_6_fu_1368_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln58_7_fu_1473_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln58_8_fu_1578_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln58_9_fu_1683_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln58_fu_738_p2                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage1_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage2_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage3_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage4_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage5_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage6_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1084                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1085                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1091                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1092                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1097                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1098                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1103                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1104                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1109                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1110                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1115                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1116                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1121                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1122                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1127                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1128                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1133                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1134                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1139                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1140                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1145                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1146                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1151                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op111_writereq_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op137_writereq_state4   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op164_writereq_state5   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op192_writereq_state6   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op221_writereq_state7   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op251_writereq_state8   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op283_writereq_state9   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op315_writereq_state10  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op347_writereq_state11  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op379_writereq_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op443_writereq_state13  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op468_writereq_state14  |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_10_fu_1247_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_11_fu_1257_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_12_fu_1352_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_13_fu_1362_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_14_fu_1457_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_15_fu_1467_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_16_fu_1562_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_17_fu_1572_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_18_fu_1667_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_19_fu_1677_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_1_fu_732_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_20_fu_1772_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_21_fu_1782_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_22_fu_1867_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_23_fu_1877_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_2_fu_827_p2                |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_3_fu_837_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_4_fu_932_p2                |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_5_fu_942_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_6_fu_1037_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_7_fu_1047_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_8_fu_1142_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln58_9_fu_1152_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln58_fu_722_p2                  |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln59_10_fu_1794_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_11_fu_1889_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_1_fu_849_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_2_fu_954_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_3_fu_1059_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_4_fu_1164_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_5_fu_1269_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_6_fu_1374_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_7_fu_1479_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_8_fu_1584_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_9_fu_1689_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln59_fu_744_p2                  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln71_10_fu_1839_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_11_fu_1934_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_1_fu_894_p2                |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_2_fu_999_p2                |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_3_fu_1104_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_4_fu_1209_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_5_fu_1314_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_6_fu_1419_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_7_fu_1524_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_8_fu_1629_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_9_fu_1734_p2               |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln71_fu_789_p2                  |      icmp|   0|  0|  18|          32|          19|
    |ap_block_pp0_stage1_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage10_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage11_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage7_iter0     |        or|   0|  0|   2|           1|           1|
    |or_ln152_1_fu_1974_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_2_fu_1980_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_3_fu_1986_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_4_fu_1992_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_5_fu_1998_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_6_fu_2004_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_7_fu_2010_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_8_fu_2016_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_9_fu_2022_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_fu_1968_p2                  |        or|   0|  0|   2|           1|           1|
    |shouldContinue_fu_2028_p2            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|2878|        3185|        1386|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  65|         15|    1|         15|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |current_rate                          |   9|          2|   32|         64|
    |current_rate_1                        |   9|          2|   32|         64|
    |current_rate_10                       |   9|          2|   32|         64|
    |current_rate_11                       |   9|          2|   32|         64|
    |current_rate_2                        |   9|          2|   32|         64|
    |current_rate_3                        |   9|          2|   32|         64|
    |current_rate_4                        |   9|          2|   32|         64|
    |current_rate_5                        |   9|          2|   32|         64|
    |current_rate_6                        |   9|          2|   32|         64|
    |current_rate_7                        |   9|          2|   32|         64|
    |current_rate_8                        |   9|          2|   32|         64|
    |current_rate_9                        |   9|          2|   32|         64|
    |filtered_im_0_o_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |filtered_im_1_o_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |filtered_real_0_o_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |filtered_real_1_o_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |gmem_AWADDR                           |  65|         13|   64|        832|
    |gmem_WDATA                            |  65|         13|   64|        832|
    |gmem_blk_n_AW                         |   9|          2|    1|          2|
    |gmem_blk_n_B                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |mad_I_o_stream_TDATA_blk_n            |   9|          2|    1|          2|
    |mad_R_o_stream_TDATA_blk_n            |   9|          2|    1|          2|
    |raw_data_im_1_o_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |raw_data_im_o_stream_TDATA_blk_n      |   9|          2|    1|          2|
    |raw_data_real_1_o_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |raw_data_real_o_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |std_I_o_stream_TDATA_blk_n            |   9|          2|    1|          2|
    |std_R_o_stream_TDATA_blk_n            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 447|         97|  529|       2479|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |and_ln58_10_reg_2324                           |   1|   0|    1|          0|
    |and_ln58_11_reg_2340                           |   1|   0|    1|          0|
    |and_ln58_1_reg_2126                            |   1|   0|    1|          0|
    |and_ln58_2_reg_2148                            |   1|   0|    1|          0|
    |and_ln58_3_reg_2170                            |   1|   0|    1|          0|
    |and_ln58_4_reg_2192                            |   1|   0|    1|          0|
    |and_ln58_5_reg_2214                            |   1|   0|    1|          0|
    |and_ln58_6_reg_2236                            |   1|   0|    1|          0|
    |and_ln58_7_reg_2258                            |   1|   0|    1|          0|
    |and_ln58_8_reg_2280                            |   1|   0|    1|          0|
    |and_ln58_9_reg_2302                            |   1|   0|    1|          0|
    |and_ln58_reg_2104                              |   1|   0|    1|          0|
    |ap_CS_fsm                                      |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i109_reg_653     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i123_reg_666     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i137_reg_679     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i151_reg_692     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i165_reg_705     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i25_reg_575      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i39_reg_588      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i53_reg_601      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i67_reg_614      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i81_reg_627      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i95_reg_640      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562  |   1|   0|    1|          0|
    |current_factor                                 |  32|   0|   32|          0|
    |current_factor_1                               |  32|   0|   32|          0|
    |current_factor_10                              |  32|   0|   32|          0|
    |current_factor_11                              |  32|   0|   32|          0|
    |current_factor_2                               |  32|   0|   32|          0|
    |current_factor_3                               |  32|   0|   32|          0|
    |current_factor_4                               |  32|   0|   32|          0|
    |current_factor_5                               |  32|   0|   32|          0|
    |current_factor_6                               |  32|   0|   32|          0|
    |current_factor_7                               |  32|   0|   32|          0|
    |current_factor_8                               |  32|   0|   32|          0|
    |current_factor_9                               |  32|   0|   32|          0|
    |current_rate                                   |  32|   0|   32|          0|
    |current_rate_1                                 |  32|   0|   32|          0|
    |current_rate_10                                |  32|   0|   32|          0|
    |current_rate_11                                |  32|   0|   32|          0|
    |current_rate_2                                 |  32|   0|   32|          0|
    |current_rate_3                                 |  32|   0|   32|          0|
    |current_rate_4                                 |  32|   0|   32|          0|
    |current_rate_5                                 |  32|   0|   32|          0|
    |current_rate_6                                 |  32|   0|   32|          0|
    |current_rate_7                                 |  32|   0|   32|          0|
    |current_rate_8                                 |  32|   0|   32|          0|
    |current_rate_9                                 |  32|   0|   32|          0|
    |filtered_im_0_o_mem_read_reg_2059              |  64|   0|   64|          0|
    |filtered_im_1_o_mem_read_reg_2049              |  64|   0|   64|          0|
    |filtered_real_0_o_mem_read_reg_2054            |  64|   0|   64|          0|
    |filtered_real_1_o_mem_read_reg_2044            |  64|   0|   64|          0|
    |icmp_ln59_10_reg_2328                          |   1|   0|    1|          0|
    |icmp_ln59_11_reg_2344                          |   1|   0|    1|          0|
    |icmp_ln59_1_reg_2130                           |   1|   0|    1|          0|
    |icmp_ln59_2_reg_2152                           |   1|   0|    1|          0|
    |icmp_ln59_3_reg_2174                           |   1|   0|    1|          0|
    |icmp_ln59_4_reg_2196                           |   1|   0|    1|          0|
    |icmp_ln59_5_reg_2218                           |   1|   0|    1|          0|
    |icmp_ln59_6_reg_2240                           |   1|   0|    1|          0|
    |icmp_ln59_7_reg_2262                           |   1|   0|    1|          0|
    |icmp_ln59_8_reg_2284                           |   1|   0|    1|          0|
    |icmp_ln59_9_reg_2306                           |   1|   0|    1|          0|
    |icmp_ln59_reg_2108                             |   1|   0|    1|          0|
    |mad_I_o_mem_read_reg_2069                      |  64|   0|   64|          0|
    |mad_R_o_mem_read_reg_2089                      |  64|   0|   64|          0|
    |raw_data_im_1_o_mem_read_reg_2074              |  64|   0|   64|          0|
    |raw_data_im_o_mem_read_reg_2099                |  64|   0|   64|          0|
    |raw_data_real_1_o_mem_read_reg_2084            |  64|   0|   64|          0|
    |raw_data_real_o_mem_read_reg_2094              |  64|   0|   64|          0|
    |std_I_o_mem_read_reg_2064                      |  64|   0|   64|          0|
    |std_R_o_mem_read_reg_2079                      |  64|   0|   64|          0|
    |tmp_10_reg_2356                                |  64|   0|   64|          0|
    |tmp_11_reg_2367                                |  64|   0|   64|          0|
    |trunc_ln61_10_reg_2348                         |  61|   0|   61|          0|
    |trunc_ln61_1_reg_2134                          |  61|   0|   61|          0|
    |trunc_ln61_2_reg_2156                          |  61|   0|   61|          0|
    |trunc_ln61_3_reg_2178                          |  61|   0|   61|          0|
    |trunc_ln61_4_reg_2200                          |  61|   0|   61|          0|
    |trunc_ln61_5_reg_2222                          |  61|   0|   61|          0|
    |trunc_ln61_6_reg_2244                          |  61|   0|   61|          0|
    |trunc_ln61_7_reg_2266                          |  61|   0|   61|          0|
    |trunc_ln61_8_reg_2288                          |  61|   0|   61|          0|
    |trunc_ln61_9_reg_2310                          |  61|   0|   61|          0|
    |trunc_ln61_s_reg_2332                          |  61|   0|   61|          0|
    |trunc_ln_reg_2112                              |  61|   0|   61|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |2448|   0| 2448|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|s_axi_control_AWVALID            |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_AWREADY            |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_AWADDR             |   in|    8|       s_axi|                   control|        scalar|
|s_axi_control_WVALID             |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_WREADY             |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_WDATA              |   in|   32|       s_axi|                   control|        scalar|
|s_axi_control_WSTRB              |   in|    4|       s_axi|                   control|        scalar|
|s_axi_control_ARVALID            |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_ARREADY            |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_ARADDR             |   in|    8|       s_axi|                   control|        scalar|
|s_axi_control_RVALID             |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_RREADY             |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_RDATA              |  out|   32|       s_axi|                   control|        scalar|
|s_axi_control_RRESP              |  out|    2|       s_axi|                   control|        scalar|
|s_axi_control_BVALID             |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_BREADY             |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_BRESP              |  out|    2|       s_axi|                   control|        scalar|
|ap_local_block                   |  out|    1|  ap_ctrl_hs|       mem_write_top_rfi_C|  return value|
|ap_clk                           |   in|    1|  ap_ctrl_hs|       mem_write_top_rfi_C|  return value|
|ap_rst_n                         |   in|    1|  ap_ctrl_hs|       mem_write_top_rfi_C|  return value|
|interrupt                        |  out|    1|  ap_ctrl_hs|       mem_write_top_rfi_C|  return value|
|m_axi_gmem_AWVALID               |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY               |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR                |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID                  |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN                 |  out|    8|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE                |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST               |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK                |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE               |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT                |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS                 |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION              |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER                |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID                |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY                |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA                 |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB                 |  out|    8|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST                 |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID                   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER                 |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID               |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY               |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR                |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID                  |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN                 |  out|    8|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE                |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST               |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK                |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE               |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT                |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS                 |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION              |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER                |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID                |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY                |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA                 |   in|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST                 |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID                   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER                 |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP                 |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID                |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY                |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP                 |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID                   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER                 |   in|    1|       m_axi|                      gmem|       pointer|
|raw_data_im_o_stream_TDATA       |   in|   64|        axis|      raw_data_im_o_stream|       pointer|
|raw_data_im_o_stream_TVALID      |   in|    1|        axis|      raw_data_im_o_stream|       pointer|
|raw_data_im_o_stream_TREADY      |  out|    1|        axis|      raw_data_im_o_stream|       pointer|
|raw_data_real_o_stream_TDATA     |   in|   64|        axis|    raw_data_real_o_stream|       pointer|
|raw_data_real_o_stream_TVALID    |   in|    1|        axis|    raw_data_real_o_stream|       pointer|
|raw_data_real_o_stream_TREADY    |  out|    1|        axis|    raw_data_real_o_stream|       pointer|
|mad_R_o_stream_TDATA             |   in|   64|        axis|            mad_R_o_stream|       pointer|
|mad_R_o_stream_TVALID            |   in|    1|        axis|            mad_R_o_stream|       pointer|
|mad_R_o_stream_TREADY            |  out|    1|        axis|            mad_R_o_stream|       pointer|
|raw_data_real_1_o_stream_TDATA   |   in|   64|        axis|  raw_data_real_1_o_stream|       pointer|
|raw_data_real_1_o_stream_TVALID  |   in|    1|        axis|  raw_data_real_1_o_stream|       pointer|
|raw_data_real_1_o_stream_TREADY  |  out|    1|        axis|  raw_data_real_1_o_stream|       pointer|
|std_R_o_stream_TDATA             |   in|   64|        axis|            std_R_o_stream|       pointer|
|std_R_o_stream_TVALID            |   in|    1|        axis|            std_R_o_stream|       pointer|
|std_R_o_stream_TREADY            |  out|    1|        axis|            std_R_o_stream|       pointer|
|raw_data_im_1_o_stream_TDATA     |   in|   64|        axis|    raw_data_im_1_o_stream|       pointer|
|raw_data_im_1_o_stream_TVALID    |   in|    1|        axis|    raw_data_im_1_o_stream|       pointer|
|raw_data_im_1_o_stream_TREADY    |  out|    1|        axis|    raw_data_im_1_o_stream|       pointer|
|mad_I_o_stream_TDATA             |   in|   64|        axis|            mad_I_o_stream|       pointer|
|mad_I_o_stream_TVALID            |   in|    1|        axis|            mad_I_o_stream|       pointer|
|mad_I_o_stream_TREADY            |  out|    1|        axis|            mad_I_o_stream|       pointer|
|std_I_o_stream_TDATA             |   in|   64|        axis|            std_I_o_stream|       pointer|
|std_I_o_stream_TVALID            |   in|    1|        axis|            std_I_o_stream|       pointer|
|std_I_o_stream_TREADY            |  out|    1|        axis|            std_I_o_stream|       pointer|
|filtered_im_0_o_stream_TDATA     |   in|   64|        axis|    filtered_im_0_o_stream|       pointer|
|filtered_im_0_o_stream_TVALID    |   in|    1|        axis|    filtered_im_0_o_stream|       pointer|
|filtered_im_0_o_stream_TREADY    |  out|    1|        axis|    filtered_im_0_o_stream|       pointer|
|filtered_real_0_o_stream_TDATA   |   in|   64|        axis|  filtered_real_0_o_stream|       pointer|
|filtered_real_0_o_stream_TVALID  |   in|    1|        axis|  filtered_real_0_o_stream|       pointer|
|filtered_real_0_o_stream_TREADY  |  out|    1|        axis|  filtered_real_0_o_stream|       pointer|
|filtered_im_1_o_stream_TDATA     |   in|   64|        axis|    filtered_im_1_o_stream|       pointer|
|filtered_im_1_o_stream_TVALID    |   in|    1|        axis|    filtered_im_1_o_stream|       pointer|
|filtered_im_1_o_stream_TREADY    |  out|    1|        axis|    filtered_im_1_o_stream|       pointer|
|filtered_real_1_o_stream_TDATA   |   in|   64|        axis|  filtered_real_1_o_stream|       pointer|
|filtered_real_1_o_stream_TVALID  |   in|    1|        axis|  filtered_real_1_o_stream|       pointer|
|filtered_real_1_o_stream_TREADY  |  out|    1|        axis|  filtered_real_1_o_stream|       pointer|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 12, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%filtered_real_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_real_1_o_mem"   --->   Operation 23 'read' 'filtered_real_1_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%filtered_im_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_im_1_o_mem"   --->   Operation 24 'read' 'filtered_im_1_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%filtered_real_0_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_real_0_o_mem"   --->   Operation 25 'read' 'filtered_real_0_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%filtered_im_0_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_im_0_o_mem"   --->   Operation 26 'read' 'filtered_im_0_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%std_I_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %std_I_o_mem"   --->   Operation 27 'read' 'std_I_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%mad_I_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mad_I_o_mem"   --->   Operation 28 'read' 'mad_I_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%raw_data_im_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_im_1_o_mem"   --->   Operation 29 'read' 'raw_data_im_1_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%std_R_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %std_R_o_mem"   --->   Operation 30 'read' 'std_R_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%raw_data_real_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_real_1_o_mem"   --->   Operation 31 'read' 'raw_data_real_1_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%mad_R_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mad_R_o_mem"   --->   Operation 32 'read' 'mad_R_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%raw_data_real_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_real_o_mem"   --->   Operation 33 'read' 'raw_data_real_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%raw_data_im_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_im_o_mem"   --->   Operation 34 'read' 'raw_data_im_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_20"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_12, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_22"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_22"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_im_o_stream"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_33, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_22"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_22"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_real_o_stream"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_R_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_16, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_22"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_R_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_22"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_R_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mad_R_o_stream"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_14, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_22"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_22"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_real_1_o_stream"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_R_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_8, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_22"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_R_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_22"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_R_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %std_R_o_stream"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_10, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_22"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_22"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_im_1_o_stream"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_I_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_22"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_I_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_22"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_I_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mad_I_o_stream"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_I_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_23, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_22"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_I_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_22"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_I_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %std_I_o_stream"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_0_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_32, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_22"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_0_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_22"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_0_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %filtered_im_0_o_stream"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_0_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_26, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_22"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_0_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_22"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_0_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %filtered_real_0_o_stream"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_28, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_22"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_22"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %filtered_im_1_o_stream"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_30, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_22"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_22"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %filtered_real_1_o_stream"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.59>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%current_rate_10_load = load i32 %current_rate_10" [mem_write_top_rfi_C.cpp:58]   --->   Operation 88 'load' 'current_rate_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_slt  i32 %current_rate_10_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 89 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%current_factor_10_load = load i32 %current_factor_10" [mem_write_top_rfi_C.cpp:58]   --->   Operation 90 'load' 'current_factor_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln58_1 = icmp_slt  i32 %current_factor_10_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 91 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln58 = and i1 %icmp_ln58, i1 %icmp_ln58_1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 92 'and' 'and_ln58' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58, void %_ZL11writeOutputIdLi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 93 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %current_factor_10_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 94 'icmp' 'icmp_ln59' <Predicate = (and_ln58)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void, void %.loopexit.i" [mem_write_top_rfi_C.cpp:59]   --->   Operation 95 'br' 'br_ln59' <Predicate = (and_ln58)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_10_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 96 'bitconcatenate' 'shl_ln' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i35 %shl_ln" [mem_write_top_rfi_C.cpp:61]   --->   Operation 97 'sext' 'sext_ln61' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (3.52ns)   --->   "%add_ln61 = add i64 %sext_ln61, i64 %raw_data_im_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 98 'add' 'add_ln61' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %current_rate_10_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 100 'add' 'add_ln62' <Predicate = (and_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62, i32 %current_rate_10" [mem_write_top_rfi_C.cpp:62]   --->   Operation 101 'store' 'store_ln62' <Predicate = (and_ln58)> <Delay = 1.58>
ST_2 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_sgt  i32 %add_ln62, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 102 'icmp' 'icmp_ln71' <Predicate = (and_ln58)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 103 'br' 'br_ln71' <Predicate = (and_ln58)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_10" [mem_write_top_rfi_C.cpp:72]   --->   Operation 104 'store' 'store_ln72' <Predicate = (and_ln58 & icmp_ln71)> <Delay = 1.58>
ST_2 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %current_factor_10_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 105 'add' 'add_ln73' <Predicate = (and_ln58 & icmp_ln71)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73, i32 %current_factor_10" [mem_write_top_rfi_C.cpp:73]   --->   Operation 106 'store' 'store_ln73' <Predicate = (and_ln58 & icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge" [mem_write_top_rfi_C.cpp:74]   --->   Operation 107 'br' 'br_ln74' <Predicate = (and_ln58 & icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 108 'br' 'br_ln75' <Predicate = (and_ln58)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.59>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i61 %trunc_ln" [mem_write_top_rfi_C.cpp:61]   --->   Operation 109 'sext' 'sext_ln61_1' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln61_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 110 'getelementptr' 'gmem_addr' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 111 'writereq' 'gmem_addr_req' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%current_rate_9_load_1 = load i32 %current_rate_9" [mem_write_top_rfi_C.cpp:58]   --->   Operation 112 'load' 'current_rate_9_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.47ns)   --->   "%icmp_ln58_2 = icmp_slt  i32 %current_rate_9_load_1, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 113 'icmp' 'icmp_ln58_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%current_factor_9_load_1 = load i32 %current_factor_9" [mem_write_top_rfi_C.cpp:58]   --->   Operation 114 'load' 'current_factor_9_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln58_3 = icmp_slt  i32 %current_factor_9_load_1, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 115 'icmp' 'icmp_ln58_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln58_1 = and i1 %icmp_ln58_2, i1 %icmp_ln58_3" [mem_write_top_rfi_C.cpp:58]   --->   Operation 116 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_1, void %_ZL11writeOutputIdLi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 117 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln59_1 = icmp_eq  i32 %current_factor_9_load_1, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 118 'icmp' 'icmp_ln59_1' <Predicate = (and_ln58_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_1, void, void %.loopexit.i20" [mem_write_top_rfi_C.cpp:59]   --->   Operation 119 'br' 'br_ln59' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_9_load_1, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 120 'bitconcatenate' 'shl_ln61_1' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i35 %shl_ln61_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 121 'sext' 'sext_ln61_2' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.52ns)   --->   "%add_ln61_1 = add i64 %sext_ln61_2, i64 %raw_data_real_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 122 'add' 'add_ln61_1' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_1, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 123 'partselect' 'trunc_ln61_1' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln62_1 = add i32 %current_rate_9_load_1, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 124 'add' 'add_ln62_1' <Predicate = (and_ln58_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_1, i32 %current_rate_9" [mem_write_top_rfi_C.cpp:62]   --->   Operation 125 'store' 'store_ln62' <Predicate = (and_ln58_1)> <Delay = 1.58>
ST_3 : Operation 126 [1/1] (2.47ns)   --->   "%icmp_ln71_1 = icmp_sgt  i32 %add_ln62_1, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 126 'icmp' 'icmp_ln71_1' <Predicate = (and_ln58_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %._crit_edge12, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 127 'br' 'br_ln71' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_9" [mem_write_top_rfi_C.cpp:72]   --->   Operation 128 'store' 'store_ln72' <Predicate = (and_ln58_1 & icmp_ln71_1)> <Delay = 1.58>
ST_3 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln73_1 = add i32 %current_factor_9_load_1, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 129 'add' 'add_ln73_1' <Predicate = (and_ln58_1 & icmp_ln71_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_1, i32 %current_factor_9" [mem_write_top_rfi_C.cpp:73]   --->   Operation 130 'store' 'store_ln73' <Predicate = (and_ln58_1 & icmp_ln71_1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge12" [mem_write_top_rfi_C.cpp:74]   --->   Operation 131 'br' 'br_ln74' <Predicate = (and_ln58_1 & icmp_ln71_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 132 'br' 'br_ln75' <Predicate = (and_ln58_1)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.59>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %raw_data_im_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 133 'read' 'tmp' <Predicate = (and_ln58)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 134 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr, i64 %tmp, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 134 'write' 'write_ln61' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i61 %trunc_ln61_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 135 'sext' 'sext_ln61_3' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i64 %gmem, i64 %sext_ln61_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 136 'getelementptr' 'gmem_addr_1' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 137 'writereq' 'gmem_addr_1_req' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%current_rate_6_load = load i32 %current_rate_6" [mem_write_top_rfi_C.cpp:58]   --->   Operation 138 'load' 'current_rate_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (2.47ns)   --->   "%icmp_ln58_4 = icmp_slt  i32 %current_rate_6_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 139 'icmp' 'icmp_ln58_4' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%current_factor_6_load = load i32 %current_factor_6" [mem_write_top_rfi_C.cpp:58]   --->   Operation 140 'load' 'current_factor_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (2.47ns)   --->   "%icmp_ln58_5 = icmp_slt  i32 %current_factor_6_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 141 'icmp' 'icmp_ln58_5' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.97ns)   --->   "%and_ln58_2 = and i1 %icmp_ln58_4, i1 %icmp_ln58_5" [mem_write_top_rfi_C.cpp:58]   --->   Operation 142 'and' 'and_ln58_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_2, void %_ZL11writeOutputIdLi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 143 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 144 [1/1] (2.47ns)   --->   "%icmp_ln59_2 = icmp_eq  i32 %current_factor_6_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 144 'icmp' 'icmp_ln59_2' <Predicate = (and_ln58_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_2, void, void %.loopexit.i34" [mem_write_top_rfi_C.cpp:59]   --->   Operation 145 'br' 'br_ln59' <Predicate = (and_ln58_2)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln61_2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_6_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 146 'bitconcatenate' 'shl_ln61_2' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i35 %shl_ln61_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 147 'sext' 'sext_ln61_4' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (3.52ns)   --->   "%add_ln61_2 = add i64 %sext_ln61_4, i64 %mad_R_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 148 'add' 'add_ln61_2' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_2, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 149 'partselect' 'trunc_ln61_2' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln62_2 = add i32 %current_rate_6_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 150 'add' 'add_ln62_2' <Predicate = (and_ln58_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_2, i32 %current_rate_6" [mem_write_top_rfi_C.cpp:62]   --->   Operation 151 'store' 'store_ln62' <Predicate = (and_ln58_2)> <Delay = 1.58>
ST_4 : Operation 152 [1/1] (2.47ns)   --->   "%icmp_ln71_2 = icmp_sgt  i32 %add_ln62_2, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 152 'icmp' 'icmp_ln71_2' <Predicate = (and_ln58_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_2, void %._crit_edge13, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 153 'br' 'br_ln71' <Predicate = (and_ln58_2)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_6" [mem_write_top_rfi_C.cpp:72]   --->   Operation 154 'store' 'store_ln72' <Predicate = (and_ln58_2 & icmp_ln71_2)> <Delay = 1.58>
ST_4 : Operation 155 [1/1] (2.55ns)   --->   "%add_ln73_2 = add i32 %current_factor_6_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 155 'add' 'add_ln73_2' <Predicate = (and_ln58_2 & icmp_ln71_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_2, i32 %current_factor_6" [mem_write_top_rfi_C.cpp:73]   --->   Operation 156 'store' 'store_ln73' <Predicate = (and_ln58_2 & icmp_ln71_2)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge13" [mem_write_top_rfi_C.cpp:74]   --->   Operation 157 'br' 'br_ln74' <Predicate = (and_ln58_2 & icmp_ln71_2)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 158 'br' 'br_ln75' <Predicate = (and_ln58_2)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.59>
ST_5 : Operation 159 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 159 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %raw_data_real_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 160 'read' 'tmp_1' <Predicate = (and_ln58_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 161 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_1, i64 %tmp_1, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 161 'write' 'write_ln61' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i61 %trunc_ln61_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 162 'sext' 'sext_ln61_5' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i64 %gmem, i64 %sext_ln61_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 163 'getelementptr' 'gmem_addr_2' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 164 'writereq' 'gmem_addr_2_req' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%current_rate_2_load = load i32 %current_rate_2" [mem_write_top_rfi_C.cpp:58]   --->   Operation 165 'load' 'current_rate_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln58_6 = icmp_slt  i32 %current_rate_2_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 166 'icmp' 'icmp_ln58_6' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%current_factor_2_load = load i32 %current_factor_2" [mem_write_top_rfi_C.cpp:58]   --->   Operation 167 'load' 'current_factor_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (2.47ns)   --->   "%icmp_ln58_7 = icmp_slt  i32 %current_factor_2_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 168 'icmp' 'icmp_ln58_7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.97ns)   --->   "%and_ln58_3 = and i1 %icmp_ln58_6, i1 %icmp_ln58_7" [mem_write_top_rfi_C.cpp:58]   --->   Operation 169 'and' 'and_ln58_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_3, void %_ZL11writeOutputIdLi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 170 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 171 [1/1] (2.47ns)   --->   "%icmp_ln59_3 = icmp_eq  i32 %current_factor_2_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 171 'icmp' 'icmp_ln59_3' <Predicate = (and_ln58_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_3, void, void %.loopexit.i48" [mem_write_top_rfi_C.cpp:59]   --->   Operation 172 'br' 'br_ln59' <Predicate = (and_ln58_3)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln61_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_2_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 173 'bitconcatenate' 'shl_ln61_3' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i35 %shl_ln61_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 174 'sext' 'sext_ln61_6' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (3.52ns)   --->   "%add_ln61_3 = add i64 %sext_ln61_6, i64 %raw_data_real_1_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 175 'add' 'add_ln61_3' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln61_3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_3, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 176 'partselect' 'trunc_ln61_3' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.55ns)   --->   "%add_ln62_3 = add i32 %current_rate_2_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 177 'add' 'add_ln62_3' <Predicate = (and_ln58_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_3, i32 %current_rate_2" [mem_write_top_rfi_C.cpp:62]   --->   Operation 178 'store' 'store_ln62' <Predicate = (and_ln58_3)> <Delay = 1.58>
ST_5 : Operation 179 [1/1] (2.47ns)   --->   "%icmp_ln71_3 = icmp_sgt  i32 %add_ln62_3, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 179 'icmp' 'icmp_ln71_3' <Predicate = (and_ln58_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_3, void %._crit_edge14, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 180 'br' 'br_ln71' <Predicate = (and_ln58_3)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_2" [mem_write_top_rfi_C.cpp:72]   --->   Operation 181 'store' 'store_ln72' <Predicate = (and_ln58_3 & icmp_ln71_3)> <Delay = 1.58>
ST_5 : Operation 182 [1/1] (2.55ns)   --->   "%add_ln73_3 = add i32 %current_factor_2_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 182 'add' 'add_ln73_3' <Predicate = (and_ln58_3 & icmp_ln71_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_3, i32 %current_factor_2" [mem_write_top_rfi_C.cpp:73]   --->   Operation 183 'store' 'store_ln73' <Predicate = (and_ln58_3 & icmp_ln71_3)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge14" [mem_write_top_rfi_C.cpp:74]   --->   Operation 184 'br' 'br_ln74' <Predicate = (and_ln58_3 & icmp_ln71_3)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 185 'br' 'br_ln75' <Predicate = (and_ln58_3)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 186 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 186 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 187 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 187 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %mad_R_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 188 'read' 'tmp_2' <Predicate = (and_ln58_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 189 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_2, i64 %tmp_2, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 189 'write' 'write_ln61' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i61 %trunc_ln61_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 190 'sext' 'sext_ln61_7' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i64 %gmem, i64 %sext_ln61_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 191 'getelementptr' 'gmem_addr_3' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (7.30ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 192 'writereq' 'gmem_addr_3_req' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%current_rate_4_load = load i32 %current_rate_4" [mem_write_top_rfi_C.cpp:58]   --->   Operation 193 'load' 'current_rate_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (2.47ns)   --->   "%icmp_ln58_8 = icmp_slt  i32 %current_rate_4_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 194 'icmp' 'icmp_ln58_8' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%current_factor_4_load = load i32 %current_factor_4" [mem_write_top_rfi_C.cpp:58]   --->   Operation 195 'load' 'current_factor_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (2.47ns)   --->   "%icmp_ln58_9 = icmp_slt  i32 %current_factor_4_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 196 'icmp' 'icmp_ln58_9' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.97ns)   --->   "%and_ln58_4 = and i1 %icmp_ln58_8, i1 %icmp_ln58_9" [mem_write_top_rfi_C.cpp:58]   --->   Operation 197 'and' 'and_ln58_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_4, void %_ZL11writeOutputIdLi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 198 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 199 [1/1] (2.47ns)   --->   "%icmp_ln59_4 = icmp_eq  i32 %current_factor_4_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 199 'icmp' 'icmp_ln59_4' <Predicate = (and_ln58_4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_4, void, void %.loopexit.i62" [mem_write_top_rfi_C.cpp:59]   --->   Operation 200 'br' 'br_ln59' <Predicate = (and_ln58_4)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln61_4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_4_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 201 'bitconcatenate' 'shl_ln61_4' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln61_8 = sext i35 %shl_ln61_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 202 'sext' 'sext_ln61_8' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (3.52ns)   --->   "%add_ln61_4 = add i64 %sext_ln61_8, i64 %std_R_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 203 'add' 'add_ln61_4' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln61_4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_4, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 204 'partselect' 'trunc_ln61_4' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln62_4 = add i32 %current_rate_4_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 205 'add' 'add_ln62_4' <Predicate = (and_ln58_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_4, i32 %current_rate_4" [mem_write_top_rfi_C.cpp:62]   --->   Operation 206 'store' 'store_ln62' <Predicate = (and_ln58_4)> <Delay = 1.58>
ST_6 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln71_4 = icmp_sgt  i32 %add_ln62_4, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 207 'icmp' 'icmp_ln71_4' <Predicate = (and_ln58_4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_4, void %._crit_edge15, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 208 'br' 'br_ln71' <Predicate = (and_ln58_4)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_4" [mem_write_top_rfi_C.cpp:72]   --->   Operation 209 'store' 'store_ln72' <Predicate = (and_ln58_4 & icmp_ln71_4)> <Delay = 1.58>
ST_6 : Operation 210 [1/1] (2.55ns)   --->   "%add_ln73_4 = add i32 %current_factor_4_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 210 'add' 'add_ln73_4' <Predicate = (and_ln58_4 & icmp_ln71_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_4, i32 %current_factor_4" [mem_write_top_rfi_C.cpp:73]   --->   Operation 211 'store' 'store_ln73' <Predicate = (and_ln58_4 & icmp_ln71_4)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge15" [mem_write_top_rfi_C.cpp:74]   --->   Operation 212 'br' 'br_ln74' <Predicate = (and_ln58_4 & icmp_ln71_4)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 213 'br' 'br_ln75' <Predicate = (and_ln58_4)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 7.59>
ST_7 : Operation 214 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 214 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 215 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 215 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 216 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 216 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %raw_data_real_1_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 217 'read' 'tmp_3' <Predicate = (and_ln58_3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 218 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_3, i64 %tmp_3, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 218 'write' 'write_ln61' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln61_9 = sext i61 %trunc_ln61_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 219 'sext' 'sext_ln61_9' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i64 %gmem, i64 %sext_ln61_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 220 'getelementptr' 'gmem_addr_4' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (7.30ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 221 'writereq' 'gmem_addr_4_req' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%current_rate_3_load = load i32 %current_rate_3" [mem_write_top_rfi_C.cpp:58]   --->   Operation 222 'load' 'current_rate_3_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (2.47ns)   --->   "%icmp_ln58_10 = icmp_slt  i32 %current_rate_3_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 223 'icmp' 'icmp_ln58_10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%current_factor_3_load = load i32 %current_factor_3" [mem_write_top_rfi_C.cpp:58]   --->   Operation 224 'load' 'current_factor_3_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (2.47ns)   --->   "%icmp_ln58_11 = icmp_slt  i32 %current_factor_3_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 225 'icmp' 'icmp_ln58_11' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.97ns)   --->   "%and_ln58_5 = and i1 %icmp_ln58_10, i1 %icmp_ln58_11" [mem_write_top_rfi_C.cpp:58]   --->   Operation 226 'and' 'and_ln58_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_5, void %_ZL11writeOutputIdLi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 227 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln59_5 = icmp_eq  i32 %current_factor_3_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 228 'icmp' 'icmp_ln59_5' <Predicate = (and_ln58_5)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_5, void, void %.loopexit.i76" [mem_write_top_rfi_C.cpp:59]   --->   Operation 229 'br' 'br_ln59' <Predicate = (and_ln58_5)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln61_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_3_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 230 'bitconcatenate' 'shl_ln61_5' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln61_10 = sext i35 %shl_ln61_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 231 'sext' 'sext_ln61_10' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (3.52ns)   --->   "%add_ln61_5 = add i64 %sext_ln61_10, i64 %raw_data_im_1_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 232 'add' 'add_ln61_5' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln61_5 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_5, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 233 'partselect' 'trunc_ln61_5' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (2.55ns)   --->   "%add_ln62_5 = add i32 %current_rate_3_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 234 'add' 'add_ln62_5' <Predicate = (and_ln58_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_5, i32 %current_rate_3" [mem_write_top_rfi_C.cpp:62]   --->   Operation 235 'store' 'store_ln62' <Predicate = (and_ln58_5)> <Delay = 1.58>
ST_7 : Operation 236 [1/1] (2.47ns)   --->   "%icmp_ln71_5 = icmp_sgt  i32 %add_ln62_5, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 236 'icmp' 'icmp_ln71_5' <Predicate = (and_ln58_5)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_5, void %._crit_edge16, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 237 'br' 'br_ln71' <Predicate = (and_ln58_5)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_3" [mem_write_top_rfi_C.cpp:72]   --->   Operation 238 'store' 'store_ln72' <Predicate = (and_ln58_5 & icmp_ln71_5)> <Delay = 1.58>
ST_7 : Operation 239 [1/1] (2.55ns)   --->   "%add_ln73_5 = add i32 %current_factor_3_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 239 'add' 'add_ln73_5' <Predicate = (and_ln58_5 & icmp_ln71_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_5, i32 %current_factor_3" [mem_write_top_rfi_C.cpp:73]   --->   Operation 240 'store' 'store_ln73' <Predicate = (and_ln58_5 & icmp_ln71_5)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge16" [mem_write_top_rfi_C.cpp:74]   --->   Operation 241 'br' 'br_ln74' <Predicate = (and_ln58_5 & icmp_ln71_5)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 242 'br' 'br_ln75' <Predicate = (and_ln58_5)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.59>
ST_8 : Operation 243 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 243 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 244 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 244 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 245 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 245 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 246 [5/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 246 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %std_R_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 247 'read' 'tmp_4' <Predicate = (and_ln58_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 248 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_4, i64 %tmp_4, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 248 'write' 'write_ln61' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln61_11 = sext i61 %trunc_ln61_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 249 'sext' 'sext_ln61_11' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i64 %gmem, i64 %sext_ln61_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 250 'getelementptr' 'gmem_addr_5' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (7.30ns)   --->   "%gmem_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_5, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 251 'writereq' 'gmem_addr_5_req' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%current_rate_1_load = load i32 %current_rate_1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 252 'load' 'current_rate_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (2.47ns)   --->   "%icmp_ln58_12 = icmp_slt  i32 %current_rate_1_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 253 'icmp' 'icmp_ln58_12' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%current_factor_1_load = load i32 %current_factor_1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 254 'load' 'current_factor_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (2.47ns)   --->   "%icmp_ln58_13 = icmp_slt  i32 %current_factor_1_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 255 'icmp' 'icmp_ln58_13' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.97ns)   --->   "%and_ln58_6 = and i1 %icmp_ln58_12, i1 %icmp_ln58_13" [mem_write_top_rfi_C.cpp:58]   --->   Operation 256 'and' 'and_ln58_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_6, void %_ZL11writeOutputIdLi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 257 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln59_6 = icmp_eq  i32 %current_factor_1_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 258 'icmp' 'icmp_ln59_6' <Predicate = (and_ln58_6)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_6, void, void %.loopexit.i90" [mem_write_top_rfi_C.cpp:59]   --->   Operation 259 'br' 'br_ln59' <Predicate = (and_ln58_6)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln61_6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_1_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 260 'bitconcatenate' 'shl_ln61_6' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln61_12 = sext i35 %shl_ln61_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 261 'sext' 'sext_ln61_12' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (3.52ns)   --->   "%add_ln61_6 = add i64 %sext_ln61_12, i64 %mad_I_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 262 'add' 'add_ln61_6' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln61_6 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_6, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 263 'partselect' 'trunc_ln61_6' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (2.55ns)   --->   "%add_ln62_6 = add i32 %current_rate_1_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 264 'add' 'add_ln62_6' <Predicate = (and_ln58_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_6, i32 %current_rate_1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 265 'store' 'store_ln62' <Predicate = (and_ln58_6)> <Delay = 1.58>
ST_8 : Operation 266 [1/1] (2.47ns)   --->   "%icmp_ln71_6 = icmp_sgt  i32 %add_ln62_6, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 266 'icmp' 'icmp_ln71_6' <Predicate = (and_ln58_6)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_6, void %._crit_edge17, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 267 'br' 'br_ln71' <Predicate = (and_ln58_6)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_1" [mem_write_top_rfi_C.cpp:72]   --->   Operation 268 'store' 'store_ln72' <Predicate = (and_ln58_6 & icmp_ln71_6)> <Delay = 1.58>
ST_8 : Operation 269 [1/1] (2.55ns)   --->   "%add_ln73_6 = add i32 %current_factor_1_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 269 'add' 'add_ln73_6' <Predicate = (and_ln58_6 & icmp_ln71_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_6, i32 %current_factor_1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 270 'store' 'store_ln73' <Predicate = (and_ln58_6 & icmp_ln71_6)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge17" [mem_write_top_rfi_C.cpp:74]   --->   Operation 271 'br' 'br_ln74' <Predicate = (and_ln58_6 & icmp_ln71_6)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 272 'br' 'br_ln75' <Predicate = (and_ln58_6)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.59>
ST_9 : Operation 273 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 273 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 274 'br' 'br_ln71' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_9 : Operation 275 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 275 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 276 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 276 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 277 [4/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 277 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 278 [5/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 278 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %raw_data_im_1_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 279 'read' 'tmp_5' <Predicate = (and_ln58_5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 280 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_5, i64 %tmp_5, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 280 'write' 'write_ln61' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln61_13 = sext i61 %trunc_ln61_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 281 'sext' 'sext_ln61_13' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i64 %gmem, i64 %sext_ln61_13" [mem_write_top_rfi_C.cpp:61]   --->   Operation 282 'getelementptr' 'gmem_addr_6' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (7.30ns)   --->   "%gmem_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_6, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 283 'writereq' 'gmem_addr_6_req' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%current_rate_11_load = load i32 %current_rate_11" [mem_write_top_rfi_C.cpp:58]   --->   Operation 284 'load' 'current_rate_11_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (2.47ns)   --->   "%icmp_ln58_14 = icmp_slt  i32 %current_rate_11_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 285 'icmp' 'icmp_ln58_14' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%current_factor_11_load = load i32 %current_factor_11" [mem_write_top_rfi_C.cpp:58]   --->   Operation 286 'load' 'current_factor_11_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (2.47ns)   --->   "%icmp_ln58_15 = icmp_slt  i32 %current_factor_11_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 287 'icmp' 'icmp_ln58_15' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.97ns)   --->   "%and_ln58_7 = and i1 %icmp_ln58_14, i1 %icmp_ln58_15" [mem_write_top_rfi_C.cpp:58]   --->   Operation 288 'and' 'and_ln58_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_7, void %_ZL11writeOutputIdLi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 289 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 290 [1/1] (2.47ns)   --->   "%icmp_ln59_7 = icmp_eq  i32 %current_factor_11_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 290 'icmp' 'icmp_ln59_7' <Predicate = (and_ln58_7)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_7, void, void %.loopexit.i104" [mem_write_top_rfi_C.cpp:59]   --->   Operation 291 'br' 'br_ln59' <Predicate = (and_ln58_7)> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln61_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_11_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 292 'bitconcatenate' 'shl_ln61_7' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln61_14 = sext i35 %shl_ln61_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 293 'sext' 'sext_ln61_14' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (3.52ns)   --->   "%add_ln61_7 = add i64 %sext_ln61_14, i64 %std_I_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 294 'add' 'add_ln61_7' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln61_7 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_7, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 295 'partselect' 'trunc_ln61_7' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (2.55ns)   --->   "%add_ln62_7 = add i32 %current_rate_11_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 296 'add' 'add_ln62_7' <Predicate = (and_ln58_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_7, i32 %current_rate_11" [mem_write_top_rfi_C.cpp:62]   --->   Operation 297 'store' 'store_ln62' <Predicate = (and_ln58_7)> <Delay = 1.58>
ST_9 : Operation 298 [1/1] (2.47ns)   --->   "%icmp_ln71_7 = icmp_sgt  i32 %add_ln62_7, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 298 'icmp' 'icmp_ln71_7' <Predicate = (and_ln58_7)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_7, void %._crit_edge18, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 299 'br' 'br_ln71' <Predicate = (and_ln58_7)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_11" [mem_write_top_rfi_C.cpp:72]   --->   Operation 300 'store' 'store_ln72' <Predicate = (and_ln58_7 & icmp_ln71_7)> <Delay = 1.58>
ST_9 : Operation 301 [1/1] (2.55ns)   --->   "%add_ln73_7 = add i32 %current_factor_11_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 301 'add' 'add_ln73_7' <Predicate = (and_ln58_7 & icmp_ln71_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_7, i32 %current_factor_11" [mem_write_top_rfi_C.cpp:73]   --->   Operation 302 'store' 'store_ln73' <Predicate = (and_ln58_7 & icmp_ln71_7)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge18" [mem_write_top_rfi_C.cpp:74]   --->   Operation 303 'br' 'br_ln74' <Predicate = (and_ln58_7 & icmp_ln71_7)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 304 'br' 'br_ln75' <Predicate = (and_ln58_7)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 7.59>
ST_10 : Operation 305 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 305 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 306 'br' 'br_ln71' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_10 : Operation 307 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 307 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 308 [3/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 308 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 309 [4/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 309 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 310 [5/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 310 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %mad_I_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 311 'read' 'tmp_6' <Predicate = (and_ln58_6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 312 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_6, i64 %tmp_6, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 312 'write' 'write_ln61' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln61_15 = sext i61 %trunc_ln61_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 313 'sext' 'sext_ln61_15' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i64 %gmem, i64 %sext_ln61_15" [mem_write_top_rfi_C.cpp:61]   --->   Operation 314 'getelementptr' 'gmem_addr_7' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (7.30ns)   --->   "%gmem_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_7, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 315 'writereq' 'gmem_addr_7_req' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%current_rate_8_load = load i32 %current_rate_8" [mem_write_top_rfi_C.cpp:58]   --->   Operation 316 'load' 'current_rate_8_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (2.47ns)   --->   "%icmp_ln58_16 = icmp_slt  i32 %current_rate_8_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 317 'icmp' 'icmp_ln58_16' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%current_factor_8_load = load i32 %current_factor_8" [mem_write_top_rfi_C.cpp:58]   --->   Operation 318 'load' 'current_factor_8_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (2.47ns)   --->   "%icmp_ln58_17 = icmp_slt  i32 %current_factor_8_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 319 'icmp' 'icmp_ln58_17' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 320 [1/1] (0.97ns)   --->   "%and_ln58_8 = and i1 %icmp_ln58_16, i1 %icmp_ln58_17" [mem_write_top_rfi_C.cpp:58]   --->   Operation 320 'and' 'and_ln58_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_8, void %_ZL11writeOutputIdLi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 321 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 322 [1/1] (2.47ns)   --->   "%icmp_ln59_8 = icmp_eq  i32 %current_factor_8_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 322 'icmp' 'icmp_ln59_8' <Predicate = (and_ln58_8)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_8, void, void %.loopexit.i118" [mem_write_top_rfi_C.cpp:59]   --->   Operation 323 'br' 'br_ln59' <Predicate = (and_ln58_8)> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln61_8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_8_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 324 'bitconcatenate' 'shl_ln61_8' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln61_16 = sext i35 %shl_ln61_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 325 'sext' 'sext_ln61_16' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (3.52ns)   --->   "%add_ln61_8 = add i64 %sext_ln61_16, i64 %filtered_im_0_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 326 'add' 'add_ln61_8' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln61_8 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_8, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 327 'partselect' 'trunc_ln61_8' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (2.55ns)   --->   "%add_ln62_8 = add i32 %current_rate_8_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 328 'add' 'add_ln62_8' <Predicate = (and_ln58_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_8, i32 %current_rate_8" [mem_write_top_rfi_C.cpp:62]   --->   Operation 329 'store' 'store_ln62' <Predicate = (and_ln58_8)> <Delay = 1.58>
ST_10 : Operation 330 [1/1] (2.47ns)   --->   "%icmp_ln71_8 = icmp_sgt  i32 %add_ln62_8, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 330 'icmp' 'icmp_ln71_8' <Predicate = (and_ln58_8)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_8, void %._crit_edge19, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 331 'br' 'br_ln71' <Predicate = (and_ln58_8)> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_8" [mem_write_top_rfi_C.cpp:72]   --->   Operation 332 'store' 'store_ln72' <Predicate = (and_ln58_8 & icmp_ln71_8)> <Delay = 1.58>
ST_10 : Operation 333 [1/1] (2.55ns)   --->   "%add_ln73_8 = add i32 %current_factor_8_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 333 'add' 'add_ln73_8' <Predicate = (and_ln58_8 & icmp_ln71_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_8, i32 %current_factor_8" [mem_write_top_rfi_C.cpp:73]   --->   Operation 334 'store' 'store_ln73' <Predicate = (and_ln58_8 & icmp_ln71_8)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge19" [mem_write_top_rfi_C.cpp:74]   --->   Operation 335 'br' 'br_ln74' <Predicate = (and_ln58_8 & icmp_ln71_8)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 336 'br' 'br_ln75' <Predicate = (and_ln58_8)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 7.59>
ST_11 : Operation 337 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 337 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 338 'br' 'br_ln71' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_11 : Operation 339 [2/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 339 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 340 [3/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 340 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 341 [4/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 341 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 342 [5/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 342 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %std_I_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 343 'read' 'tmp_7' <Predicate = (and_ln58_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 344 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_7, i64 %tmp_7, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 344 'write' 'write_ln61' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln61_17 = sext i61 %trunc_ln61_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 345 'sext' 'sext_ln61_17' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i64 %gmem, i64 %sext_ln61_17" [mem_write_top_rfi_C.cpp:61]   --->   Operation 346 'getelementptr' 'gmem_addr_8' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (7.30ns)   --->   "%gmem_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_8, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 347 'writereq' 'gmem_addr_8_req' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%current_rate_load = load i32 %current_rate" [mem_write_top_rfi_C.cpp:58]   --->   Operation 348 'load' 'current_rate_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (2.47ns)   --->   "%icmp_ln58_18 = icmp_slt  i32 %current_rate_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 349 'icmp' 'icmp_ln58_18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%current_factor_load = load i32 %current_factor" [mem_write_top_rfi_C.cpp:58]   --->   Operation 350 'load' 'current_factor_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (2.47ns)   --->   "%icmp_ln58_19 = icmp_slt  i32 %current_factor_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 351 'icmp' 'icmp_ln58_19' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.97ns)   --->   "%and_ln58_9 = and i1 %icmp_ln58_18, i1 %icmp_ln58_19" [mem_write_top_rfi_C.cpp:58]   --->   Operation 352 'and' 'and_ln58_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_9, void %_ZL11writeOutputIdLi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 353 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 354 [1/1] (2.47ns)   --->   "%icmp_ln59_9 = icmp_eq  i32 %current_factor_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 354 'icmp' 'icmp_ln59_9' <Predicate = (and_ln58_9)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_9, void, void %.loopexit.i132" [mem_write_top_rfi_C.cpp:59]   --->   Operation 355 'br' 'br_ln59' <Predicate = (and_ln58_9)> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln61_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 356 'bitconcatenate' 'shl_ln61_9' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln61_18 = sext i35 %shl_ln61_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 357 'sext' 'sext_ln61_18' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (3.52ns)   --->   "%add_ln61_9 = add i64 %sext_ln61_18, i64 %filtered_real_0_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 358 'add' 'add_ln61_9' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln61_9 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_9, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 359 'partselect' 'trunc_ln61_9' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (2.55ns)   --->   "%add_ln62_9 = add i32 %current_rate_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 360 'add' 'add_ln62_9' <Predicate = (and_ln58_9)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_9, i32 %current_rate" [mem_write_top_rfi_C.cpp:62]   --->   Operation 361 'store' 'store_ln62' <Predicate = (and_ln58_9)> <Delay = 1.58>
ST_11 : Operation 362 [1/1] (2.47ns)   --->   "%icmp_ln71_9 = icmp_sgt  i32 %add_ln62_9, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 362 'icmp' 'icmp_ln71_9' <Predicate = (and_ln58_9)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_9, void %._crit_edge20, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 363 'br' 'br_ln71' <Predicate = (and_ln58_9)> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate" [mem_write_top_rfi_C.cpp:72]   --->   Operation 364 'store' 'store_ln72' <Predicate = (and_ln58_9 & icmp_ln71_9)> <Delay = 1.58>
ST_11 : Operation 365 [1/1] (2.55ns)   --->   "%add_ln73_9 = add i32 %current_factor_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 365 'add' 'add_ln73_9' <Predicate = (and_ln58_9 & icmp_ln71_9)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_9, i32 %current_factor" [mem_write_top_rfi_C.cpp:73]   --->   Operation 366 'store' 'store_ln73' <Predicate = (and_ln58_9 & icmp_ln71_9)> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge20" [mem_write_top_rfi_C.cpp:74]   --->   Operation 367 'br' 'br_ln74' <Predicate = (and_ln58_9 & icmp_ln71_9)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 368 'br' 'br_ln75' <Predicate = (and_ln58_9)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.59>
ST_12 : Operation 369 [1/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 369 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 370 'br' 'br_ln71' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_12 : Operation 371 [2/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 371 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 372 [3/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 372 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 373 [4/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 373 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 374 [5/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 374 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_8 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %filtered_im_0_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 375 'read' 'tmp_8' <Predicate = (and_ln58_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 376 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_8, i64 %tmp_8, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 376 'write' 'write_ln61' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln61_19 = sext i61 %trunc_ln61_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 377 'sext' 'sext_ln61_19' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i64 %gmem, i64 %sext_ln61_19" [mem_write_top_rfi_C.cpp:61]   --->   Operation 378 'getelementptr' 'gmem_addr_9' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (7.30ns)   --->   "%gmem_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_9, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 379 'writereq' 'gmem_addr_9_req' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%current_rate_5_load = load i32 %current_rate_5" [mem_write_top_rfi_C.cpp:58]   --->   Operation 380 'load' 'current_rate_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (2.47ns)   --->   "%icmp_ln58_20 = icmp_slt  i32 %current_rate_5_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 381 'icmp' 'icmp_ln58_20' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%current_factor_5_load = load i32 %current_factor_5" [mem_write_top_rfi_C.cpp:58]   --->   Operation 382 'load' 'current_factor_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (2.47ns)   --->   "%icmp_ln58_21 = icmp_slt  i32 %current_factor_5_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 383 'icmp' 'icmp_ln58_21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.97ns)   --->   "%and_ln58_10 = and i1 %icmp_ln58_20, i1 %icmp_ln58_21" [mem_write_top_rfi_C.cpp:58]   --->   Operation 384 'and' 'and_ln58_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_10, void %_ZL11writeOutputIdLi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 385 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 386 [1/1] (2.47ns)   --->   "%icmp_ln59_10 = icmp_eq  i32 %current_factor_5_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 386 'icmp' 'icmp_ln59_10' <Predicate = (and_ln58_10)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_10, void, void %.loopexit.i146" [mem_write_top_rfi_C.cpp:59]   --->   Operation 387 'br' 'br_ln59' <Predicate = (and_ln58_10)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln61_s = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_5_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 388 'bitconcatenate' 'shl_ln61_s' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln61_20 = sext i35 %shl_ln61_s" [mem_write_top_rfi_C.cpp:61]   --->   Operation 389 'sext' 'sext_ln61_20' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (3.52ns)   --->   "%add_ln61_10 = add i64 %sext_ln61_20, i64 %filtered_im_1_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 390 'add' 'add_ln61_10' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln61_s = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_10, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 391 'partselect' 'trunc_ln61_s' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (2.55ns)   --->   "%add_ln62_10 = add i32 %current_rate_5_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 392 'add' 'add_ln62_10' <Predicate = (and_ln58_10)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_10, i32 %current_rate_5" [mem_write_top_rfi_C.cpp:62]   --->   Operation 393 'store' 'store_ln62' <Predicate = (and_ln58_10)> <Delay = 1.58>
ST_12 : Operation 394 [1/1] (2.47ns)   --->   "%icmp_ln71_10 = icmp_sgt  i32 %add_ln62_10, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 394 'icmp' 'icmp_ln71_10' <Predicate = (and_ln58_10)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_10, void %._crit_edge21, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 395 'br' 'br_ln71' <Predicate = (and_ln58_10)> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_5" [mem_write_top_rfi_C.cpp:72]   --->   Operation 396 'store' 'store_ln72' <Predicate = (and_ln58_10 & icmp_ln71_10)> <Delay = 1.58>
ST_12 : Operation 397 [1/1] (2.55ns)   --->   "%add_ln73_10 = add i32 %current_factor_5_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 397 'add' 'add_ln73_10' <Predicate = (and_ln58_10 & icmp_ln71_10)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_10, i32 %current_factor_5" [mem_write_top_rfi_C.cpp:73]   --->   Operation 398 'store' 'store_ln73' <Predicate = (and_ln58_10 & icmp_ln71_10)> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge21" [mem_write_top_rfi_C.cpp:74]   --->   Operation 399 'br' 'br_ln74' <Predicate = (and_ln58_10 & icmp_ln71_10)> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 400 'br' 'br_ln75' <Predicate = (and_ln58_10)> <Delay = 1.58>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%current_rate_7_load = load i32 %current_rate_7" [mem_write_top_rfi_C.cpp:58]   --->   Operation 401 'load' 'current_rate_7_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (2.47ns)   --->   "%icmp_ln58_22 = icmp_slt  i32 %current_rate_7_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 402 'icmp' 'icmp_ln58_22' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 403 [1/1] (0.00ns)   --->   "%current_factor_7_load = load i32 %current_factor_7" [mem_write_top_rfi_C.cpp:58]   --->   Operation 403 'load' 'current_factor_7_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 404 [1/1] (2.47ns)   --->   "%icmp_ln58_23 = icmp_slt  i32 %current_factor_7_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 404 'icmp' 'icmp_ln58_23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 405 [1/1] (0.97ns)   --->   "%and_ln58_11 = and i1 %icmp_ln58_22, i1 %icmp_ln58_23" [mem_write_top_rfi_C.cpp:58]   --->   Operation 405 'and' 'and_ln58_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_11, void %_ZL11writeOutputIdLi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 406 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 407 [1/1] (2.47ns)   --->   "%icmp_ln59_11 = icmp_eq  i32 %current_factor_7_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 407 'icmp' 'icmp_ln59_11' <Predicate = (and_ln58_11)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_11, void, void %.loopexit.i160" [mem_write_top_rfi_C.cpp:59]   --->   Operation 408 'br' 'br_ln59' <Predicate = (and_ln58_11)> <Delay = 0.00>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln61_10 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %current_rate_7_load, i3 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 409 'bitconcatenate' 'shl_ln61_10' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_12 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln61_22 = sext i35 %shl_ln61_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 410 'sext' 'sext_ln61_22' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_12 : Operation 411 [1/1] (3.52ns)   --->   "%add_ln61_11 = add i64 %sext_ln61_22, i64 %filtered_real_1_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 411 'add' 'add_ln61_11' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln61_10 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_11, i32 3, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 412 'partselect' 'trunc_ln61_10' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_12 : Operation 413 [1/1] (2.55ns)   --->   "%add_ln62_11 = add i32 %current_rate_7_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 413 'add' 'add_ln62_11' <Predicate = (and_ln58_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_11, i32 %current_rate_7" [mem_write_top_rfi_C.cpp:62]   --->   Operation 414 'store' 'store_ln62' <Predicate = (and_ln58_11)> <Delay = 1.58>
ST_12 : Operation 415 [1/1] (2.47ns)   --->   "%icmp_ln71_11 = icmp_sgt  i32 %add_ln62_11, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 415 'icmp' 'icmp_ln71_11' <Predicate = (and_ln58_11)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_11, void %._crit_edge22, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 416 'br' 'br_ln71' <Predicate = (and_ln58_11)> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_7" [mem_write_top_rfi_C.cpp:72]   --->   Operation 417 'store' 'store_ln72' <Predicate = (and_ln58_11 & icmp_ln71_11)> <Delay = 1.58>
ST_12 : Operation 418 [1/1] (2.55ns)   --->   "%add_ln73_11 = add i32 %current_factor_7_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 418 'add' 'add_ln73_11' <Predicate = (and_ln58_11 & icmp_ln71_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_11, i32 %current_factor_7" [mem_write_top_rfi_C.cpp:73]   --->   Operation 419 'store' 'store_ln73' <Predicate = (and_ln58_11 & icmp_ln71_11)> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge22" [mem_write_top_rfi_C.cpp:74]   --->   Operation 420 'br' 'br_ln74' <Predicate = (and_ln58_11 & icmp_ln71_11)> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputIdLi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 421 'br' 'br_ln75' <Predicate = (and_ln58_11)> <Delay = 1.58>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%shouldContinue_1 = phi i1 1, void %._crit_edge, i1 0, void"   --->   Operation 422 'phi' 'shouldContinue_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%retval_0_i25 = phi i1 1, void %._crit_edge12, i1 0, void %_ZL11writeOutputIdLi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 423 'phi' 'retval_0_i25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%retval_0_i39 = phi i1 1, void %._crit_edge13, i1 0, void %_ZL11writeOutputIdLi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 424 'phi' 'retval_0_i39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%retval_0_i53 = phi i1 1, void %._crit_edge14, i1 0, void %_ZL11writeOutputIdLi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 425 'phi' 'retval_0_i53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 426 [1/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 426 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 427 'br' 'br_ln71' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%retval_0_i67 = phi i1 1, void %._crit_edge15, i1 0, void %_ZL11writeOutputIdLi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 428 'phi' 'retval_0_i67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 429 [2/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 429 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%retval_0_i81 = phi i1 1, void %._crit_edge16, i1 0, void %_ZL11writeOutputIdLi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 430 'phi' 'retval_0_i81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 431 [3/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 431 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 432 [1/1] (0.00ns)   --->   "%retval_0_i95 = phi i1 1, void %._crit_edge17, i1 0, void %_ZL11writeOutputIdLi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 432 'phi' 'retval_0_i95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 433 [4/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 433 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 434 [1/1] (0.00ns)   --->   "%retval_0_i109 = phi i1 1, void %._crit_edge18, i1 0, void %_ZL11writeOutputIdLi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 434 'phi' 'retval_0_i109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 435 [5/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 435 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%retval_0_i123 = phi i1 1, void %._crit_edge19, i1 0, void %_ZL11writeOutputIdLi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 436 'phi' 'retval_0_i123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_9 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %filtered_real_0_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 437 'read' 'tmp_9' <Predicate = (and_ln58_9)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 438 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_9, i64 %tmp_9, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 438 'write' 'write_ln61' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%retval_0_i137 = phi i1 1, void %._crit_edge20, i1 0, void %_ZL11writeOutputIdLi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 439 'phi' 'retval_0_i137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_10 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %filtered_im_1_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 440 'read' 'tmp_10' <Predicate = (and_ln58_10)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln61_21 = sext i61 %trunc_ln61_s" [mem_write_top_rfi_C.cpp:61]   --->   Operation 441 'sext' 'sext_ln61_21' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i64 %gmem, i64 %sext_ln61_21" [mem_write_top_rfi_C.cpp:61]   --->   Operation 442 'getelementptr' 'gmem_addr_10' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_13 : Operation 443 [1/1] (7.30ns)   --->   "%gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_10, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 443 'writereq' 'gmem_addr_10_req' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 444 [1/1] (0.00ns)   --->   "%retval_0_i151 = phi i1 1, void %._crit_edge21, i1 0, void %_ZL11writeOutputIdLi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 444 'phi' 'retval_0_i151' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_11 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %filtered_real_1_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 445 'read' 'tmp_11' <Predicate = (and_ln58_11)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%retval_0_i165 = phi i1 1, void %._crit_edge22, i1 0, void %_ZL11writeOutputIdLi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS0_Li0EEE.exit"   --->   Operation 446 'phi' 'retval_0_i165' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_4)   --->   "%or_ln152 = or i1 %retval_0_i25, i1 %retval_0_i39" [mem_write_top_rfi_C.cpp:152]   --->   Operation 447 'or' 'or_ln152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_4)   --->   "%or_ln152_1 = or i1 %or_ln152, i1 %shouldContinue_1" [mem_write_top_rfi_C.cpp:152]   --->   Operation 448 'or' 'or_ln152_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_4)   --->   "%or_ln152_2 = or i1 %retval_0_i67, i1 %retval_0_i81" [mem_write_top_rfi_C.cpp:152]   --->   Operation 449 'or' 'or_ln152_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_4)   --->   "%or_ln152_3 = or i1 %or_ln152_2, i1 %retval_0_i53" [mem_write_top_rfi_C.cpp:152]   --->   Operation 450 'or' 'or_ln152_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 451 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln152_4 = or i1 %or_ln152_3, i1 %or_ln152_1" [mem_write_top_rfi_C.cpp:152]   --->   Operation 451 'or' 'or_ln152_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%or_ln152_5 = or i1 %retval_0_i109, i1 %retval_0_i123" [mem_write_top_rfi_C.cpp:152]   --->   Operation 452 'or' 'or_ln152_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%or_ln152_6 = or i1 %or_ln152_5, i1 %retval_0_i95" [mem_write_top_rfi_C.cpp:152]   --->   Operation 453 'or' 'or_ln152_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%or_ln152_7 = or i1 %retval_0_i151, i1 %retval_0_i165" [mem_write_top_rfi_C.cpp:152]   --->   Operation 454 'or' 'or_ln152_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%or_ln152_8 = or i1 %or_ln152_7, i1 %retval_0_i137" [mem_write_top_rfi_C.cpp:152]   --->   Operation 455 'or' 'or_ln152_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 456 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln152_9 = or i1 %or_ln152_8, i1 %or_ln152_6" [mem_write_top_rfi_C.cpp:152]   --->   Operation 456 'or' 'or_ln152_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 457 [1/1] (0.97ns) (out node of the LUT)   --->   "%shouldContinue = or i1 %or_ln152_9, i1 %or_ln152_4" [mem_write_top_rfi_C.cpp:152]   --->   Operation 457 'or' 'shouldContinue' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %shouldContinue, void, void" [mem_write_top_rfi_C.cpp:139]   --->   Operation 458 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 459 [1/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 459 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 460 'br' 'br_ln71' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_14 : Operation 461 [2/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 461 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 462 [3/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 462 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 463 [4/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 463 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 464 [5/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 464 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 465 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_10, i64 %tmp_10, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 465 'write' 'write_ln61' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln61_23 = sext i61 %trunc_ln61_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 466 'sext' 'sext_ln61_23' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i64 %gmem, i64 %sext_ln61_23" [mem_write_top_rfi_C.cpp:61]   --->   Operation 467 'getelementptr' 'gmem_addr_11' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (7.30ns)   --->   "%gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem_addr_11, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 468 'writereq' 'gmem_addr_11_req' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 469 [1/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 469 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 470 'br' 'br_ln71' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_15 : Operation 471 [2/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 471 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 472 [3/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 472 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 473 [4/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 473 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 474 [5/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 474 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 475 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem_addr_11, i64 %tmp_11, i8 255" [mem_write_top_rfi_C.cpp:61]   --->   Operation 475 'write' 'write_ln61' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 476 [1/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 476 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 477 'br' 'br_ln71' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_16 : Operation 478 [2/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 478 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 479 [3/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 479 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 480 [4/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 480 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 481 [5/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 481 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 482 [1/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 482 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 483 'br' 'br_ln71' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_17 : Operation 484 [2/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 484 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 485 [3/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 485 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 486 [4/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 486 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 487 [1/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 487 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 488 'br' 'br_ln71' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_18 : Operation 489 [2/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 489 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 490 [3/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 490 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 491 [1/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 491 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 492 'br' 'br_ln71' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_19 : Operation 493 [2/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 493 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 494 [1/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 494 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 495 'br' 'br_ln71' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>

State 21 <SV = 13> <Delay = 0.00>
ST_21 : Operation 496 [1/1] (0.00ns)   --->   "%ret_ln154 = ret" [mem_write_top_rfi_C.cpp:154]   --->   Operation 496 'ret' 'ret_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ raw_data_im_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ raw_data_im_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ raw_data_real_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ raw_data_real_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mad_R_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mad_R_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ raw_data_real_1_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ raw_data_real_1_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ std_R_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ std_R_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ raw_data_im_1_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ raw_data_im_1_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mad_I_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mad_I_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ std_I_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ std_I_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filtered_im_0_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filtered_im_0_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filtered_real_0_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filtered_real_0_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filtered_im_1_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filtered_im_1_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filtered_real_1_o_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filtered_real_1_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ current_rate_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_rate_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ current_factor_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0          (spectopmodule ) [ 0000000000000000000000]
filtered_real_1_o_mem_read (read          ) [ 0011111111111111111110]
filtered_im_1_o_mem_read   (read          ) [ 0011111111111111111110]
filtered_real_0_o_mem_read (read          ) [ 0011111111111111111110]
filtered_im_0_o_mem_read   (read          ) [ 0011111111111111111110]
std_I_o_mem_read           (read          ) [ 0011111111111111111110]
mad_I_o_mem_read           (read          ) [ 0011111111111111111110]
raw_data_im_1_o_mem_read   (read          ) [ 0011111111111111111110]
std_R_o_mem_read           (read          ) [ 0011111111111111111110]
raw_data_real_1_o_mem_read (read          ) [ 0011111111111111111110]
mad_R_o_mem_read           (read          ) [ 0011111111111111111110]
raw_data_real_o_mem_read   (read          ) [ 0011111111111111111110]
raw_data_im_o_mem_read     (read          ) [ 0011111111111111111110]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000]
br_ln0                     (br            ) [ 0000000000000000000000]
specpipeline_ln0           (specpipeline  ) [ 0000000000000000000000]
current_rate_10_load       (load          ) [ 0000000000000000000000]
icmp_ln58                  (icmp          ) [ 0000000000000000000000]
current_factor_10_load     (load          ) [ 0000000000000000000000]
icmp_ln58_1                (icmp          ) [ 0000000000000000000000]
and_ln58                   (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59                  (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln                     (bitconcatenate) [ 0000000000000000000000]
sext_ln61                  (sext          ) [ 0000000000000000000000]
add_ln61                   (add           ) [ 0000000000000000000000]
trunc_ln                   (partselect    ) [ 0001000000000000000000]
add_ln62                   (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71                  (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73                   (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
sext_ln61_1                (sext          ) [ 0000000000000000000000]
gmem_addr                  (getelementptr ) [ 0000111111000000000000]
gmem_addr_req              (writereq      ) [ 0000000000000000000000]
current_rate_9_load_1      (load          ) [ 0000000000000000000000]
icmp_ln58_2                (icmp          ) [ 0000000000000000000000]
current_factor_9_load_1    (load          ) [ 0000000000000000000000]
icmp_ln58_3                (icmp          ) [ 0000000000000000000000]
and_ln58_1                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_1                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_1                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_2                (sext          ) [ 0000000000000000000000]
add_ln61_1                 (add           ) [ 0000000000000000000000]
trunc_ln61_1               (partselect    ) [ 0000100000000000000000]
add_ln62_1                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_1                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_1                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
tmp                        (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_3                (sext          ) [ 0000000000000000000000]
gmem_addr_1                (getelementptr ) [ 0000011111100000000000]
gmem_addr_1_req            (writereq      ) [ 0000000000000000000000]
current_rate_6_load        (load          ) [ 0000000000000000000000]
icmp_ln58_4                (icmp          ) [ 0000000000000000000000]
current_factor_6_load      (load          ) [ 0000000000000000000000]
icmp_ln58_5                (icmp          ) [ 0000000000000000000000]
and_ln58_2                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_2                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_2                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_4                (sext          ) [ 0000000000000000000000]
add_ln61_2                 (add           ) [ 0000000000000000000000]
trunc_ln61_2               (partselect    ) [ 0000010000000000000000]
add_ln62_2                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_2                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_2                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
tmp_1                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_5                (sext          ) [ 0000000000000000000000]
gmem_addr_2                (getelementptr ) [ 0000001111110000000000]
gmem_addr_2_req            (writereq      ) [ 0000000000000000000000]
current_rate_2_load        (load          ) [ 0000000000000000000000]
icmp_ln58_6                (icmp          ) [ 0000000000000000000000]
current_factor_2_load      (load          ) [ 0000000000000000000000]
icmp_ln58_7                (icmp          ) [ 0000000000000000000000]
and_ln58_3                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_3                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_3                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_6                (sext          ) [ 0000000000000000000000]
add_ln61_3                 (add           ) [ 0000000000000000000000]
trunc_ln61_3               (partselect    ) [ 0000001000000000000000]
add_ln62_3                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_3                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_3                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
tmp_2                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_7                (sext          ) [ 0000000000000000000000]
gmem_addr_3                (getelementptr ) [ 0000000111111000000000]
gmem_addr_3_req            (writereq      ) [ 0000000000000000000000]
current_rate_4_load        (load          ) [ 0000000000000000000000]
icmp_ln58_8                (icmp          ) [ 0000000000000000000000]
current_factor_4_load      (load          ) [ 0000000000000000000000]
icmp_ln58_9                (icmp          ) [ 0000000000000000000000]
and_ln58_4                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_4                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_4                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_8                (sext          ) [ 0000000000000000000000]
add_ln61_4                 (add           ) [ 0000000000000000000000]
trunc_ln61_4               (partselect    ) [ 0000000100000000000000]
add_ln62_4                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_4                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_4                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
tmp_3                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_9                (sext          ) [ 0000000000000000000000]
gmem_addr_4                (getelementptr ) [ 0000000011111100000000]
gmem_addr_4_req            (writereq      ) [ 0000000000000000000000]
current_rate_3_load        (load          ) [ 0000000000000000000000]
icmp_ln58_10               (icmp          ) [ 0000000000000000000000]
current_factor_3_load      (load          ) [ 0000000000000000000000]
icmp_ln58_11               (icmp          ) [ 0000000000000000000000]
and_ln58_5                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_5                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_5                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_10               (sext          ) [ 0000000000000000000000]
add_ln61_5                 (add           ) [ 0000000000000000000000]
trunc_ln61_5               (partselect    ) [ 0000000010000000000000]
add_ln62_5                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_5                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_5                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
tmp_4                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_11               (sext          ) [ 0000000000000000000000]
gmem_addr_5                (getelementptr ) [ 0010000001111110000000]
gmem_addr_5_req            (writereq      ) [ 0000000000000000000000]
current_rate_1_load        (load          ) [ 0000000000000000000000]
icmp_ln58_12               (icmp          ) [ 0000000000000000000000]
current_factor_1_load      (load          ) [ 0000000000000000000000]
icmp_ln58_13               (icmp          ) [ 0000000000000000000000]
and_ln58_6                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_6                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_6                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_12               (sext          ) [ 0000000000000000000000]
add_ln61_6                 (add           ) [ 0000000000000000000000]
trunc_ln61_6               (partselect    ) [ 0000000001000000000000]
add_ln62_6                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_6                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_6                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
gmem_addr_resp             (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
tmp_5                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_13               (sext          ) [ 0000000000000000000000]
gmem_addr_6                (getelementptr ) [ 0011000000111111000000]
gmem_addr_6_req            (writereq      ) [ 0000000000000000000000]
current_rate_11_load       (load          ) [ 0000000000000000000000]
icmp_ln58_14               (icmp          ) [ 0000000000000000000000]
current_factor_11_load     (load          ) [ 0000000000000000000000]
icmp_ln58_15               (icmp          ) [ 0000000000000000000000]
and_ln58_7                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_7                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_7                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_14               (sext          ) [ 0000000000000000000000]
add_ln61_7                 (add           ) [ 0000000000000000000000]
trunc_ln61_7               (partselect    ) [ 0000000000100000000000]
add_ln62_7                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_7                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_7                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
gmem_addr_1_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
tmp_6                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_15               (sext          ) [ 0000000000000000000000]
gmem_addr_7                (getelementptr ) [ 0011100000011111100000]
gmem_addr_7_req            (writereq      ) [ 0000000000000000000000]
current_rate_8_load        (load          ) [ 0000000000000000000000]
icmp_ln58_16               (icmp          ) [ 0000000000000000000000]
current_factor_8_load      (load          ) [ 0000000000000000000000]
icmp_ln58_17               (icmp          ) [ 0000000000000000000000]
and_ln58_8                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_8                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_8                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_16               (sext          ) [ 0000000000000000000000]
add_ln61_8                 (add           ) [ 0000000000000000000000]
trunc_ln61_8               (partselect    ) [ 0000000000010000000000]
add_ln62_8                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_8                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_8                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
gmem_addr_2_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
tmp_7                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_17               (sext          ) [ 0000000000000000000000]
gmem_addr_8                (getelementptr ) [ 0011110000001111110000]
gmem_addr_8_req            (writereq      ) [ 0000000000000000000000]
current_rate_load          (load          ) [ 0000000000000000000000]
icmp_ln58_18               (icmp          ) [ 0000000000000000000000]
current_factor_load        (load          ) [ 0000000000000000000000]
icmp_ln58_19               (icmp          ) [ 0000000000000000000000]
and_ln58_9                 (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_9                (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_9                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_18               (sext          ) [ 0000000000000000000000]
add_ln61_9                 (add           ) [ 0000000000000000000000]
trunc_ln61_9               (partselect    ) [ 0000000000001000000000]
add_ln62_9                 (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_9                (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_9                 (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
gmem_addr_3_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
tmp_8                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_19               (sext          ) [ 0000000000000000000000]
gmem_addr_9                (getelementptr ) [ 0011111000000111111000]
gmem_addr_9_req            (writereq      ) [ 0000000000000000000000]
current_rate_5_load        (load          ) [ 0000000000000000000000]
icmp_ln58_20               (icmp          ) [ 0000000000000000000000]
current_factor_5_load      (load          ) [ 0000000000000000000000]
icmp_ln58_21               (icmp          ) [ 0000000000000000000000]
and_ln58_10                (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_10               (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_s                 (bitconcatenate) [ 0000000000000000000000]
sext_ln61_20               (sext          ) [ 0000000000000000000000]
add_ln61_10                (add           ) [ 0000000000000000000000]
trunc_ln61_s               (partselect    ) [ 0000000000000100000000]
add_ln62_10                (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_10               (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_10                (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
current_rate_7_load        (load          ) [ 0000000000000000000000]
icmp_ln58_22               (icmp          ) [ 0000000000000000000000]
current_factor_7_load      (load          ) [ 0000000000000000000000]
icmp_ln58_23               (icmp          ) [ 0000000000000000000000]
and_ln58_11                (and           ) [ 0011111111111111111110]
br_ln58                    (br            ) [ 0011111111111111111110]
icmp_ln59_11               (icmp          ) [ 0011111111111111111110]
br_ln59                    (br            ) [ 0000000000000000000000]
shl_ln61_10                (bitconcatenate) [ 0000000000000000000000]
sext_ln61_22               (sext          ) [ 0000000000000000000000]
add_ln61_11                (add           ) [ 0000000000000000000000]
trunc_ln61_10              (partselect    ) [ 0010000000000110000000]
add_ln62_11                (add           ) [ 0000000000000000000000]
store_ln62                 (store         ) [ 0000000000000000000000]
icmp_ln71_11               (icmp          ) [ 0011111111111111111110]
br_ln71                    (br            ) [ 0000000000000000000000]
store_ln72                 (store         ) [ 0000000000000000000000]
add_ln73_11                (add           ) [ 0000000000000000000000]
store_ln73                 (store         ) [ 0000000000000000000000]
br_ln74                    (br            ) [ 0000000000000000000000]
br_ln75                    (br            ) [ 0011111111111111111110]
shouldContinue_1           (phi           ) [ 0001111111111100000000]
retval_0_i25               (phi           ) [ 0000111111111100000000]
retval_0_i39               (phi           ) [ 0000011111111100000000]
retval_0_i53               (phi           ) [ 0000001111111100000000]
gmem_addr_4_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
retval_0_i67               (phi           ) [ 0000000111111100000000]
retval_0_i81               (phi           ) [ 0000000011111100000000]
retval_0_i95               (phi           ) [ 0000000001111100000000]
retval_0_i109              (phi           ) [ 0000000000111100000000]
retval_0_i123              (phi           ) [ 0000000000011100000000]
tmp_9                      (read          ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
retval_0_i137              (phi           ) [ 0000000000001100000000]
tmp_10                     (read          ) [ 0010000000000010000000]
sext_ln61_21               (sext          ) [ 0000000000000000000000]
gmem_addr_10               (getelementptr ) [ 0011111100000011111100]
gmem_addr_10_req           (writereq      ) [ 0000000000000000000000]
retval_0_i151              (phi           ) [ 0000000000000100000000]
tmp_11                     (read          ) [ 0011000000000011000000]
retval_0_i165              (phi           ) [ 0000000000000100000000]
or_ln152                   (or            ) [ 0000000000000000000000]
or_ln152_1                 (or            ) [ 0000000000000000000000]
or_ln152_2                 (or            ) [ 0000000000000000000000]
or_ln152_3                 (or            ) [ 0000000000000000000000]
or_ln152_4                 (or            ) [ 0000000000000000000000]
or_ln152_5                 (or            ) [ 0000000000000000000000]
or_ln152_6                 (or            ) [ 0000000000000000000000]
or_ln152_7                 (or            ) [ 0000000000000000000000]
or_ln152_8                 (or            ) [ 0000000000000000000000]
or_ln152_9                 (or            ) [ 0000000000000000000000]
shouldContinue             (or            ) [ 0011111110000011111110]
br_ln139                   (br            ) [ 0000000000000000000000]
gmem_addr_5_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
sext_ln61_23               (sext          ) [ 0000000000000000000000]
gmem_addr_11               (getelementptr ) [ 0001111110000001111110]
gmem_addr_11_req           (writereq      ) [ 0000000000000000000000]
gmem_addr_6_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
write_ln61                 (write         ) [ 0000000000000000000000]
gmem_addr_7_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
gmem_addr_8_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
gmem_addr_9_resp           (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
gmem_addr_10_resp          (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
gmem_addr_11_resp          (writeresp     ) [ 0000000000000000000000]
br_ln71                    (br            ) [ 0000000000000000000000]
ret_ln154                  (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="raw_data_im_o_mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_im_o_mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="raw_data_im_o_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_im_o_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="raw_data_real_o_mem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_real_o_mem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="raw_data_real_o_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_real_o_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mad_R_o_mem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mad_R_o_mem"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mad_R_o_stream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mad_R_o_stream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="raw_data_real_1_o_mem">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_real_1_o_mem"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="raw_data_real_1_o_stream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_real_1_o_stream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="std_R_o_mem">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="std_R_o_mem"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="std_R_o_stream">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="std_R_o_stream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="raw_data_im_1_o_mem">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_im_1_o_mem"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="raw_data_im_1_o_stream">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_im_1_o_stream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mad_I_o_mem">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mad_I_o_mem"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mad_I_o_stream">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mad_I_o_stream"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="std_I_o_mem">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="std_I_o_mem"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="std_I_o_stream">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="std_I_o_stream"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="filtered_im_0_o_mem">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_im_0_o_mem"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="filtered_im_0_o_stream">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_im_0_o_stream"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="filtered_real_0_o_mem">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_real_0_o_mem"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="filtered_real_0_o_stream">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_real_0_o_stream"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="filtered_im_1_o_mem">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_im_1_o_mem"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="filtered_im_1_o_stream">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_im_1_o_stream"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="filtered_real_1_o_mem">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_real_1_o_mem"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="filtered_real_1_o_stream">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_real_1_o_stream"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="current_rate_10">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="current_factor_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="current_rate_9">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="current_factor_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="current_rate_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="current_factor_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="current_rate_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="current_factor_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="current_rate_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="current_factor_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="current_rate_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="current_factor_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="current_rate_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="current_factor_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="current_rate_11">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="current_factor_11">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="current_rate_8">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="current_factor_8">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="current_rate">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="current_factor">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="current_rate_5">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="current_factor_5">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="current_rate_7">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_rate_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="current_factor_7">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_factor_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="filtered_real_1_o_mem_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filtered_real_1_o_mem_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="filtered_im_1_o_mem_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filtered_im_1_o_mem_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="filtered_real_0_o_mem_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filtered_real_0_o_mem_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="filtered_im_0_o_mem_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filtered_im_0_o_mem_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="std_I_o_mem_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="std_I_o_mem_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mad_I_o_mem_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mad_I_o_mem_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="raw_data_im_1_o_mem_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="raw_data_im_1_o_mem_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="std_R_o_mem_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="std_R_o_mem_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="raw_data_real_1_o_mem_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="raw_data_real_1_o_mem_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mad_R_o_mem_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mad_R_o_mem_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="raw_data_real_o_mem_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="raw_data_real_o_mem_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="raw_data_im_o_mem_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="raw_data_im_o_mem_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_writeresp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/3 gmem_addr_resp/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_read_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="write_ln61_write_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="1"/>
<pin id="304" dir="0" index="2" bw="64" slack="0"/>
<pin id="305" dir="0" index="3" bw="1" slack="0"/>
<pin id="306" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_writeresp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/4 gmem_addr_1_resp/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_1_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="write_ln61_write_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="1"/>
<pin id="327" dir="0" index="2" bw="64" slack="0"/>
<pin id="328" dir="0" index="3" bw="1" slack="0"/>
<pin id="329" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_writeresp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/5 gmem_addr_2_resp/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_2_read_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="write_ln61_write_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="1"/>
<pin id="350" dir="0" index="2" bw="64" slack="0"/>
<pin id="351" dir="0" index="3" bw="1" slack="0"/>
<pin id="352" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_writeresp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_3_req/6 gmem_addr_3_resp/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_3_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="write_ln61_write_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="1"/>
<pin id="373" dir="0" index="2" bw="64" slack="0"/>
<pin id="374" dir="0" index="3" bw="1" slack="0"/>
<pin id="375" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_writeresp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_4_req/7 gmem_addr_4_resp/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_4_read_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="write_ln61_write_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="0" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="1"/>
<pin id="396" dir="0" index="2" bw="64" slack="0"/>
<pin id="397" dir="0" index="3" bw="1" slack="0"/>
<pin id="398" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_writeresp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_5_req/8 gmem_addr_5_resp/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_5_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="write_ln61_write_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="1"/>
<pin id="419" dir="0" index="2" bw="64" slack="0"/>
<pin id="420" dir="0" index="3" bw="1" slack="0"/>
<pin id="421" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_writeresp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_6_req/9 gmem_addr_6_resp/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_6_read_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="write_ln61_write_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="1"/>
<pin id="442" dir="0" index="2" bw="64" slack="0"/>
<pin id="443" dir="0" index="3" bw="1" slack="0"/>
<pin id="444" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_writeresp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_7_req/10 gmem_addr_7_resp/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_7_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="0"/>
<pin id="459" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="462" class="1004" name="write_ln61_write_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="0" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="1"/>
<pin id="465" dir="0" index="2" bw="64" slack="0"/>
<pin id="466" dir="0" index="3" bw="1" slack="0"/>
<pin id="467" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_writeresp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_8_req/11 gmem_addr_8_resp/13 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_8_read_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="write_ln61_write_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="0" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="1"/>
<pin id="488" dir="0" index="2" bw="64" slack="0"/>
<pin id="489" dir="0" index="3" bw="1" slack="0"/>
<pin id="490" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_writeresp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_9_req/12 gmem_addr_9_resp/14 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_9_read_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="508" class="1004" name="write_ln61_write_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="0" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="1"/>
<pin id="511" dir="0" index="2" bw="64" slack="0"/>
<pin id="512" dir="0" index="3" bw="1" slack="0"/>
<pin id="513" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/13 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_10_read_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="64" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_writeresp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_10_req/13 gmem_addr_10_resp/15 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_11_read_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="537" class="1004" name="write_ln61_write_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="0" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="1"/>
<pin id="540" dir="0" index="2" bw="64" slack="1"/>
<pin id="541" dir="0" index="3" bw="1" slack="0"/>
<pin id="542" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/14 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_writeresp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_11_req/14 gmem_addr_11_resp/16 "/>
</bind>
</comp>

<comp id="553" class="1004" name="write_ln61_write_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="0" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="1"/>
<pin id="556" dir="0" index="2" bw="64" slack="2"/>
<pin id="557" dir="0" index="3" bw="1" slack="0"/>
<pin id="558" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/15 "/>
</bind>
</comp>

<comp id="562" class="1005" name="shouldContinue_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="11"/>
<pin id="564" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="shouldContinue_1 (phireg) "/>
</bind>
</comp>

<comp id="567" class="1004" name="shouldContinue_1_phi_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="11"/>
<pin id="569" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="2" bw="1" slack="11"/>
<pin id="571" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shouldContinue_1/13 "/>
</bind>
</comp>

<comp id="575" class="1005" name="retval_0_i25_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="10"/>
<pin id="577" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="retval_0_i25 (phireg) "/>
</bind>
</comp>

<comp id="580" class="1004" name="retval_0_i25_phi_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="10"/>
<pin id="582" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="1" slack="10"/>
<pin id="584" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i25/13 "/>
</bind>
</comp>

<comp id="588" class="1005" name="retval_0_i39_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="9"/>
<pin id="590" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="retval_0_i39 (phireg) "/>
</bind>
</comp>

<comp id="593" class="1004" name="retval_0_i39_phi_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="9"/>
<pin id="595" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="596" dir="0" index="2" bw="1" slack="9"/>
<pin id="597" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="598" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i39/13 "/>
</bind>
</comp>

<comp id="601" class="1005" name="retval_0_i53_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="8"/>
<pin id="603" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="retval_0_i53 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="retval_0_i53_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="8"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="1" slack="8"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i53/13 "/>
</bind>
</comp>

<comp id="614" class="1005" name="retval_0_i67_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="7"/>
<pin id="616" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="retval_0_i67 (phireg) "/>
</bind>
</comp>

<comp id="619" class="1004" name="retval_0_i67_phi_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="7"/>
<pin id="621" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="622" dir="0" index="2" bw="1" slack="7"/>
<pin id="623" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i67/13 "/>
</bind>
</comp>

<comp id="627" class="1005" name="retval_0_i81_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="6"/>
<pin id="629" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="retval_0_i81 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="retval_0_i81_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="6"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="1" slack="6"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i81/13 "/>
</bind>
</comp>

<comp id="640" class="1005" name="retval_0_i95_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="5"/>
<pin id="642" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="retval_0_i95 (phireg) "/>
</bind>
</comp>

<comp id="645" class="1004" name="retval_0_i95_phi_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="5"/>
<pin id="647" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="648" dir="0" index="2" bw="1" slack="5"/>
<pin id="649" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="650" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i95/13 "/>
</bind>
</comp>

<comp id="653" class="1005" name="retval_0_i109_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="4"/>
<pin id="655" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="retval_0_i109 (phireg) "/>
</bind>
</comp>

<comp id="658" class="1004" name="retval_0_i109_phi_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="4"/>
<pin id="660" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="661" dir="0" index="2" bw="1" slack="4"/>
<pin id="662" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="663" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i109/13 "/>
</bind>
</comp>

<comp id="666" class="1005" name="retval_0_i123_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="3"/>
<pin id="668" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="retval_0_i123 (phireg) "/>
</bind>
</comp>

<comp id="671" class="1004" name="retval_0_i123_phi_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="3"/>
<pin id="673" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="2" bw="1" slack="3"/>
<pin id="675" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="676" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i123/13 "/>
</bind>
</comp>

<comp id="679" class="1005" name="retval_0_i137_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="2"/>
<pin id="681" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="retval_0_i137 (phireg) "/>
</bind>
</comp>

<comp id="684" class="1004" name="retval_0_i137_phi_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="2"/>
<pin id="686" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="687" dir="0" index="2" bw="1" slack="2"/>
<pin id="688" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="689" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i137/13 "/>
</bind>
</comp>

<comp id="692" class="1005" name="retval_0_i151_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="retval_0_i151 (phireg) "/>
</bind>
</comp>

<comp id="697" class="1004" name="retval_0_i151_phi_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="700" dir="0" index="2" bw="1" slack="1"/>
<pin id="701" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="702" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i151/13 "/>
</bind>
</comp>

<comp id="705" class="1005" name="retval_0_i165_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="retval_0_i165 (phireg) "/>
</bind>
</comp>

<comp id="710" class="1004" name="retval_0_i165_phi_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="713" dir="0" index="2" bw="1" slack="1"/>
<pin id="714" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="715" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_i165/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="current_rate_10_load_load_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_10_load/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="icmp_ln58_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="current_factor_10_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_10_load/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln58_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_1/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="and_ln58_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln59_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="shl_ln_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="35" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln61_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="35" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln61_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="35" slack="0"/>
<pin id="764" dir="0" index="1" bw="64" slack="1"/>
<pin id="765" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="61" slack="0"/>
<pin id="769" dir="0" index="1" bw="64" slack="0"/>
<pin id="770" dir="0" index="2" bw="3" slack="0"/>
<pin id="771" dir="0" index="3" bw="7" slack="0"/>
<pin id="772" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln62_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="store_ln62_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln71_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="store_ln72_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln73_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln73_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln61_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="61" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="gmem_addr_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="0"/>
<pin id="818" dir="0" index="1" bw="64" slack="0"/>
<pin id="819" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="current_rate_9_load_1_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_9_load_1/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_ln58_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_2/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="current_factor_9_load_1_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_9_load_1/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="icmp_ln58_3_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_3/3 "/>
</bind>
</comp>

<comp id="843" class="1004" name="and_ln58_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_1/3 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp_ln59_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_1/3 "/>
</bind>
</comp>

<comp id="855" class="1004" name="shl_ln61_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="35" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_1/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sext_ln61_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="35" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_2/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln61_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="35" slack="0"/>
<pin id="869" dir="0" index="1" bw="64" slack="2"/>
<pin id="870" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/3 "/>
</bind>
</comp>

<comp id="872" class="1004" name="trunc_ln61_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="61" slack="0"/>
<pin id="874" dir="0" index="1" bw="64" slack="0"/>
<pin id="875" dir="0" index="2" bw="3" slack="0"/>
<pin id="876" dir="0" index="3" bw="7" slack="0"/>
<pin id="877" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_1/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln62_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/3 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln62_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/3 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln71_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/3 "/>
</bind>
</comp>

<comp id="900" class="1004" name="store_ln72_store_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln73_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/3 "/>
</bind>
</comp>

<comp id="912" class="1004" name="store_ln73_store_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/3 "/>
</bind>
</comp>

<comp id="918" class="1004" name="sext_ln61_3_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="61" slack="1"/>
<pin id="920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_3/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="gmem_addr_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="0"/>
<pin id="923" dir="0" index="1" bw="64" slack="0"/>
<pin id="924" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/4 "/>
</bind>
</comp>

<comp id="928" class="1004" name="current_rate_6_load_load_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_6_load/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="icmp_ln58_4_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_4/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="current_factor_6_load_load_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_6_load/4 "/>
</bind>
</comp>

<comp id="942" class="1004" name="icmp_ln58_5_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_5/4 "/>
</bind>
</comp>

<comp id="948" class="1004" name="and_ln58_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_2/4 "/>
</bind>
</comp>

<comp id="954" class="1004" name="icmp_ln59_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_2/4 "/>
</bind>
</comp>

<comp id="960" class="1004" name="shl_ln61_2_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="35" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="0" index="2" bw="1" slack="0"/>
<pin id="964" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_2/4 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln61_4_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="35" slack="0"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_4/4 "/>
</bind>
</comp>

<comp id="972" class="1004" name="add_ln61_2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="35" slack="0"/>
<pin id="974" dir="0" index="1" bw="64" slack="3"/>
<pin id="975" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/4 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln61_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="61" slack="0"/>
<pin id="979" dir="0" index="1" bw="64" slack="0"/>
<pin id="980" dir="0" index="2" bw="3" slack="0"/>
<pin id="981" dir="0" index="3" bw="7" slack="0"/>
<pin id="982" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_2/4 "/>
</bind>
</comp>

<comp id="987" class="1004" name="add_ln62_2_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/4 "/>
</bind>
</comp>

<comp id="993" class="1004" name="store_ln62_store_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln71_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_2/4 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="store_ln72_store_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="0"/>
<pin id="1008" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/4 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln73_2_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="store_ln73_store_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="0"/>
<pin id="1019" dir="0" index="1" bw="32" slack="0"/>
<pin id="1020" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/4 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="sext_ln61_5_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="61" slack="1"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_5/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="gmem_addr_2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="0"/>
<pin id="1028" dir="0" index="1" bw="64" slack="0"/>
<pin id="1029" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="current_rate_2_load_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="0"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_2_load/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="icmp_ln58_6_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="0" index="1" bw="32" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_6/5 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="current_factor_2_load_load_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="0"/>
<pin id="1045" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_2_load/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="icmp_ln58_7_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="0" index="1" bw="32" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_7/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="and_ln58_3_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_3/5 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="icmp_ln59_3_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="0"/>
<pin id="1061" dir="0" index="1" bw="32" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_3/5 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="shl_ln61_3_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="35" slack="0"/>
<pin id="1067" dir="0" index="1" bw="32" slack="0"/>
<pin id="1068" dir="0" index="2" bw="1" slack="0"/>
<pin id="1069" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_3/5 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sext_ln61_6_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="35" slack="0"/>
<pin id="1075" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_6/5 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="add_ln61_3_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="35" slack="0"/>
<pin id="1079" dir="0" index="1" bw="64" slack="4"/>
<pin id="1080" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_3/5 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="trunc_ln61_3_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="61" slack="0"/>
<pin id="1084" dir="0" index="1" bw="64" slack="0"/>
<pin id="1085" dir="0" index="2" bw="3" slack="0"/>
<pin id="1086" dir="0" index="3" bw="7" slack="0"/>
<pin id="1087" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_3/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="add_ln62_3_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_3/5 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="store_ln62_store_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="0"/>
<pin id="1100" dir="0" index="1" bw="32" slack="0"/>
<pin id="1101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="icmp_ln71_3_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_3/5 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="store_ln72_store_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="0"/>
<pin id="1113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/5 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="add_ln73_3_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_3/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="store_ln73_store_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="0"/>
<pin id="1124" dir="0" index="1" bw="32" slack="0"/>
<pin id="1125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sext_ln61_7_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="61" slack="1"/>
<pin id="1130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_7/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="gmem_addr_3_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="64" slack="0"/>
<pin id="1133" dir="0" index="1" bw="64" slack="0"/>
<pin id="1134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/6 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="current_rate_4_load_load_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="0"/>
<pin id="1140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_4_load/6 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="icmp_ln58_8_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="0"/>
<pin id="1144" dir="0" index="1" bw="32" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_8/6 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="current_factor_4_load_load_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_4_load/6 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="icmp_ln58_9_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="0" index="1" bw="32" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_9/6 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="and_ln58_4_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_4/6 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="icmp_ln59_4_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="0"/>
<pin id="1166" dir="0" index="1" bw="32" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_4/6 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="shl_ln61_4_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="35" slack="0"/>
<pin id="1172" dir="0" index="1" bw="32" slack="0"/>
<pin id="1173" dir="0" index="2" bw="1" slack="0"/>
<pin id="1174" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_4/6 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sext_ln61_8_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="35" slack="0"/>
<pin id="1180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_8/6 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="add_ln61_4_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="35" slack="0"/>
<pin id="1184" dir="0" index="1" bw="64" slack="5"/>
<pin id="1185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_4/6 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="trunc_ln61_4_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="61" slack="0"/>
<pin id="1189" dir="0" index="1" bw="64" slack="0"/>
<pin id="1190" dir="0" index="2" bw="3" slack="0"/>
<pin id="1191" dir="0" index="3" bw="7" slack="0"/>
<pin id="1192" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_4/6 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="add_ln62_4_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_4/6 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="store_ln62_store_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="0"/>
<pin id="1205" dir="0" index="1" bw="32" slack="0"/>
<pin id="1206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/6 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="icmp_ln71_4_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="0"/>
<pin id="1211" dir="0" index="1" bw="32" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_4/6 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="store_ln72_store_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="32" slack="0"/>
<pin id="1218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/6 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="add_ln73_4_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="0" index="1" bw="1" slack="0"/>
<pin id="1224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_4/6 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="store_ln73_store_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="0"/>
<pin id="1229" dir="0" index="1" bw="32" slack="0"/>
<pin id="1230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/6 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="sext_ln61_9_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="61" slack="1"/>
<pin id="1235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_9/7 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="gmem_addr_4_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="64" slack="0"/>
<pin id="1238" dir="0" index="1" bw="64" slack="0"/>
<pin id="1239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/7 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="current_rate_3_load_load_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_3_load/7 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="icmp_ln58_10_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="0"/>
<pin id="1249" dir="0" index="1" bw="32" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_10/7 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="current_factor_3_load_load_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="0"/>
<pin id="1255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_3_load/7 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="icmp_ln58_11_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="0" index="1" bw="32" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_11/7 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="and_ln58_5_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="0"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_5/7 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="icmp_ln59_5_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_5/7 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="shl_ln61_5_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="35" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="0"/>
<pin id="1278" dir="0" index="2" bw="1" slack="0"/>
<pin id="1279" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_5/7 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="sext_ln61_10_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="35" slack="0"/>
<pin id="1285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_10/7 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="add_ln61_5_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="35" slack="0"/>
<pin id="1289" dir="0" index="1" bw="64" slack="6"/>
<pin id="1290" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_5/7 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="trunc_ln61_5_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="61" slack="0"/>
<pin id="1294" dir="0" index="1" bw="64" slack="0"/>
<pin id="1295" dir="0" index="2" bw="3" slack="0"/>
<pin id="1296" dir="0" index="3" bw="7" slack="0"/>
<pin id="1297" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_5/7 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="add_ln62_5_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="0"/>
<pin id="1304" dir="0" index="1" bw="1" slack="0"/>
<pin id="1305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_5/7 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="store_ln62_store_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="0"/>
<pin id="1310" dir="0" index="1" bw="32" slack="0"/>
<pin id="1311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/7 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="icmp_ln71_5_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="0"/>
<pin id="1316" dir="0" index="1" bw="32" slack="0"/>
<pin id="1317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_5/7 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="store_ln72_store_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="32" slack="0"/>
<pin id="1323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/7 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="add_ln73_5_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="0" index="1" bw="1" slack="0"/>
<pin id="1329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_5/7 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="store_ln73_store_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="0"/>
<pin id="1334" dir="0" index="1" bw="32" slack="0"/>
<pin id="1335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/7 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="sext_ln61_11_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="61" slack="1"/>
<pin id="1340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_11/8 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="gmem_addr_5_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="64" slack="0"/>
<pin id="1343" dir="0" index="1" bw="64" slack="0"/>
<pin id="1344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/8 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="current_rate_1_load_load_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="0"/>
<pin id="1350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_1_load/8 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="icmp_ln58_12_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="0"/>
<pin id="1354" dir="0" index="1" bw="32" slack="0"/>
<pin id="1355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_12/8 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="current_factor_1_load_load_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="0"/>
<pin id="1360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_1_load/8 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="icmp_ln58_13_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="0"/>
<pin id="1364" dir="0" index="1" bw="32" slack="0"/>
<pin id="1365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_13/8 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="and_ln58_6_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="0"/>
<pin id="1370" dir="0" index="1" bw="1" slack="0"/>
<pin id="1371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_6/8 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="icmp_ln59_6_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="0"/>
<pin id="1376" dir="0" index="1" bw="32" slack="0"/>
<pin id="1377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_6/8 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="shl_ln61_6_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="35" slack="0"/>
<pin id="1382" dir="0" index="1" bw="32" slack="0"/>
<pin id="1383" dir="0" index="2" bw="1" slack="0"/>
<pin id="1384" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_6/8 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="sext_ln61_12_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="35" slack="0"/>
<pin id="1390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_12/8 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="add_ln61_6_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="35" slack="0"/>
<pin id="1394" dir="0" index="1" bw="64" slack="7"/>
<pin id="1395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_6/8 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="trunc_ln61_6_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="61" slack="0"/>
<pin id="1399" dir="0" index="1" bw="64" slack="0"/>
<pin id="1400" dir="0" index="2" bw="3" slack="0"/>
<pin id="1401" dir="0" index="3" bw="7" slack="0"/>
<pin id="1402" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_6/8 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="add_ln62_6_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="0"/>
<pin id="1409" dir="0" index="1" bw="1" slack="0"/>
<pin id="1410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_6/8 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="store_ln62_store_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="0"/>
<pin id="1415" dir="0" index="1" bw="32" slack="0"/>
<pin id="1416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/8 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="icmp_ln71_6_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="0"/>
<pin id="1421" dir="0" index="1" bw="32" slack="0"/>
<pin id="1422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_6/8 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="store_ln72_store_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="0"/>
<pin id="1427" dir="0" index="1" bw="32" slack="0"/>
<pin id="1428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/8 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="add_ln73_6_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="32" slack="0"/>
<pin id="1433" dir="0" index="1" bw="1" slack="0"/>
<pin id="1434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_6/8 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="store_ln73_store_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="0"/>
<pin id="1439" dir="0" index="1" bw="32" slack="0"/>
<pin id="1440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/8 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="sext_ln61_13_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="61" slack="1"/>
<pin id="1445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_13/9 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="gmem_addr_6_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="64" slack="0"/>
<pin id="1448" dir="0" index="1" bw="64" slack="0"/>
<pin id="1449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/9 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="current_rate_11_load_load_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="0"/>
<pin id="1455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_11_load/9 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="icmp_ln58_14_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="0"/>
<pin id="1459" dir="0" index="1" bw="32" slack="0"/>
<pin id="1460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_14/9 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="current_factor_11_load_load_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="0"/>
<pin id="1465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_11_load/9 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="icmp_ln58_15_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="0"/>
<pin id="1469" dir="0" index="1" bw="32" slack="0"/>
<pin id="1470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_15/9 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="and_ln58_7_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="1" slack="0"/>
<pin id="1475" dir="0" index="1" bw="1" slack="0"/>
<pin id="1476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_7/9 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="icmp_ln59_7_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="0"/>
<pin id="1481" dir="0" index="1" bw="32" slack="0"/>
<pin id="1482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_7/9 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="shl_ln61_7_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="35" slack="0"/>
<pin id="1487" dir="0" index="1" bw="32" slack="0"/>
<pin id="1488" dir="0" index="2" bw="1" slack="0"/>
<pin id="1489" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_7/9 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="sext_ln61_14_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="35" slack="0"/>
<pin id="1495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_14/9 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="add_ln61_7_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="35" slack="0"/>
<pin id="1499" dir="0" index="1" bw="64" slack="8"/>
<pin id="1500" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_7/9 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="trunc_ln61_7_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="61" slack="0"/>
<pin id="1504" dir="0" index="1" bw="64" slack="0"/>
<pin id="1505" dir="0" index="2" bw="3" slack="0"/>
<pin id="1506" dir="0" index="3" bw="7" slack="0"/>
<pin id="1507" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_7/9 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="add_ln62_7_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="32" slack="0"/>
<pin id="1514" dir="0" index="1" bw="1" slack="0"/>
<pin id="1515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_7/9 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="store_ln62_store_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="0"/>
<pin id="1520" dir="0" index="1" bw="32" slack="0"/>
<pin id="1521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/9 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="icmp_ln71_7_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="0"/>
<pin id="1526" dir="0" index="1" bw="32" slack="0"/>
<pin id="1527" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_7/9 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="store_ln72_store_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="0"/>
<pin id="1532" dir="0" index="1" bw="32" slack="0"/>
<pin id="1533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/9 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="add_ln73_7_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="0"/>
<pin id="1538" dir="0" index="1" bw="1" slack="0"/>
<pin id="1539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_7/9 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="store_ln73_store_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="0"/>
<pin id="1544" dir="0" index="1" bw="32" slack="0"/>
<pin id="1545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/9 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="sext_ln61_15_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="61" slack="1"/>
<pin id="1550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_15/10 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="gmem_addr_7_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="64" slack="0"/>
<pin id="1553" dir="0" index="1" bw="64" slack="0"/>
<pin id="1554" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/10 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="current_rate_8_load_load_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="32" slack="0"/>
<pin id="1560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_8_load/10 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="icmp_ln58_16_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="0"/>
<pin id="1564" dir="0" index="1" bw="32" slack="0"/>
<pin id="1565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_16/10 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="current_factor_8_load_load_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="0"/>
<pin id="1570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_8_load/10 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="icmp_ln58_17_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="0"/>
<pin id="1574" dir="0" index="1" bw="32" slack="0"/>
<pin id="1575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_17/10 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="and_ln58_8_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="1" slack="0"/>
<pin id="1580" dir="0" index="1" bw="1" slack="0"/>
<pin id="1581" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_8/10 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="icmp_ln59_8_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="0"/>
<pin id="1586" dir="0" index="1" bw="32" slack="0"/>
<pin id="1587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_8/10 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="shl_ln61_8_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="35" slack="0"/>
<pin id="1592" dir="0" index="1" bw="32" slack="0"/>
<pin id="1593" dir="0" index="2" bw="1" slack="0"/>
<pin id="1594" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_8/10 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="sext_ln61_16_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="35" slack="0"/>
<pin id="1600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_16/10 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="add_ln61_8_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="35" slack="0"/>
<pin id="1604" dir="0" index="1" bw="64" slack="9"/>
<pin id="1605" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_8/10 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="trunc_ln61_8_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="61" slack="0"/>
<pin id="1609" dir="0" index="1" bw="64" slack="0"/>
<pin id="1610" dir="0" index="2" bw="3" slack="0"/>
<pin id="1611" dir="0" index="3" bw="7" slack="0"/>
<pin id="1612" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_8/10 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="add_ln62_8_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="0"/>
<pin id="1619" dir="0" index="1" bw="1" slack="0"/>
<pin id="1620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_8/10 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="store_ln62_store_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="0"/>
<pin id="1625" dir="0" index="1" bw="32" slack="0"/>
<pin id="1626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/10 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="icmp_ln71_8_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="32" slack="0"/>
<pin id="1631" dir="0" index="1" bw="32" slack="0"/>
<pin id="1632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_8/10 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="store_ln72_store_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="0"/>
<pin id="1637" dir="0" index="1" bw="32" slack="0"/>
<pin id="1638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/10 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="add_ln73_8_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="0"/>
<pin id="1643" dir="0" index="1" bw="1" slack="0"/>
<pin id="1644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_8/10 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="store_ln73_store_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="0"/>
<pin id="1649" dir="0" index="1" bw="32" slack="0"/>
<pin id="1650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/10 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="sext_ln61_17_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="61" slack="1"/>
<pin id="1655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_17/11 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="gmem_addr_8_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="64" slack="0"/>
<pin id="1658" dir="0" index="1" bw="64" slack="0"/>
<pin id="1659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/11 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="current_rate_load_load_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="0"/>
<pin id="1665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_load/11 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="icmp_ln58_18_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="32" slack="0"/>
<pin id="1669" dir="0" index="1" bw="32" slack="0"/>
<pin id="1670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_18/11 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="current_factor_load_load_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="32" slack="0"/>
<pin id="1675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_load/11 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="icmp_ln58_19_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="32" slack="0"/>
<pin id="1679" dir="0" index="1" bw="32" slack="0"/>
<pin id="1680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_19/11 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="and_ln58_9_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="0"/>
<pin id="1685" dir="0" index="1" bw="1" slack="0"/>
<pin id="1686" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_9/11 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="icmp_ln59_9_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="32" slack="0"/>
<pin id="1691" dir="0" index="1" bw="32" slack="0"/>
<pin id="1692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_9/11 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="shl_ln61_9_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="35" slack="0"/>
<pin id="1697" dir="0" index="1" bw="32" slack="0"/>
<pin id="1698" dir="0" index="2" bw="1" slack="0"/>
<pin id="1699" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_9/11 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="sext_ln61_18_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="35" slack="0"/>
<pin id="1705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_18/11 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="add_ln61_9_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="35" slack="0"/>
<pin id="1709" dir="0" index="1" bw="64" slack="10"/>
<pin id="1710" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_9/11 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="trunc_ln61_9_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="61" slack="0"/>
<pin id="1714" dir="0" index="1" bw="64" slack="0"/>
<pin id="1715" dir="0" index="2" bw="3" slack="0"/>
<pin id="1716" dir="0" index="3" bw="7" slack="0"/>
<pin id="1717" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_9/11 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="add_ln62_9_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="0"/>
<pin id="1724" dir="0" index="1" bw="1" slack="0"/>
<pin id="1725" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_9/11 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="store_ln62_store_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="32" slack="0"/>
<pin id="1730" dir="0" index="1" bw="32" slack="0"/>
<pin id="1731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/11 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="icmp_ln71_9_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="32" slack="0"/>
<pin id="1736" dir="0" index="1" bw="32" slack="0"/>
<pin id="1737" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_9/11 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="store_ln72_store_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="0"/>
<pin id="1742" dir="0" index="1" bw="32" slack="0"/>
<pin id="1743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/11 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="add_ln73_9_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="32" slack="0"/>
<pin id="1748" dir="0" index="1" bw="1" slack="0"/>
<pin id="1749" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_9/11 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="store_ln73_store_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="32" slack="0"/>
<pin id="1754" dir="0" index="1" bw="32" slack="0"/>
<pin id="1755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/11 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="sext_ln61_19_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="61" slack="1"/>
<pin id="1760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_19/12 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="gmem_addr_9_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="64" slack="0"/>
<pin id="1763" dir="0" index="1" bw="64" slack="0"/>
<pin id="1764" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/12 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="current_rate_5_load_load_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="0"/>
<pin id="1770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_5_load/12 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="icmp_ln58_20_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="32" slack="0"/>
<pin id="1774" dir="0" index="1" bw="32" slack="0"/>
<pin id="1775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_20/12 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="current_factor_5_load_load_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="32" slack="0"/>
<pin id="1780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_5_load/12 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="icmp_ln58_21_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="0"/>
<pin id="1784" dir="0" index="1" bw="32" slack="0"/>
<pin id="1785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_21/12 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="and_ln58_10_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="1" slack="0"/>
<pin id="1790" dir="0" index="1" bw="1" slack="0"/>
<pin id="1791" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_10/12 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="icmp_ln59_10_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="32" slack="0"/>
<pin id="1796" dir="0" index="1" bw="32" slack="0"/>
<pin id="1797" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_10/12 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="shl_ln61_s_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="35" slack="0"/>
<pin id="1802" dir="0" index="1" bw="32" slack="0"/>
<pin id="1803" dir="0" index="2" bw="1" slack="0"/>
<pin id="1804" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_s/12 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="sext_ln61_20_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="35" slack="0"/>
<pin id="1810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_20/12 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="add_ln61_10_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="35" slack="0"/>
<pin id="1814" dir="0" index="1" bw="64" slack="11"/>
<pin id="1815" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_10/12 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="trunc_ln61_s_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="61" slack="0"/>
<pin id="1819" dir="0" index="1" bw="64" slack="0"/>
<pin id="1820" dir="0" index="2" bw="3" slack="0"/>
<pin id="1821" dir="0" index="3" bw="7" slack="0"/>
<pin id="1822" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_s/12 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="add_ln62_10_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="32" slack="0"/>
<pin id="1829" dir="0" index="1" bw="1" slack="0"/>
<pin id="1830" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_10/12 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="store_ln62_store_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="32" slack="0"/>
<pin id="1835" dir="0" index="1" bw="32" slack="0"/>
<pin id="1836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/12 "/>
</bind>
</comp>

<comp id="1839" class="1004" name="icmp_ln71_10_fu_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="32" slack="0"/>
<pin id="1841" dir="0" index="1" bw="32" slack="0"/>
<pin id="1842" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_10/12 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="store_ln72_store_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="1" slack="0"/>
<pin id="1847" dir="0" index="1" bw="32" slack="0"/>
<pin id="1848" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/12 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="add_ln73_10_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="0"/>
<pin id="1853" dir="0" index="1" bw="1" slack="0"/>
<pin id="1854" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_10/12 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="store_ln73_store_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="32" slack="0"/>
<pin id="1859" dir="0" index="1" bw="32" slack="0"/>
<pin id="1860" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/12 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="current_rate_7_load_load_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="0"/>
<pin id="1865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_rate_7_load/12 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="icmp_ln58_22_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="32" slack="0"/>
<pin id="1869" dir="0" index="1" bw="32" slack="0"/>
<pin id="1870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_22/12 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="current_factor_7_load_load_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="32" slack="0"/>
<pin id="1875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_factor_7_load/12 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="icmp_ln58_23_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="0"/>
<pin id="1879" dir="0" index="1" bw="32" slack="0"/>
<pin id="1880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_23/12 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="and_ln58_11_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="1" slack="0"/>
<pin id="1885" dir="0" index="1" bw="1" slack="0"/>
<pin id="1886" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_11/12 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="icmp_ln59_11_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="32" slack="0"/>
<pin id="1891" dir="0" index="1" bw="32" slack="0"/>
<pin id="1892" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_11/12 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="shl_ln61_10_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="35" slack="0"/>
<pin id="1897" dir="0" index="1" bw="32" slack="0"/>
<pin id="1898" dir="0" index="2" bw="1" slack="0"/>
<pin id="1899" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_10/12 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="sext_ln61_22_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="35" slack="0"/>
<pin id="1905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_22/12 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="add_ln61_11_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="35" slack="0"/>
<pin id="1909" dir="0" index="1" bw="64" slack="11"/>
<pin id="1910" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_11/12 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="trunc_ln61_10_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="61" slack="0"/>
<pin id="1914" dir="0" index="1" bw="64" slack="0"/>
<pin id="1915" dir="0" index="2" bw="3" slack="0"/>
<pin id="1916" dir="0" index="3" bw="7" slack="0"/>
<pin id="1917" dir="1" index="4" bw="61" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_10/12 "/>
</bind>
</comp>

<comp id="1922" class="1004" name="add_ln62_11_fu_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="32" slack="0"/>
<pin id="1924" dir="0" index="1" bw="1" slack="0"/>
<pin id="1925" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_11/12 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="store_ln62_store_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="0"/>
<pin id="1930" dir="0" index="1" bw="32" slack="0"/>
<pin id="1931" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/12 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="icmp_ln71_11_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="32" slack="0"/>
<pin id="1936" dir="0" index="1" bw="32" slack="0"/>
<pin id="1937" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_11/12 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="store_ln72_store_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="1" slack="0"/>
<pin id="1942" dir="0" index="1" bw="32" slack="0"/>
<pin id="1943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/12 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="add_ln73_11_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="32" slack="0"/>
<pin id="1948" dir="0" index="1" bw="1" slack="0"/>
<pin id="1949" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_11/12 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="store_ln73_store_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="32" slack="0"/>
<pin id="1954" dir="0" index="1" bw="32" slack="0"/>
<pin id="1955" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/12 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="sext_ln61_21_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="61" slack="1"/>
<pin id="1960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_21/13 "/>
</bind>
</comp>

<comp id="1961" class="1004" name="gmem_addr_10_fu_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="64" slack="0"/>
<pin id="1963" dir="0" index="1" bw="64" slack="0"/>
<pin id="1964" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_10/13 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="or_ln152_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="1" slack="0"/>
<pin id="1970" dir="0" index="1" bw="1" slack="0"/>
<pin id="1971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152/13 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="or_ln152_1_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="1" slack="0"/>
<pin id="1976" dir="0" index="1" bw="1" slack="0"/>
<pin id="1977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_1/13 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="or_ln152_2_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="1" slack="0"/>
<pin id="1982" dir="0" index="1" bw="1" slack="0"/>
<pin id="1983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_2/13 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="or_ln152_3_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="1" slack="0"/>
<pin id="1988" dir="0" index="1" bw="1" slack="0"/>
<pin id="1989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_3/13 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="or_ln152_4_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="1" slack="0"/>
<pin id="1994" dir="0" index="1" bw="1" slack="0"/>
<pin id="1995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_4/13 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="or_ln152_5_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="1" slack="0"/>
<pin id="2000" dir="0" index="1" bw="1" slack="0"/>
<pin id="2001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_5/13 "/>
</bind>
</comp>

<comp id="2004" class="1004" name="or_ln152_6_fu_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="1" slack="0"/>
<pin id="2006" dir="0" index="1" bw="1" slack="0"/>
<pin id="2007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_6/13 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="or_ln152_7_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="1" slack="0"/>
<pin id="2012" dir="0" index="1" bw="1" slack="0"/>
<pin id="2013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_7/13 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="or_ln152_8_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="1" slack="0"/>
<pin id="2018" dir="0" index="1" bw="1" slack="0"/>
<pin id="2019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_8/13 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="or_ln152_9_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="1" slack="0"/>
<pin id="2024" dir="0" index="1" bw="1" slack="0"/>
<pin id="2025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152_9/13 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="shouldContinue_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="1" slack="0"/>
<pin id="2030" dir="0" index="1" bw="1" slack="0"/>
<pin id="2031" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="shouldContinue/13 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="sext_ln61_23_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="61" slack="2"/>
<pin id="2036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_23/14 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="gmem_addr_11_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="64" slack="0"/>
<pin id="2039" dir="0" index="1" bw="64" slack="0"/>
<pin id="2040" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_11/14 "/>
</bind>
</comp>

<comp id="2044" class="1005" name="filtered_real_1_o_mem_read_reg_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="64" slack="11"/>
<pin id="2046" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="filtered_real_1_o_mem_read "/>
</bind>
</comp>

<comp id="2049" class="1005" name="filtered_im_1_o_mem_read_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="64" slack="11"/>
<pin id="2051" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="filtered_im_1_o_mem_read "/>
</bind>
</comp>

<comp id="2054" class="1005" name="filtered_real_0_o_mem_read_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="64" slack="10"/>
<pin id="2056" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="filtered_real_0_o_mem_read "/>
</bind>
</comp>

<comp id="2059" class="1005" name="filtered_im_0_o_mem_read_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="64" slack="9"/>
<pin id="2061" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="filtered_im_0_o_mem_read "/>
</bind>
</comp>

<comp id="2064" class="1005" name="std_I_o_mem_read_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="64" slack="8"/>
<pin id="2066" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="std_I_o_mem_read "/>
</bind>
</comp>

<comp id="2069" class="1005" name="mad_I_o_mem_read_reg_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="64" slack="7"/>
<pin id="2071" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="mad_I_o_mem_read "/>
</bind>
</comp>

<comp id="2074" class="1005" name="raw_data_im_1_o_mem_read_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="64" slack="6"/>
<pin id="2076" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="raw_data_im_1_o_mem_read "/>
</bind>
</comp>

<comp id="2079" class="1005" name="std_R_o_mem_read_reg_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="64" slack="5"/>
<pin id="2081" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="std_R_o_mem_read "/>
</bind>
</comp>

<comp id="2084" class="1005" name="raw_data_real_1_o_mem_read_reg_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="64" slack="4"/>
<pin id="2086" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="raw_data_real_1_o_mem_read "/>
</bind>
</comp>

<comp id="2089" class="1005" name="mad_R_o_mem_read_reg_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="64" slack="3"/>
<pin id="2091" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mad_R_o_mem_read "/>
</bind>
</comp>

<comp id="2094" class="1005" name="raw_data_real_o_mem_read_reg_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="64" slack="2"/>
<pin id="2096" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="raw_data_real_o_mem_read "/>
</bind>
</comp>

<comp id="2099" class="1005" name="raw_data_im_o_mem_read_reg_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="64" slack="1"/>
<pin id="2101" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="raw_data_im_o_mem_read "/>
</bind>
</comp>

<comp id="2104" class="1005" name="and_ln58_reg_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="1" slack="1"/>
<pin id="2106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58 "/>
</bind>
</comp>

<comp id="2108" class="1005" name="icmp_ln59_reg_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="1" slack="1"/>
<pin id="2110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="2112" class="1005" name="trunc_ln_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="61" slack="1"/>
<pin id="2114" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="2120" class="1005" name="gmem_addr_reg_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="64" slack="1"/>
<pin id="2122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="2126" class="1005" name="and_ln58_1_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="1" slack="1"/>
<pin id="2128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_1 "/>
</bind>
</comp>

<comp id="2130" class="1005" name="icmp_ln59_1_reg_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="1" slack="1"/>
<pin id="2132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_1 "/>
</bind>
</comp>

<comp id="2134" class="1005" name="trunc_ln61_1_reg_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="61" slack="1"/>
<pin id="2136" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_1 "/>
</bind>
</comp>

<comp id="2142" class="1005" name="gmem_addr_1_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="64" slack="1"/>
<pin id="2144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2148" class="1005" name="and_ln58_2_reg_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="1" slack="1"/>
<pin id="2150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_2 "/>
</bind>
</comp>

<comp id="2152" class="1005" name="icmp_ln59_2_reg_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="1" slack="1"/>
<pin id="2154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_2 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="trunc_ln61_2_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="61" slack="1"/>
<pin id="2158" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_2 "/>
</bind>
</comp>

<comp id="2164" class="1005" name="gmem_addr_2_reg_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="64" slack="1"/>
<pin id="2166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="2170" class="1005" name="and_ln58_3_reg_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="1" slack="1"/>
<pin id="2172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_3 "/>
</bind>
</comp>

<comp id="2174" class="1005" name="icmp_ln59_3_reg_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="1" slack="1"/>
<pin id="2176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_3 "/>
</bind>
</comp>

<comp id="2178" class="1005" name="trunc_ln61_3_reg_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="61" slack="1"/>
<pin id="2180" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_3 "/>
</bind>
</comp>

<comp id="2186" class="1005" name="gmem_addr_3_reg_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="64" slack="1"/>
<pin id="2188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="2192" class="1005" name="and_ln58_4_reg_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="1" slack="1"/>
<pin id="2194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_4 "/>
</bind>
</comp>

<comp id="2196" class="1005" name="icmp_ln59_4_reg_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="1" slack="1"/>
<pin id="2198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_4 "/>
</bind>
</comp>

<comp id="2200" class="1005" name="trunc_ln61_4_reg_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="61" slack="1"/>
<pin id="2202" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_4 "/>
</bind>
</comp>

<comp id="2208" class="1005" name="gmem_addr_4_reg_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="64" slack="1"/>
<pin id="2210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="and_ln58_5_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="1" slack="1"/>
<pin id="2216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_5 "/>
</bind>
</comp>

<comp id="2218" class="1005" name="icmp_ln59_5_reg_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="1" slack="1"/>
<pin id="2220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_5 "/>
</bind>
</comp>

<comp id="2222" class="1005" name="trunc_ln61_5_reg_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="61" slack="1"/>
<pin id="2224" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_5 "/>
</bind>
</comp>

<comp id="2230" class="1005" name="gmem_addr_5_reg_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="64" slack="1"/>
<pin id="2232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="2236" class="1005" name="and_ln58_6_reg_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="1" slack="1"/>
<pin id="2238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_6 "/>
</bind>
</comp>

<comp id="2240" class="1005" name="icmp_ln59_6_reg_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="1" slack="1"/>
<pin id="2242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_6 "/>
</bind>
</comp>

<comp id="2244" class="1005" name="trunc_ln61_6_reg_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="61" slack="1"/>
<pin id="2246" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_6 "/>
</bind>
</comp>

<comp id="2252" class="1005" name="gmem_addr_6_reg_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="64" slack="1"/>
<pin id="2254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="2258" class="1005" name="and_ln58_7_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="1" slack="1"/>
<pin id="2260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_7 "/>
</bind>
</comp>

<comp id="2262" class="1005" name="icmp_ln59_7_reg_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="1" slack="1"/>
<pin id="2264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_7 "/>
</bind>
</comp>

<comp id="2266" class="1005" name="trunc_ln61_7_reg_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="61" slack="1"/>
<pin id="2268" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_7 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="gmem_addr_7_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="64" slack="1"/>
<pin id="2276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="and_ln58_8_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="1" slack="1"/>
<pin id="2282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_8 "/>
</bind>
</comp>

<comp id="2284" class="1005" name="icmp_ln59_8_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="1" slack="1"/>
<pin id="2286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_8 "/>
</bind>
</comp>

<comp id="2288" class="1005" name="trunc_ln61_8_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="61" slack="1"/>
<pin id="2290" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_8 "/>
</bind>
</comp>

<comp id="2296" class="1005" name="gmem_addr_8_reg_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="64" slack="1"/>
<pin id="2298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="2302" class="1005" name="and_ln58_9_reg_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="1" slack="1"/>
<pin id="2304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_9 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="icmp_ln59_9_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="1" slack="1"/>
<pin id="2308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_9 "/>
</bind>
</comp>

<comp id="2310" class="1005" name="trunc_ln61_9_reg_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="61" slack="1"/>
<pin id="2312" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_9 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="gmem_addr_9_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="64" slack="1"/>
<pin id="2320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="and_ln58_10_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="1" slack="1"/>
<pin id="2326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_10 "/>
</bind>
</comp>

<comp id="2328" class="1005" name="icmp_ln59_10_reg_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="1" slack="1"/>
<pin id="2330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_10 "/>
</bind>
</comp>

<comp id="2332" class="1005" name="trunc_ln61_s_reg_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="61" slack="1"/>
<pin id="2334" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln61_s "/>
</bind>
</comp>

<comp id="2340" class="1005" name="and_ln58_11_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="1" slack="1"/>
<pin id="2342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_11 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="icmp_ln59_11_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="1" slack="2"/>
<pin id="2346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59_11 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="trunc_ln61_10_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="61" slack="2"/>
<pin id="2350" dir="1" index="1" bw="61" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln61_10 "/>
</bind>
</comp>

<comp id="2356" class="1005" name="tmp_10_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="64" slack="1"/>
<pin id="2358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2361" class="1005" name="gmem_addr_10_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="64" slack="1"/>
<pin id="2363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_10 "/>
</bind>
</comp>

<comp id="2367" class="1005" name="tmp_11_reg_2367">
<pin_list>
<pin id="2368" dir="0" index="0" bw="64" slack="2"/>
<pin id="2369" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2372" class="1005" name="shouldContinue_reg_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="1" slack="7"/>
<pin id="2374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="shouldContinue "/>
</bind>
</comp>

<comp id="2376" class="1005" name="gmem_addr_11_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="64" slack="1"/>
<pin id="2378" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="220"><net_src comp="102" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="102" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="102" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="102" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="102" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="102" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="102" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="102" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="102" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="102" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="102" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="6" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="102" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="202" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="134" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="204" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="4" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="206" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="295" pin="2"/><net_sink comp="301" pin=2"/></net>

<net id="309"><net_src comp="208" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="315"><net_src comp="202" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="134" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="210" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="322"><net_src comp="204" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="206" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="208" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="338"><net_src comp="202" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="134" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="210" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="345"><net_src comp="204" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="206" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="341" pin="2"/><net_sink comp="347" pin=2"/></net>

<net id="355"><net_src comp="208" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="361"><net_src comp="202" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="134" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="363"><net_src comp="210" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="368"><net_src comp="204" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="206" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="208" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="202" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="134" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="210" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="391"><net_src comp="204" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="20" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="206" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="208" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="407"><net_src comp="202" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="134" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="210" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="414"><net_src comp="204" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="24" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="206" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="208" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="430"><net_src comp="202" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="134" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="432"><net_src comp="210" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="437"><net_src comp="204" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="28" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="206" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="433" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="208" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="453"><net_src comp="202" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="134" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="210" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="460"><net_src comp="204" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="32" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="206" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="470"><net_src comp="208" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="476"><net_src comp="202" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="134" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="478"><net_src comp="210" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="483"><net_src comp="204" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="36" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="206" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="493"><net_src comp="208" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="499"><net_src comp="202" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="134" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="501"><net_src comp="210" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="506"><net_src comp="204" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="40" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="206" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="208" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="521"><net_src comp="204" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="44" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="202" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="134" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="204" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="48" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="210" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="543"><net_src comp="206" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="208" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="202" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="134" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="552"><net_src comp="210" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="559"><net_src comp="206" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="208" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="561"><net_src comp="210" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="565"><net_src comp="212" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="214" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="562" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="562" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="212" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="214" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="586"><net_src comp="575" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="575" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="212" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="214" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="599"><net_src comp="588" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="588" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="212" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="214" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="612"><net_src comp="601" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="601" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="212" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="214" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="625"><net_src comp="614" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="614" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="212" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="214" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="638"><net_src comp="627" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="627" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="212" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="214" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="651"><net_src comp="640" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="640" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="212" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="214" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="664"><net_src comp="653" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="653" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="212" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="214" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="677"><net_src comp="666" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="666" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="212" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="214" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="690"><net_src comp="679" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="679" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="212" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="214" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="703"><net_src comp="692" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="692" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="212" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="214" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="716"><net_src comp="705" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="705" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="50" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="188" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="52" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="134" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="722" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="728" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="108" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="190" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="718" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="192" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="773"><net_src comp="194" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="762" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="196" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="198" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="781"><net_src comp="718" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="134" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="50" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="777" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="200" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="108" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="50" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="728" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="134" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="52" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="820"><net_src comp="0" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="816" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="826"><net_src comp="54" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="188" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="56" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="134" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="827" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="837" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="833" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="108" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="190" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="823" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="192" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="866"><net_src comp="855" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="878"><net_src comp="194" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="867" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="196" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="881"><net_src comp="198" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="886"><net_src comp="823" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="134" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="54" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="882" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="200" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="108" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="54" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="833" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="134" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="56" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="925"><net_src comp="0" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="918" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="927"><net_src comp="921" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="931"><net_src comp="58" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="928" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="188" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="60" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="134" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="932" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="942" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="938" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="108" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="965"><net_src comp="190" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="928" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="192" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="971"><net_src comp="960" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="968" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="983"><net_src comp="194" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="972" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="985"><net_src comp="196" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="986"><net_src comp="198" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="991"><net_src comp="928" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="134" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="58" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="987" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="200" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="108" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="58" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="938" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="134" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="60" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1030"><net_src comp="0" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1023" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1032"><net_src comp="1026" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="1036"><net_src comp="62" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="188" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="64" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="134" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1037" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="1043" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="108" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1070"><net_src comp="190" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="1033" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="192" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1076"><net_src comp="1065" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="1073" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1088"><net_src comp="194" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1077" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="196" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="198" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1096"><net_src comp="1033" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="134" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="62" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="1092" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="200" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="108" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="62" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="1043" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="134" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="64" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1135"><net_src comp="0" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1128" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1137"><net_src comp="1131" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="1141"><net_src comp="66" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1146"><net_src comp="1138" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="188" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="68" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1156"><net_src comp="1148" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="134" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="1142" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="1148" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="108" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="190" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1138" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="192" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1181"><net_src comp="1170" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1186"><net_src comp="1178" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1193"><net_src comp="194" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="1182" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1195"><net_src comp="196" pin="0"/><net_sink comp="1187" pin=2"/></net>

<net id="1196"><net_src comp="198" pin="0"/><net_sink comp="1187" pin=3"/></net>

<net id="1201"><net_src comp="1138" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="134" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="66" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1197" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="200" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="108" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="66" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="1148" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="134" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="1221" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="68" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1240"><net_src comp="0" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1233" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="1246"><net_src comp="70" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1251"><net_src comp="1243" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="188" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1256"><net_src comp="72" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1261"><net_src comp="1253" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="134" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="1247" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="1257" pin="2"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="1253" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="108" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1280"><net_src comp="190" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1281"><net_src comp="1243" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1282"><net_src comp="192" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1286"><net_src comp="1275" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1291"><net_src comp="1283" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1298"><net_src comp="194" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="1287" pin="2"/><net_sink comp="1292" pin=1"/></net>

<net id="1300"><net_src comp="196" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1301"><net_src comp="198" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1306"><net_src comp="1243" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="134" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1312"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="70" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="1302" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="200" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1324"><net_src comp="108" pin="0"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="70" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1330"><net_src comp="1253" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="134" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1336"><net_src comp="1326" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="72" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1345"><net_src comp="0" pin="0"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="1338" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1347"><net_src comp="1341" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="1351"><net_src comp="74" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1356"><net_src comp="1348" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="188" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1361"><net_src comp="76" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1366"><net_src comp="1358" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1367"><net_src comp="134" pin="0"/><net_sink comp="1362" pin=1"/></net>

<net id="1372"><net_src comp="1352" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="1362" pin="2"/><net_sink comp="1368" pin=1"/></net>

<net id="1378"><net_src comp="1358" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="108" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1385"><net_src comp="190" pin="0"/><net_sink comp="1380" pin=0"/></net>

<net id="1386"><net_src comp="1348" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1387"><net_src comp="192" pin="0"/><net_sink comp="1380" pin=2"/></net>

<net id="1391"><net_src comp="1380" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1396"><net_src comp="1388" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1403"><net_src comp="194" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1404"><net_src comp="1392" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1405"><net_src comp="196" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1406"><net_src comp="198" pin="0"/><net_sink comp="1397" pin=3"/></net>

<net id="1411"><net_src comp="1348" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1412"><net_src comp="134" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1417"><net_src comp="1407" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="74" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1423"><net_src comp="1407" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="200" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1429"><net_src comp="108" pin="0"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="74" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="1358" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="134" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="1431" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="76" pin="0"/><net_sink comp="1437" pin=1"/></net>

<net id="1450"><net_src comp="0" pin="0"/><net_sink comp="1446" pin=0"/></net>

<net id="1451"><net_src comp="1443" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="1452"><net_src comp="1446" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="1456"><net_src comp="78" pin="0"/><net_sink comp="1453" pin=0"/></net>

<net id="1461"><net_src comp="1453" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="188" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1466"><net_src comp="80" pin="0"/><net_sink comp="1463" pin=0"/></net>

<net id="1471"><net_src comp="1463" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1472"><net_src comp="134" pin="0"/><net_sink comp="1467" pin=1"/></net>

<net id="1477"><net_src comp="1457" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="1467" pin="2"/><net_sink comp="1473" pin=1"/></net>

<net id="1483"><net_src comp="1463" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="108" pin="0"/><net_sink comp="1479" pin=1"/></net>

<net id="1490"><net_src comp="190" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1491"><net_src comp="1453" pin="1"/><net_sink comp="1485" pin=1"/></net>

<net id="1492"><net_src comp="192" pin="0"/><net_sink comp="1485" pin=2"/></net>

<net id="1496"><net_src comp="1485" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1501"><net_src comp="1493" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1508"><net_src comp="194" pin="0"/><net_sink comp="1502" pin=0"/></net>

<net id="1509"><net_src comp="1497" pin="2"/><net_sink comp="1502" pin=1"/></net>

<net id="1510"><net_src comp="196" pin="0"/><net_sink comp="1502" pin=2"/></net>

<net id="1511"><net_src comp="198" pin="0"/><net_sink comp="1502" pin=3"/></net>

<net id="1516"><net_src comp="1453" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1517"><net_src comp="134" pin="0"/><net_sink comp="1512" pin=1"/></net>

<net id="1522"><net_src comp="1512" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1523"><net_src comp="78" pin="0"/><net_sink comp="1518" pin=1"/></net>

<net id="1528"><net_src comp="1512" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1529"><net_src comp="200" pin="0"/><net_sink comp="1524" pin=1"/></net>

<net id="1534"><net_src comp="108" pin="0"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="78" pin="0"/><net_sink comp="1530" pin=1"/></net>

<net id="1540"><net_src comp="1463" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1541"><net_src comp="134" pin="0"/><net_sink comp="1536" pin=1"/></net>

<net id="1546"><net_src comp="1536" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1547"><net_src comp="80" pin="0"/><net_sink comp="1542" pin=1"/></net>

<net id="1555"><net_src comp="0" pin="0"/><net_sink comp="1551" pin=0"/></net>

<net id="1556"><net_src comp="1548" pin="1"/><net_sink comp="1551" pin=1"/></net>

<net id="1557"><net_src comp="1551" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="1561"><net_src comp="82" pin="0"/><net_sink comp="1558" pin=0"/></net>

<net id="1566"><net_src comp="1558" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1567"><net_src comp="188" pin="0"/><net_sink comp="1562" pin=1"/></net>

<net id="1571"><net_src comp="84" pin="0"/><net_sink comp="1568" pin=0"/></net>

<net id="1576"><net_src comp="1568" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1577"><net_src comp="134" pin="0"/><net_sink comp="1572" pin=1"/></net>

<net id="1582"><net_src comp="1562" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1583"><net_src comp="1572" pin="2"/><net_sink comp="1578" pin=1"/></net>

<net id="1588"><net_src comp="1568" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1589"><net_src comp="108" pin="0"/><net_sink comp="1584" pin=1"/></net>

<net id="1595"><net_src comp="190" pin="0"/><net_sink comp="1590" pin=0"/></net>

<net id="1596"><net_src comp="1558" pin="1"/><net_sink comp="1590" pin=1"/></net>

<net id="1597"><net_src comp="192" pin="0"/><net_sink comp="1590" pin=2"/></net>

<net id="1601"><net_src comp="1590" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1606"><net_src comp="1598" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1613"><net_src comp="194" pin="0"/><net_sink comp="1607" pin=0"/></net>

<net id="1614"><net_src comp="1602" pin="2"/><net_sink comp="1607" pin=1"/></net>

<net id="1615"><net_src comp="196" pin="0"/><net_sink comp="1607" pin=2"/></net>

<net id="1616"><net_src comp="198" pin="0"/><net_sink comp="1607" pin=3"/></net>

<net id="1621"><net_src comp="1558" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1622"><net_src comp="134" pin="0"/><net_sink comp="1617" pin=1"/></net>

<net id="1627"><net_src comp="1617" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1628"><net_src comp="82" pin="0"/><net_sink comp="1623" pin=1"/></net>

<net id="1633"><net_src comp="1617" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1634"><net_src comp="200" pin="0"/><net_sink comp="1629" pin=1"/></net>

<net id="1639"><net_src comp="108" pin="0"/><net_sink comp="1635" pin=0"/></net>

<net id="1640"><net_src comp="82" pin="0"/><net_sink comp="1635" pin=1"/></net>

<net id="1645"><net_src comp="1568" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1646"><net_src comp="134" pin="0"/><net_sink comp="1641" pin=1"/></net>

<net id="1651"><net_src comp="1641" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1652"><net_src comp="84" pin="0"/><net_sink comp="1647" pin=1"/></net>

<net id="1660"><net_src comp="0" pin="0"/><net_sink comp="1656" pin=0"/></net>

<net id="1661"><net_src comp="1653" pin="1"/><net_sink comp="1656" pin=1"/></net>

<net id="1662"><net_src comp="1656" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="1666"><net_src comp="86" pin="0"/><net_sink comp="1663" pin=0"/></net>

<net id="1671"><net_src comp="1663" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1672"><net_src comp="188" pin="0"/><net_sink comp="1667" pin=1"/></net>

<net id="1676"><net_src comp="88" pin="0"/><net_sink comp="1673" pin=0"/></net>

<net id="1681"><net_src comp="1673" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1682"><net_src comp="134" pin="0"/><net_sink comp="1677" pin=1"/></net>

<net id="1687"><net_src comp="1667" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1688"><net_src comp="1677" pin="2"/><net_sink comp="1683" pin=1"/></net>

<net id="1693"><net_src comp="1673" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1694"><net_src comp="108" pin="0"/><net_sink comp="1689" pin=1"/></net>

<net id="1700"><net_src comp="190" pin="0"/><net_sink comp="1695" pin=0"/></net>

<net id="1701"><net_src comp="1663" pin="1"/><net_sink comp="1695" pin=1"/></net>

<net id="1702"><net_src comp="192" pin="0"/><net_sink comp="1695" pin=2"/></net>

<net id="1706"><net_src comp="1695" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1711"><net_src comp="1703" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1718"><net_src comp="194" pin="0"/><net_sink comp="1712" pin=0"/></net>

<net id="1719"><net_src comp="1707" pin="2"/><net_sink comp="1712" pin=1"/></net>

<net id="1720"><net_src comp="196" pin="0"/><net_sink comp="1712" pin=2"/></net>

<net id="1721"><net_src comp="198" pin="0"/><net_sink comp="1712" pin=3"/></net>

<net id="1726"><net_src comp="1663" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="1727"><net_src comp="134" pin="0"/><net_sink comp="1722" pin=1"/></net>

<net id="1732"><net_src comp="1722" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1733"><net_src comp="86" pin="0"/><net_sink comp="1728" pin=1"/></net>

<net id="1738"><net_src comp="1722" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1739"><net_src comp="200" pin="0"/><net_sink comp="1734" pin=1"/></net>

<net id="1744"><net_src comp="108" pin="0"/><net_sink comp="1740" pin=0"/></net>

<net id="1745"><net_src comp="86" pin="0"/><net_sink comp="1740" pin=1"/></net>

<net id="1750"><net_src comp="1673" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="1751"><net_src comp="134" pin="0"/><net_sink comp="1746" pin=1"/></net>

<net id="1756"><net_src comp="1746" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1757"><net_src comp="88" pin="0"/><net_sink comp="1752" pin=1"/></net>

<net id="1765"><net_src comp="0" pin="0"/><net_sink comp="1761" pin=0"/></net>

<net id="1766"><net_src comp="1758" pin="1"/><net_sink comp="1761" pin=1"/></net>

<net id="1767"><net_src comp="1761" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="1771"><net_src comp="90" pin="0"/><net_sink comp="1768" pin=0"/></net>

<net id="1776"><net_src comp="1768" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1777"><net_src comp="188" pin="0"/><net_sink comp="1772" pin=1"/></net>

<net id="1781"><net_src comp="92" pin="0"/><net_sink comp="1778" pin=0"/></net>

<net id="1786"><net_src comp="1778" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1787"><net_src comp="134" pin="0"/><net_sink comp="1782" pin=1"/></net>

<net id="1792"><net_src comp="1772" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1793"><net_src comp="1782" pin="2"/><net_sink comp="1788" pin=1"/></net>

<net id="1798"><net_src comp="1778" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="1799"><net_src comp="108" pin="0"/><net_sink comp="1794" pin=1"/></net>

<net id="1805"><net_src comp="190" pin="0"/><net_sink comp="1800" pin=0"/></net>

<net id="1806"><net_src comp="1768" pin="1"/><net_sink comp="1800" pin=1"/></net>

<net id="1807"><net_src comp="192" pin="0"/><net_sink comp="1800" pin=2"/></net>

<net id="1811"><net_src comp="1800" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1816"><net_src comp="1808" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1823"><net_src comp="194" pin="0"/><net_sink comp="1817" pin=0"/></net>

<net id="1824"><net_src comp="1812" pin="2"/><net_sink comp="1817" pin=1"/></net>

<net id="1825"><net_src comp="196" pin="0"/><net_sink comp="1817" pin=2"/></net>

<net id="1826"><net_src comp="198" pin="0"/><net_sink comp="1817" pin=3"/></net>

<net id="1831"><net_src comp="1768" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1832"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=1"/></net>

<net id="1837"><net_src comp="1827" pin="2"/><net_sink comp="1833" pin=0"/></net>

<net id="1838"><net_src comp="90" pin="0"/><net_sink comp="1833" pin=1"/></net>

<net id="1843"><net_src comp="1827" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1844"><net_src comp="200" pin="0"/><net_sink comp="1839" pin=1"/></net>

<net id="1849"><net_src comp="108" pin="0"/><net_sink comp="1845" pin=0"/></net>

<net id="1850"><net_src comp="90" pin="0"/><net_sink comp="1845" pin=1"/></net>

<net id="1855"><net_src comp="1778" pin="1"/><net_sink comp="1851" pin=0"/></net>

<net id="1856"><net_src comp="134" pin="0"/><net_sink comp="1851" pin=1"/></net>

<net id="1861"><net_src comp="1851" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1862"><net_src comp="92" pin="0"/><net_sink comp="1857" pin=1"/></net>

<net id="1866"><net_src comp="94" pin="0"/><net_sink comp="1863" pin=0"/></net>

<net id="1871"><net_src comp="1863" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="1872"><net_src comp="188" pin="0"/><net_sink comp="1867" pin=1"/></net>

<net id="1876"><net_src comp="96" pin="0"/><net_sink comp="1873" pin=0"/></net>

<net id="1881"><net_src comp="1873" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="1882"><net_src comp="134" pin="0"/><net_sink comp="1877" pin=1"/></net>

<net id="1887"><net_src comp="1867" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1888"><net_src comp="1877" pin="2"/><net_sink comp="1883" pin=1"/></net>

<net id="1893"><net_src comp="1873" pin="1"/><net_sink comp="1889" pin=0"/></net>

<net id="1894"><net_src comp="108" pin="0"/><net_sink comp="1889" pin=1"/></net>

<net id="1900"><net_src comp="190" pin="0"/><net_sink comp="1895" pin=0"/></net>

<net id="1901"><net_src comp="1863" pin="1"/><net_sink comp="1895" pin=1"/></net>

<net id="1902"><net_src comp="192" pin="0"/><net_sink comp="1895" pin=2"/></net>

<net id="1906"><net_src comp="1895" pin="3"/><net_sink comp="1903" pin=0"/></net>

<net id="1911"><net_src comp="1903" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="1918"><net_src comp="194" pin="0"/><net_sink comp="1912" pin=0"/></net>

<net id="1919"><net_src comp="1907" pin="2"/><net_sink comp="1912" pin=1"/></net>

<net id="1920"><net_src comp="196" pin="0"/><net_sink comp="1912" pin=2"/></net>

<net id="1921"><net_src comp="198" pin="0"/><net_sink comp="1912" pin=3"/></net>

<net id="1926"><net_src comp="1863" pin="1"/><net_sink comp="1922" pin=0"/></net>

<net id="1927"><net_src comp="134" pin="0"/><net_sink comp="1922" pin=1"/></net>

<net id="1932"><net_src comp="1922" pin="2"/><net_sink comp="1928" pin=0"/></net>

<net id="1933"><net_src comp="94" pin="0"/><net_sink comp="1928" pin=1"/></net>

<net id="1938"><net_src comp="1922" pin="2"/><net_sink comp="1934" pin=0"/></net>

<net id="1939"><net_src comp="200" pin="0"/><net_sink comp="1934" pin=1"/></net>

<net id="1944"><net_src comp="108" pin="0"/><net_sink comp="1940" pin=0"/></net>

<net id="1945"><net_src comp="94" pin="0"/><net_sink comp="1940" pin=1"/></net>

<net id="1950"><net_src comp="1873" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="1951"><net_src comp="134" pin="0"/><net_sink comp="1946" pin=1"/></net>

<net id="1956"><net_src comp="1946" pin="2"/><net_sink comp="1952" pin=0"/></net>

<net id="1957"><net_src comp="96" pin="0"/><net_sink comp="1952" pin=1"/></net>

<net id="1965"><net_src comp="0" pin="0"/><net_sink comp="1961" pin=0"/></net>

<net id="1966"><net_src comp="1958" pin="1"/><net_sink comp="1961" pin=1"/></net>

<net id="1967"><net_src comp="1961" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="1972"><net_src comp="580" pin="4"/><net_sink comp="1968" pin=0"/></net>

<net id="1973"><net_src comp="593" pin="4"/><net_sink comp="1968" pin=1"/></net>

<net id="1978"><net_src comp="1968" pin="2"/><net_sink comp="1974" pin=0"/></net>

<net id="1979"><net_src comp="567" pin="4"/><net_sink comp="1974" pin=1"/></net>

<net id="1984"><net_src comp="619" pin="4"/><net_sink comp="1980" pin=0"/></net>

<net id="1985"><net_src comp="632" pin="4"/><net_sink comp="1980" pin=1"/></net>

<net id="1990"><net_src comp="1980" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1991"><net_src comp="606" pin="4"/><net_sink comp="1986" pin=1"/></net>

<net id="1996"><net_src comp="1986" pin="2"/><net_sink comp="1992" pin=0"/></net>

<net id="1997"><net_src comp="1974" pin="2"/><net_sink comp="1992" pin=1"/></net>

<net id="2002"><net_src comp="658" pin="4"/><net_sink comp="1998" pin=0"/></net>

<net id="2003"><net_src comp="671" pin="4"/><net_sink comp="1998" pin=1"/></net>

<net id="2008"><net_src comp="1998" pin="2"/><net_sink comp="2004" pin=0"/></net>

<net id="2009"><net_src comp="645" pin="4"/><net_sink comp="2004" pin=1"/></net>

<net id="2014"><net_src comp="697" pin="4"/><net_sink comp="2010" pin=0"/></net>

<net id="2015"><net_src comp="710" pin="4"/><net_sink comp="2010" pin=1"/></net>

<net id="2020"><net_src comp="2010" pin="2"/><net_sink comp="2016" pin=0"/></net>

<net id="2021"><net_src comp="684" pin="4"/><net_sink comp="2016" pin=1"/></net>

<net id="2026"><net_src comp="2016" pin="2"/><net_sink comp="2022" pin=0"/></net>

<net id="2027"><net_src comp="2004" pin="2"/><net_sink comp="2022" pin=1"/></net>

<net id="2032"><net_src comp="2022" pin="2"/><net_sink comp="2028" pin=0"/></net>

<net id="2033"><net_src comp="1992" pin="2"/><net_sink comp="2028" pin=1"/></net>

<net id="2041"><net_src comp="0" pin="0"/><net_sink comp="2037" pin=0"/></net>

<net id="2042"><net_src comp="2034" pin="1"/><net_sink comp="2037" pin=1"/></net>

<net id="2043"><net_src comp="2037" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="2047"><net_src comp="216" pin="2"/><net_sink comp="2044" pin=0"/></net>

<net id="2048"><net_src comp="2044" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="2052"><net_src comp="222" pin="2"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="1812" pin=1"/></net>

<net id="2057"><net_src comp="228" pin="2"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="1707" pin=1"/></net>

<net id="2062"><net_src comp="234" pin="2"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="1602" pin=1"/></net>

<net id="2067"><net_src comp="240" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="1497" pin=1"/></net>

<net id="2072"><net_src comp="246" pin="2"/><net_sink comp="2069" pin=0"/></net>

<net id="2073"><net_src comp="2069" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="2077"><net_src comp="252" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="2082"><net_src comp="258" pin="2"/><net_sink comp="2079" pin=0"/></net>

<net id="2083"><net_src comp="2079" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="2087"><net_src comp="264" pin="2"/><net_sink comp="2084" pin=0"/></net>

<net id="2088"><net_src comp="2084" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="2092"><net_src comp="270" pin="2"/><net_sink comp="2089" pin=0"/></net>

<net id="2093"><net_src comp="2089" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="2097"><net_src comp="276" pin="2"/><net_sink comp="2094" pin=0"/></net>

<net id="2098"><net_src comp="2094" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="2102"><net_src comp="282" pin="2"/><net_sink comp="2099" pin=0"/></net>

<net id="2103"><net_src comp="2099" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="2107"><net_src comp="738" pin="2"/><net_sink comp="2104" pin=0"/></net>

<net id="2111"><net_src comp="744" pin="2"/><net_sink comp="2108" pin=0"/></net>

<net id="2115"><net_src comp="767" pin="4"/><net_sink comp="2112" pin=0"/></net>

<net id="2116"><net_src comp="2112" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="2123"><net_src comp="816" pin="2"/><net_sink comp="2120" pin=0"/></net>

<net id="2124"><net_src comp="2120" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="2125"><net_src comp="2120" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="2129"><net_src comp="843" pin="2"/><net_sink comp="2126" pin=0"/></net>

<net id="2133"><net_src comp="849" pin="2"/><net_sink comp="2130" pin=0"/></net>

<net id="2137"><net_src comp="872" pin="4"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="2145"><net_src comp="921" pin="2"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="2147"><net_src comp="2142" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="2151"><net_src comp="948" pin="2"/><net_sink comp="2148" pin=0"/></net>

<net id="2155"><net_src comp="954" pin="2"/><net_sink comp="2152" pin=0"/></net>

<net id="2159"><net_src comp="977" pin="4"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="2167"><net_src comp="1026" pin="2"/><net_sink comp="2164" pin=0"/></net>

<net id="2168"><net_src comp="2164" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="2169"><net_src comp="2164" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="2173"><net_src comp="1053" pin="2"/><net_sink comp="2170" pin=0"/></net>

<net id="2177"><net_src comp="1059" pin="2"/><net_sink comp="2174" pin=0"/></net>

<net id="2181"><net_src comp="1082" pin="4"/><net_sink comp="2178" pin=0"/></net>

<net id="2182"><net_src comp="2178" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="2189"><net_src comp="1131" pin="2"/><net_sink comp="2186" pin=0"/></net>

<net id="2190"><net_src comp="2186" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="2191"><net_src comp="2186" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="2195"><net_src comp="1158" pin="2"/><net_sink comp="2192" pin=0"/></net>

<net id="2199"><net_src comp="1164" pin="2"/><net_sink comp="2196" pin=0"/></net>

<net id="2203"><net_src comp="1187" pin="4"/><net_sink comp="2200" pin=0"/></net>

<net id="2204"><net_src comp="2200" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="2211"><net_src comp="1236" pin="2"/><net_sink comp="2208" pin=0"/></net>

<net id="2212"><net_src comp="2208" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="2213"><net_src comp="2208" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="2217"><net_src comp="1263" pin="2"/><net_sink comp="2214" pin=0"/></net>

<net id="2221"><net_src comp="1269" pin="2"/><net_sink comp="2218" pin=0"/></net>

<net id="2225"><net_src comp="1292" pin="4"/><net_sink comp="2222" pin=0"/></net>

<net id="2226"><net_src comp="2222" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="2233"><net_src comp="1341" pin="2"/><net_sink comp="2230" pin=0"/></net>

<net id="2234"><net_src comp="2230" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="2235"><net_src comp="2230" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="2239"><net_src comp="1368" pin="2"/><net_sink comp="2236" pin=0"/></net>

<net id="2243"><net_src comp="1374" pin="2"/><net_sink comp="2240" pin=0"/></net>

<net id="2247"><net_src comp="1397" pin="4"/><net_sink comp="2244" pin=0"/></net>

<net id="2248"><net_src comp="2244" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="2255"><net_src comp="1446" pin="2"/><net_sink comp="2252" pin=0"/></net>

<net id="2256"><net_src comp="2252" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="2257"><net_src comp="2252" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="2261"><net_src comp="1473" pin="2"/><net_sink comp="2258" pin=0"/></net>

<net id="2265"><net_src comp="1479" pin="2"/><net_sink comp="2262" pin=0"/></net>

<net id="2269"><net_src comp="1502" pin="4"/><net_sink comp="2266" pin=0"/></net>

<net id="2270"><net_src comp="2266" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="2277"><net_src comp="1551" pin="2"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="2279"><net_src comp="2274" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="2283"><net_src comp="1578" pin="2"/><net_sink comp="2280" pin=0"/></net>

<net id="2287"><net_src comp="1584" pin="2"/><net_sink comp="2284" pin=0"/></net>

<net id="2291"><net_src comp="1607" pin="4"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="2299"><net_src comp="1656" pin="2"/><net_sink comp="2296" pin=0"/></net>

<net id="2300"><net_src comp="2296" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="2301"><net_src comp="2296" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="2305"><net_src comp="1683" pin="2"/><net_sink comp="2302" pin=0"/></net>

<net id="2309"><net_src comp="1689" pin="2"/><net_sink comp="2306" pin=0"/></net>

<net id="2313"><net_src comp="1712" pin="4"/><net_sink comp="2310" pin=0"/></net>

<net id="2314"><net_src comp="2310" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="2321"><net_src comp="1761" pin="2"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="2323"><net_src comp="2318" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="2327"><net_src comp="1788" pin="2"/><net_sink comp="2324" pin=0"/></net>

<net id="2331"><net_src comp="1794" pin="2"/><net_sink comp="2328" pin=0"/></net>

<net id="2335"><net_src comp="1817" pin="4"/><net_sink comp="2332" pin=0"/></net>

<net id="2336"><net_src comp="2332" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="2343"><net_src comp="1883" pin="2"/><net_sink comp="2340" pin=0"/></net>

<net id="2347"><net_src comp="1889" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2351"><net_src comp="1912" pin="4"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="2034" pin=0"/></net>

<net id="2359"><net_src comp="517" pin="2"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="2364"><net_src comp="1961" pin="2"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="2366"><net_src comp="2361" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="2370"><net_src comp="530" pin="2"/><net_sink comp="2367" pin=0"/></net>

<net id="2371"><net_src comp="2367" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="2375"><net_src comp="2028" pin="2"/><net_sink comp="2372" pin=0"/></net>

<net id="2379"><net_src comp="2037" pin="2"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="2381"><net_src comp="2376" pin="1"/><net_sink comp="545" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: current_rate_10 | {2 }
	Port: current_factor_10 | {2 }
	Port: current_rate_9 | {3 }
	Port: current_factor_9 | {3 }
	Port: current_rate_6 | {4 }
	Port: current_factor_6 | {4 }
	Port: current_rate_2 | {5 }
	Port: current_factor_2 | {5 }
	Port: current_rate_4 | {6 }
	Port: current_factor_4 | {6 }
	Port: current_rate_3 | {7 }
	Port: current_factor_3 | {7 }
	Port: current_rate_1 | {8 }
	Port: current_factor_1 | {8 }
	Port: current_rate_11 | {9 }
	Port: current_factor_11 | {9 }
	Port: current_rate_8 | {10 }
	Port: current_factor_8 | {10 }
	Port: current_rate | {11 }
	Port: current_factor | {11 }
	Port: current_rate_5 | {12 }
	Port: current_factor_5 | {12 }
	Port: current_rate_7 | {12 }
	Port: current_factor_7 | {12 }
 - Input state : 
	Port: mem_write_top_rfi_C : raw_data_im_o_mem | {1 }
	Port: mem_write_top_rfi_C : raw_data_im_o_stream | {4 }
	Port: mem_write_top_rfi_C : raw_data_real_o_mem | {1 }
	Port: mem_write_top_rfi_C : raw_data_real_o_stream | {5 }
	Port: mem_write_top_rfi_C : mad_R_o_mem | {1 }
	Port: mem_write_top_rfi_C : mad_R_o_stream | {6 }
	Port: mem_write_top_rfi_C : raw_data_real_1_o_mem | {1 }
	Port: mem_write_top_rfi_C : raw_data_real_1_o_stream | {7 }
	Port: mem_write_top_rfi_C : std_R_o_mem | {1 }
	Port: mem_write_top_rfi_C : std_R_o_stream | {8 }
	Port: mem_write_top_rfi_C : raw_data_im_1_o_mem | {1 }
	Port: mem_write_top_rfi_C : raw_data_im_1_o_stream | {9 }
	Port: mem_write_top_rfi_C : mad_I_o_mem | {1 }
	Port: mem_write_top_rfi_C : mad_I_o_stream | {10 }
	Port: mem_write_top_rfi_C : std_I_o_mem | {1 }
	Port: mem_write_top_rfi_C : std_I_o_stream | {11 }
	Port: mem_write_top_rfi_C : filtered_im_0_o_mem | {1 }
	Port: mem_write_top_rfi_C : filtered_im_0_o_stream | {12 }
	Port: mem_write_top_rfi_C : filtered_real_0_o_mem | {1 }
	Port: mem_write_top_rfi_C : filtered_real_0_o_stream | {13 }
	Port: mem_write_top_rfi_C : filtered_im_1_o_mem | {1 }
	Port: mem_write_top_rfi_C : filtered_im_1_o_stream | {13 }
	Port: mem_write_top_rfi_C : filtered_real_1_o_mem | {1 }
	Port: mem_write_top_rfi_C : filtered_real_1_o_stream | {13 }
	Port: mem_write_top_rfi_C : current_rate_10 | {2 }
	Port: mem_write_top_rfi_C : current_factor_10 | {2 }
	Port: mem_write_top_rfi_C : current_rate_9 | {3 }
	Port: mem_write_top_rfi_C : current_factor_9 | {3 }
	Port: mem_write_top_rfi_C : current_rate_6 | {4 }
	Port: mem_write_top_rfi_C : current_factor_6 | {4 }
	Port: mem_write_top_rfi_C : current_rate_2 | {5 }
	Port: mem_write_top_rfi_C : current_factor_2 | {5 }
	Port: mem_write_top_rfi_C : current_rate_4 | {6 }
	Port: mem_write_top_rfi_C : current_factor_4 | {6 }
	Port: mem_write_top_rfi_C : current_rate_3 | {7 }
	Port: mem_write_top_rfi_C : current_factor_3 | {7 }
	Port: mem_write_top_rfi_C : current_rate_1 | {8 }
	Port: mem_write_top_rfi_C : current_factor_1 | {8 }
	Port: mem_write_top_rfi_C : current_rate_11 | {9 }
	Port: mem_write_top_rfi_C : current_factor_11 | {9 }
	Port: mem_write_top_rfi_C : current_rate_8 | {10 }
	Port: mem_write_top_rfi_C : current_factor_8 | {10 }
	Port: mem_write_top_rfi_C : current_rate | {11 }
	Port: mem_write_top_rfi_C : current_factor | {11 }
	Port: mem_write_top_rfi_C : current_rate_5 | {12 }
	Port: mem_write_top_rfi_C : current_factor_5 | {12 }
	Port: mem_write_top_rfi_C : current_rate_7 | {12 }
	Port: mem_write_top_rfi_C : current_factor_7 | {12 }
  - Chain level:
	State 1
	State 2
		icmp_ln58 : 1
		icmp_ln58_1 : 1
		and_ln58 : 2
		br_ln58 : 2
		icmp_ln59 : 1
		br_ln59 : 2
		shl_ln : 1
		sext_ln61 : 2
		add_ln61 : 3
		trunc_ln : 4
		add_ln62 : 1
		store_ln62 : 2
		icmp_ln71 : 2
		br_ln71 : 3
		add_ln73 : 1
		store_ln73 : 2
	State 3
		gmem_addr : 1
		gmem_addr_req : 2
		icmp_ln58_2 : 1
		icmp_ln58_3 : 1
		and_ln58_1 : 2
		br_ln58 : 2
		icmp_ln59_1 : 1
		br_ln59 : 2
		shl_ln61_1 : 1
		sext_ln61_2 : 2
		add_ln61_1 : 3
		trunc_ln61_1 : 4
		add_ln62_1 : 1
		store_ln62 : 2
		icmp_ln71_1 : 2
		br_ln71 : 3
		add_ln73_1 : 1
		store_ln73 : 2
	State 4
		gmem_addr_1 : 1
		gmem_addr_1_req : 2
		icmp_ln58_4 : 1
		icmp_ln58_5 : 1
		and_ln58_2 : 2
		br_ln58 : 2
		icmp_ln59_2 : 1
		br_ln59 : 2
		shl_ln61_2 : 1
		sext_ln61_4 : 2
		add_ln61_2 : 3
		trunc_ln61_2 : 4
		add_ln62_2 : 1
		store_ln62 : 2
		icmp_ln71_2 : 2
		br_ln71 : 3
		add_ln73_2 : 1
		store_ln73 : 2
	State 5
		gmem_addr_2 : 1
		gmem_addr_2_req : 2
		icmp_ln58_6 : 1
		icmp_ln58_7 : 1
		and_ln58_3 : 2
		br_ln58 : 2
		icmp_ln59_3 : 1
		br_ln59 : 2
		shl_ln61_3 : 1
		sext_ln61_6 : 2
		add_ln61_3 : 3
		trunc_ln61_3 : 4
		add_ln62_3 : 1
		store_ln62 : 2
		icmp_ln71_3 : 2
		br_ln71 : 3
		add_ln73_3 : 1
		store_ln73 : 2
	State 6
		gmem_addr_3 : 1
		gmem_addr_3_req : 2
		icmp_ln58_8 : 1
		icmp_ln58_9 : 1
		and_ln58_4 : 2
		br_ln58 : 2
		icmp_ln59_4 : 1
		br_ln59 : 2
		shl_ln61_4 : 1
		sext_ln61_8 : 2
		add_ln61_4 : 3
		trunc_ln61_4 : 4
		add_ln62_4 : 1
		store_ln62 : 2
		icmp_ln71_4 : 2
		br_ln71 : 3
		add_ln73_4 : 1
		store_ln73 : 2
	State 7
		gmem_addr_4 : 1
		gmem_addr_4_req : 2
		icmp_ln58_10 : 1
		icmp_ln58_11 : 1
		and_ln58_5 : 2
		br_ln58 : 2
		icmp_ln59_5 : 1
		br_ln59 : 2
		shl_ln61_5 : 1
		sext_ln61_10 : 2
		add_ln61_5 : 3
		trunc_ln61_5 : 4
		add_ln62_5 : 1
		store_ln62 : 2
		icmp_ln71_5 : 2
		br_ln71 : 3
		add_ln73_5 : 1
		store_ln73 : 2
	State 8
		gmem_addr_5 : 1
		gmem_addr_5_req : 2
		icmp_ln58_12 : 1
		icmp_ln58_13 : 1
		and_ln58_6 : 2
		br_ln58 : 2
		icmp_ln59_6 : 1
		br_ln59 : 2
		shl_ln61_6 : 1
		sext_ln61_12 : 2
		add_ln61_6 : 3
		trunc_ln61_6 : 4
		add_ln62_6 : 1
		store_ln62 : 2
		icmp_ln71_6 : 2
		br_ln71 : 3
		add_ln73_6 : 1
		store_ln73 : 2
	State 9
		gmem_addr_6 : 1
		gmem_addr_6_req : 2
		icmp_ln58_14 : 1
		icmp_ln58_15 : 1
		and_ln58_7 : 2
		br_ln58 : 2
		icmp_ln59_7 : 1
		br_ln59 : 2
		shl_ln61_7 : 1
		sext_ln61_14 : 2
		add_ln61_7 : 3
		trunc_ln61_7 : 4
		add_ln62_7 : 1
		store_ln62 : 2
		icmp_ln71_7 : 2
		br_ln71 : 3
		add_ln73_7 : 1
		store_ln73 : 2
	State 10
		gmem_addr_7 : 1
		gmem_addr_7_req : 2
		icmp_ln58_16 : 1
		icmp_ln58_17 : 1
		and_ln58_8 : 2
		br_ln58 : 2
		icmp_ln59_8 : 1
		br_ln59 : 2
		shl_ln61_8 : 1
		sext_ln61_16 : 2
		add_ln61_8 : 3
		trunc_ln61_8 : 4
		add_ln62_8 : 1
		store_ln62 : 2
		icmp_ln71_8 : 2
		br_ln71 : 3
		add_ln73_8 : 1
		store_ln73 : 2
	State 11
		gmem_addr_8 : 1
		gmem_addr_8_req : 2
		icmp_ln58_18 : 1
		icmp_ln58_19 : 1
		and_ln58_9 : 2
		br_ln58 : 2
		icmp_ln59_9 : 1
		br_ln59 : 2
		shl_ln61_9 : 1
		sext_ln61_18 : 2
		add_ln61_9 : 3
		trunc_ln61_9 : 4
		add_ln62_9 : 1
		store_ln62 : 2
		icmp_ln71_9 : 2
		br_ln71 : 3
		add_ln73_9 : 1
		store_ln73 : 2
	State 12
		gmem_addr_9 : 1
		gmem_addr_9_req : 2
		icmp_ln58_20 : 1
		icmp_ln58_21 : 1
		and_ln58_10 : 2
		br_ln58 : 2
		icmp_ln59_10 : 1
		br_ln59 : 2
		shl_ln61_s : 1
		sext_ln61_20 : 2
		add_ln61_10 : 3
		trunc_ln61_s : 4
		add_ln62_10 : 1
		store_ln62 : 2
		icmp_ln71_10 : 2
		br_ln71 : 3
		add_ln73_10 : 1
		store_ln73 : 2
		icmp_ln58_22 : 1
		icmp_ln58_23 : 1
		and_ln58_11 : 2
		br_ln58 : 2
		icmp_ln59_11 : 1
		br_ln59 : 2
		shl_ln61_10 : 1
		sext_ln61_22 : 2
		add_ln61_11 : 3
		trunc_ln61_10 : 4
		add_ln62_11 : 1
		store_ln62 : 2
		icmp_ln71_11 : 2
		br_ln71 : 3
		add_ln73_11 : 1
		store_ln73 : 2
	State 13
		gmem_addr_10 : 1
		gmem_addr_10_req : 2
		or_ln152 : 1
		or_ln152_1 : 1
		or_ln152_2 : 1
		or_ln152_3 : 1
		or_ln152_4 : 1
		or_ln152_5 : 1
		or_ln152_6 : 1
		or_ln152_7 : 1
		or_ln152_8 : 1
		or_ln152_9 : 1
		shouldContinue : 1
		br_ln139 : 1
	State 14
		gmem_addr_11 : 1
		gmem_addr_11_req : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |             add_ln61_fu_762            |    0    |    71   |
|          |             add_ln62_fu_777            |    0    |    39   |
|          |             add_ln73_fu_801            |    0    |    39   |
|          |            add_ln61_1_fu_867           |    0    |    71   |
|          |            add_ln62_1_fu_882           |    0    |    39   |
|          |            add_ln73_1_fu_906           |    0    |    39   |
|          |            add_ln61_2_fu_972           |    0    |    71   |
|          |            add_ln62_2_fu_987           |    0    |    39   |
|          |           add_ln73_2_fu_1011           |    0    |    39   |
|          |           add_ln61_3_fu_1077           |    0    |    71   |
|          |           add_ln62_3_fu_1092           |    0    |    39   |
|          |           add_ln73_3_fu_1116           |    0    |    39   |
|          |           add_ln61_4_fu_1182           |    0    |    71   |
|          |           add_ln62_4_fu_1197           |    0    |    39   |
|          |           add_ln73_4_fu_1221           |    0    |    39   |
|          |           add_ln61_5_fu_1287           |    0    |    71   |
|          |           add_ln62_5_fu_1302           |    0    |    39   |
|    add   |           add_ln73_5_fu_1326           |    0    |    39   |
|          |           add_ln61_6_fu_1392           |    0    |    71   |
|          |           add_ln62_6_fu_1407           |    0    |    39   |
|          |           add_ln73_6_fu_1431           |    0    |    39   |
|          |           add_ln61_7_fu_1497           |    0    |    71   |
|          |           add_ln62_7_fu_1512           |    0    |    39   |
|          |           add_ln73_7_fu_1536           |    0    |    39   |
|          |           add_ln61_8_fu_1602           |    0    |    71   |
|          |           add_ln62_8_fu_1617           |    0    |    39   |
|          |           add_ln73_8_fu_1641           |    0    |    39   |
|          |           add_ln61_9_fu_1707           |    0    |    71   |
|          |           add_ln62_9_fu_1722           |    0    |    39   |
|          |           add_ln73_9_fu_1746           |    0    |    39   |
|          |           add_ln61_10_fu_1812          |    0    |    71   |
|          |           add_ln62_10_fu_1827          |    0    |    39   |
|          |           add_ln73_10_fu_1851          |    0    |    39   |
|          |           add_ln61_11_fu_1907          |    0    |    71   |
|          |           add_ln62_11_fu_1922          |    0    |    39   |
|          |           add_ln73_11_fu_1946          |    0    |    39   |
|----------|----------------------------------------|---------|---------|
|          |            icmp_ln58_fu_722            |    0    |    18   |
|          |           icmp_ln58_1_fu_732           |    0    |    18   |
|          |            icmp_ln59_fu_744            |    0    |    18   |
|          |            icmp_ln71_fu_789            |    0    |    18   |
|          |           icmp_ln58_2_fu_827           |    0    |    18   |
|          |           icmp_ln58_3_fu_837           |    0    |    18   |
|          |           icmp_ln59_1_fu_849           |    0    |    18   |
|          |           icmp_ln71_1_fu_894           |    0    |    18   |
|          |           icmp_ln58_4_fu_932           |    0    |    18   |
|          |           icmp_ln58_5_fu_942           |    0    |    18   |
|          |           icmp_ln59_2_fu_954           |    0    |    18   |
|          |           icmp_ln71_2_fu_999           |    0    |    18   |
|          |           icmp_ln58_6_fu_1037          |    0    |    18   |
|          |           icmp_ln58_7_fu_1047          |    0    |    18   |
|          |           icmp_ln59_3_fu_1059          |    0    |    18   |
|          |           icmp_ln71_3_fu_1104          |    0    |    18   |
|          |           icmp_ln58_8_fu_1142          |    0    |    18   |
|          |           icmp_ln58_9_fu_1152          |    0    |    18   |
|          |           icmp_ln59_4_fu_1164          |    0    |    18   |
|          |           icmp_ln71_4_fu_1209          |    0    |    18   |
|          |          icmp_ln58_10_fu_1247          |    0    |    18   |
|          |          icmp_ln58_11_fu_1257          |    0    |    18   |
|          |           icmp_ln59_5_fu_1269          |    0    |    18   |
|   icmp   |           icmp_ln71_5_fu_1314          |    0    |    18   |
|          |          icmp_ln58_12_fu_1352          |    0    |    18   |
|          |          icmp_ln58_13_fu_1362          |    0    |    18   |
|          |           icmp_ln59_6_fu_1374          |    0    |    18   |
|          |           icmp_ln71_6_fu_1419          |    0    |    18   |
|          |          icmp_ln58_14_fu_1457          |    0    |    18   |
|          |          icmp_ln58_15_fu_1467          |    0    |    18   |
|          |           icmp_ln59_7_fu_1479          |    0    |    18   |
|          |           icmp_ln71_7_fu_1524          |    0    |    18   |
|          |          icmp_ln58_16_fu_1562          |    0    |    18   |
|          |          icmp_ln58_17_fu_1572          |    0    |    18   |
|          |           icmp_ln59_8_fu_1584          |    0    |    18   |
|          |           icmp_ln71_8_fu_1629          |    0    |    18   |
|          |          icmp_ln58_18_fu_1667          |    0    |    18   |
|          |          icmp_ln58_19_fu_1677          |    0    |    18   |
|          |           icmp_ln59_9_fu_1689          |    0    |    18   |
|          |           icmp_ln71_9_fu_1734          |    0    |    18   |
|          |          icmp_ln58_20_fu_1772          |    0    |    18   |
|          |          icmp_ln58_21_fu_1782          |    0    |    18   |
|          |          icmp_ln59_10_fu_1794          |    0    |    18   |
|          |          icmp_ln71_10_fu_1839          |    0    |    18   |
|          |          icmp_ln58_22_fu_1867          |    0    |    18   |
|          |          icmp_ln58_23_fu_1877          |    0    |    18   |
|          |          icmp_ln59_11_fu_1889          |    0    |    18   |
|          |          icmp_ln71_11_fu_1934          |    0    |    18   |
|----------|----------------------------------------|---------|---------|
|          |             and_ln58_fu_738            |    0    |    2    |
|          |            and_ln58_1_fu_843           |    0    |    2    |
|          |            and_ln58_2_fu_948           |    0    |    2    |
|          |           and_ln58_3_fu_1053           |    0    |    2    |
|          |           and_ln58_4_fu_1158           |    0    |    2    |
|    and   |           and_ln58_5_fu_1263           |    0    |    2    |
|          |           and_ln58_6_fu_1368           |    0    |    2    |
|          |           and_ln58_7_fu_1473           |    0    |    2    |
|          |           and_ln58_8_fu_1578           |    0    |    2    |
|          |           and_ln58_9_fu_1683           |    0    |    2    |
|          |           and_ln58_10_fu_1788          |    0    |    2    |
|          |           and_ln58_11_fu_1883          |    0    |    2    |
|----------|----------------------------------------|---------|---------|
|          |            or_ln152_fu_1968            |    0    |    2    |
|          |           or_ln152_1_fu_1974           |    0    |    2    |
|          |           or_ln152_2_fu_1980           |    0    |    2    |
|          |           or_ln152_3_fu_1986           |    0    |    2    |
|          |           or_ln152_4_fu_1992           |    0    |    2    |
|    or    |           or_ln152_5_fu_1998           |    0    |    2    |
|          |           or_ln152_6_fu_2004           |    0    |    2    |
|          |           or_ln152_7_fu_2010           |    0    |    2    |
|          |           or_ln152_8_fu_2016           |    0    |    2    |
|          |           or_ln152_9_fu_2022           |    0    |    2    |
|          |         shouldContinue_fu_2028         |    0    |    2    |
|----------|----------------------------------------|---------|---------|
|          | filtered_real_1_o_mem_read_read_fu_216 |    0    |    0    |
|          |  filtered_im_1_o_mem_read_read_fu_222  |    0    |    0    |
|          | filtered_real_0_o_mem_read_read_fu_228 |    0    |    0    |
|          |  filtered_im_0_o_mem_read_read_fu_234  |    0    |    0    |
|          |      std_I_o_mem_read_read_fu_240      |    0    |    0    |
|          |      mad_I_o_mem_read_read_fu_246      |    0    |    0    |
|          |  raw_data_im_1_o_mem_read_read_fu_252  |    0    |    0    |
|          |      std_R_o_mem_read_read_fu_258      |    0    |    0    |
|          | raw_data_real_1_o_mem_read_read_fu_264 |    0    |    0    |
|          |      mad_R_o_mem_read_read_fu_270      |    0    |    0    |
|          |  raw_data_real_o_mem_read_read_fu_276  |    0    |    0    |
|   read   |   raw_data_im_o_mem_read_read_fu_282   |    0    |    0    |
|          |             tmp_read_fu_295            |    0    |    0    |
|          |            tmp_1_read_fu_318           |    0    |    0    |
|          |            tmp_2_read_fu_341           |    0    |    0    |
|          |            tmp_3_read_fu_364           |    0    |    0    |
|          |            tmp_4_read_fu_387           |    0    |    0    |
|          |            tmp_5_read_fu_410           |    0    |    0    |
|          |            tmp_6_read_fu_433           |    0    |    0    |
|          |            tmp_7_read_fu_456           |    0    |    0    |
|          |            tmp_8_read_fu_479           |    0    |    0    |
|          |            tmp_9_read_fu_502           |    0    |    0    |
|          |           tmp_10_read_fu_517           |    0    |    0    |
|          |           tmp_11_read_fu_530           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |          grp_writeresp_fu_288          |    0    |    0    |
|          |          grp_writeresp_fu_310          |    0    |    0    |
|          |          grp_writeresp_fu_333          |    0    |    0    |
|          |          grp_writeresp_fu_356          |    0    |    0    |
|          |          grp_writeresp_fu_379          |    0    |    0    |
| writeresp|          grp_writeresp_fu_402          |    0    |    0    |
|          |          grp_writeresp_fu_425          |    0    |    0    |
|          |          grp_writeresp_fu_448          |    0    |    0    |
|          |          grp_writeresp_fu_471          |    0    |    0    |
|          |          grp_writeresp_fu_494          |    0    |    0    |
|          |          grp_writeresp_fu_523          |    0    |    0    |
|          |          grp_writeresp_fu_545          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |         write_ln61_write_fu_301        |    0    |    0    |
|          |         write_ln61_write_fu_324        |    0    |    0    |
|          |         write_ln61_write_fu_347        |    0    |    0    |
|          |         write_ln61_write_fu_370        |    0    |    0    |
|          |         write_ln61_write_fu_393        |    0    |    0    |
|   write  |         write_ln61_write_fu_416        |    0    |    0    |
|          |         write_ln61_write_fu_439        |    0    |    0    |
|          |         write_ln61_write_fu_462        |    0    |    0    |
|          |         write_ln61_write_fu_485        |    0    |    0    |
|          |         write_ln61_write_fu_508        |    0    |    0    |
|          |         write_ln61_write_fu_537        |    0    |    0    |
|          |         write_ln61_write_fu_553        |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              shl_ln_fu_750             |    0    |    0    |
|          |            shl_ln61_1_fu_855           |    0    |    0    |
|          |            shl_ln61_2_fu_960           |    0    |    0    |
|          |           shl_ln61_3_fu_1065           |    0    |    0    |
|          |           shl_ln61_4_fu_1170           |    0    |    0    |
|bitconcatenate|           shl_ln61_5_fu_1275           |    0    |    0    |
|          |           shl_ln61_6_fu_1380           |    0    |    0    |
|          |           shl_ln61_7_fu_1485           |    0    |    0    |
|          |           shl_ln61_8_fu_1590           |    0    |    0    |
|          |           shl_ln61_9_fu_1695           |    0    |    0    |
|          |           shl_ln61_s_fu_1800           |    0    |    0    |
|          |           shl_ln61_10_fu_1895          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            sext_ln61_fu_758            |    0    |    0    |
|          |           sext_ln61_1_fu_813           |    0    |    0    |
|          |           sext_ln61_2_fu_863           |    0    |    0    |
|          |           sext_ln61_3_fu_918           |    0    |    0    |
|          |           sext_ln61_4_fu_968           |    0    |    0    |
|          |           sext_ln61_5_fu_1023          |    0    |    0    |
|          |           sext_ln61_6_fu_1073          |    0    |    0    |
|          |           sext_ln61_7_fu_1128          |    0    |    0    |
|          |           sext_ln61_8_fu_1178          |    0    |    0    |
|          |           sext_ln61_9_fu_1233          |    0    |    0    |
|          |          sext_ln61_10_fu_1283          |    0    |    0    |
|   sext   |          sext_ln61_11_fu_1338          |    0    |    0    |
|          |          sext_ln61_12_fu_1388          |    0    |    0    |
|          |          sext_ln61_13_fu_1443          |    0    |    0    |
|          |          sext_ln61_14_fu_1493          |    0    |    0    |
|          |          sext_ln61_15_fu_1548          |    0    |    0    |
|          |          sext_ln61_16_fu_1598          |    0    |    0    |
|          |          sext_ln61_17_fu_1653          |    0    |    0    |
|          |          sext_ln61_18_fu_1703          |    0    |    0    |
|          |          sext_ln61_19_fu_1758          |    0    |    0    |
|          |          sext_ln61_20_fu_1808          |    0    |    0    |
|          |          sext_ln61_22_fu_1903          |    0    |    0    |
|          |          sext_ln61_21_fu_1958          |    0    |    0    |
|          |          sext_ln61_23_fu_2034          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |             trunc_ln_fu_767            |    0    |    0    |
|          |           trunc_ln61_1_fu_872          |    0    |    0    |
|          |           trunc_ln61_2_fu_977          |    0    |    0    |
|          |          trunc_ln61_3_fu_1082          |    0    |    0    |
|          |          trunc_ln61_4_fu_1187          |    0    |    0    |
|partselect|          trunc_ln61_5_fu_1292          |    0    |    0    |
|          |          trunc_ln61_6_fu_1397          |    0    |    0    |
|          |          trunc_ln61_7_fu_1502          |    0    |    0    |
|          |          trunc_ln61_8_fu_1607          |    0    |    0    |
|          |          trunc_ln61_9_fu_1712          |    0    |    0    |
|          |          trunc_ln61_s_fu_1817          |    0    |    0    |
|          |          trunc_ln61_10_fu_1912         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   2698  |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        and_ln58_10_reg_2324       |    1   |
|        and_ln58_11_reg_2340       |    1   |
|        and_ln58_1_reg_2126        |    1   |
|        and_ln58_2_reg_2148        |    1   |
|        and_ln58_3_reg_2170        |    1   |
|        and_ln58_4_reg_2192        |    1   |
|        and_ln58_5_reg_2214        |    1   |
|        and_ln58_6_reg_2236        |    1   |
|        and_ln58_7_reg_2258        |    1   |
|        and_ln58_8_reg_2280        |    1   |
|        and_ln58_9_reg_2302        |    1   |
|         and_ln58_reg_2104         |    1   |
| filtered_im_0_o_mem_read_reg_2059 |   64   |
| filtered_im_1_o_mem_read_reg_2049 |   64   |
|filtered_real_0_o_mem_read_reg_2054|   64   |
|filtered_real_1_o_mem_read_reg_2044|   64   |
|       gmem_addr_10_reg_2361       |   64   |
|       gmem_addr_11_reg_2376       |   64   |
|        gmem_addr_1_reg_2142       |   64   |
|        gmem_addr_2_reg_2164       |   64   |
|        gmem_addr_3_reg_2186       |   64   |
|        gmem_addr_4_reg_2208       |   64   |
|        gmem_addr_5_reg_2230       |   64   |
|        gmem_addr_6_reg_2252       |   64   |
|        gmem_addr_7_reg_2274       |   64   |
|        gmem_addr_8_reg_2296       |   64   |
|        gmem_addr_9_reg_2318       |   64   |
|         gmem_addr_reg_2120        |   64   |
|       icmp_ln59_10_reg_2328       |    1   |
|       icmp_ln59_11_reg_2344       |    1   |
|        icmp_ln59_1_reg_2130       |    1   |
|        icmp_ln59_2_reg_2152       |    1   |
|        icmp_ln59_3_reg_2174       |    1   |
|        icmp_ln59_4_reg_2196       |    1   |
|        icmp_ln59_5_reg_2218       |    1   |
|        icmp_ln59_6_reg_2240       |    1   |
|        icmp_ln59_7_reg_2262       |    1   |
|        icmp_ln59_8_reg_2284       |    1   |
|        icmp_ln59_9_reg_2306       |    1   |
|         icmp_ln59_reg_2108        |    1   |
|     mad_I_o_mem_read_reg_2069     |   64   |
|     mad_R_o_mem_read_reg_2089     |   64   |
| raw_data_im_1_o_mem_read_reg_2074 |   64   |
|  raw_data_im_o_mem_read_reg_2099  |   64   |
|raw_data_real_1_o_mem_read_reg_2084|   64   |
| raw_data_real_o_mem_read_reg_2094 |   64   |
|       retval_0_i109_reg_653       |    1   |
|       retval_0_i123_reg_666       |    1   |
|       retval_0_i137_reg_679       |    1   |
|       retval_0_i151_reg_692       |    1   |
|       retval_0_i165_reg_705       |    1   |
|        retval_0_i25_reg_575       |    1   |
|        retval_0_i39_reg_588       |    1   |
|        retval_0_i53_reg_601       |    1   |
|        retval_0_i67_reg_614       |    1   |
|        retval_0_i81_reg_627       |    1   |
|        retval_0_i95_reg_640       |    1   |
|      shouldContinue_1_reg_562     |    1   |
|      shouldContinue_reg_2372      |    1   |
|     std_I_o_mem_read_reg_2064     |   64   |
|     std_R_o_mem_read_reg_2079     |   64   |
|          tmp_10_reg_2356          |   64   |
|          tmp_11_reg_2367          |   64   |
|       trunc_ln61_10_reg_2348      |   61   |
|       trunc_ln61_1_reg_2134       |   61   |
|       trunc_ln61_2_reg_2156       |   61   |
|       trunc_ln61_3_reg_2178       |   61   |
|       trunc_ln61_4_reg_2200       |   61   |
|       trunc_ln61_5_reg_2222       |   61   |
|       trunc_ln61_6_reg_2244       |   61   |
|       trunc_ln61_7_reg_2266       |   61   |
|       trunc_ln61_8_reg_2288       |   61   |
|       trunc_ln61_9_reg_2310       |   61   |
|       trunc_ln61_s_reg_2332       |   61   |
|         trunc_ln_reg_2112         |   61   |
+-----------------------------------+--------+
|               Total               |  2433  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_288   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_288   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_310   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_310   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_333   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_333   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_356   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_356   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_379   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_379   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_402   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_402   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_425   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_425   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_448   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_448   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_471   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_471   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_494   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_494   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_523   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_523   |  p1  |   2  |  64  |   128  ||    9    |
|   grp_writeresp_fu_545   |  p0  |   2  |   1  |    2   |
|   grp_writeresp_fu_545   |  p1  |   2  |  64  |   128  ||    9    |
| shouldContinue_1_reg_562 |  p0  |   2  |   1  |    2   |
|   retval_0_i25_reg_575   |  p0  |   2  |   1  |    2   |
|   retval_0_i39_reg_588   |  p0  |   2  |   1  |    2   |
|   retval_0_i53_reg_601   |  p0  |   2  |   1  |    2   |
|   retval_0_i67_reg_614   |  p0  |   2  |   1  |    2   |
|   retval_0_i81_reg_627   |  p0  |   2  |   1  |    2   |
|   retval_0_i95_reg_640   |  p0  |   2  |   1  |    2   |
|   retval_0_i109_reg_653  |  p0  |   2  |   1  |    2   |
|   retval_0_i123_reg_666  |  p0  |   2  |   1  |    2   |
|   retval_0_i137_reg_679  |  p0  |   2  |   1  |    2   |
|   retval_0_i151_reg_692  |  p0  |   2  |   1  |    2   |
|   retval_0_i165_reg_705  |  p0  |   2  |   1  |    2   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  1584  ||  57.168 ||   108   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2698  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   57   |    -   |   108  |
|  Register |    -   |  2433  |    -   |
+-----------+--------+--------+--------+
|   Total   |   57   |  2433  |  2806  |
+-----------+--------+--------+--------+
