// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_top_module4_fine_cfo_apply (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m2_to_m4_data_dout,
        m2_to_m4_data_empty_n,
        m2_to_m4_data_read,
        m2_to_m4_data_num_data_valid,
        m2_to_m4_data_fifo_cap,
        m2_to_m4_startOffset_dout,
        m2_to_m4_startOffset_empty_n,
        m2_to_m4_startOffset_read,
        m2_to_m4_startOffset_num_data_valid,
        m2_to_m4_startOffset_fifo_cap,
        m3_fineOffset_dout,
        m3_fineOffset_empty_n,
        m3_fineOffset_read,
        m3_fineOffset_num_data_valid,
        m3_fineOffset_fifo_cap,
        corrected_out_din,
        corrected_out_full_n,
        corrected_out_write,
        fineFreqOff_out_din,
        fineFreqOff_out_full_n,
        fineFreqOff_out_write,
        add_loc_dout,
        add_loc_empty_n,
        add_loc_read,
        add_loc_num_data_valid,
        add_loc_fifo_cap
);

parameter    ap_ST_fsm_state1 = 82'd1;
parameter    ap_ST_fsm_state2 = 82'd2;
parameter    ap_ST_fsm_state3 = 82'd4;
parameter    ap_ST_fsm_state4 = 82'd8;
parameter    ap_ST_fsm_state5 = 82'd16;
parameter    ap_ST_fsm_state6 = 82'd32;
parameter    ap_ST_fsm_state7 = 82'd64;
parameter    ap_ST_fsm_state8 = 82'd128;
parameter    ap_ST_fsm_state9 = 82'd256;
parameter    ap_ST_fsm_state10 = 82'd512;
parameter    ap_ST_fsm_state11 = 82'd1024;
parameter    ap_ST_fsm_state12 = 82'd2048;
parameter    ap_ST_fsm_state13 = 82'd4096;
parameter    ap_ST_fsm_state14 = 82'd8192;
parameter    ap_ST_fsm_state15 = 82'd16384;
parameter    ap_ST_fsm_state16 = 82'd32768;
parameter    ap_ST_fsm_state17 = 82'd65536;
parameter    ap_ST_fsm_state18 = 82'd131072;
parameter    ap_ST_fsm_state19 = 82'd262144;
parameter    ap_ST_fsm_state20 = 82'd524288;
parameter    ap_ST_fsm_state21 = 82'd1048576;
parameter    ap_ST_fsm_state22 = 82'd2097152;
parameter    ap_ST_fsm_state23 = 82'd4194304;
parameter    ap_ST_fsm_state24 = 82'd8388608;
parameter    ap_ST_fsm_state25 = 82'd16777216;
parameter    ap_ST_fsm_state26 = 82'd33554432;
parameter    ap_ST_fsm_state27 = 82'd67108864;
parameter    ap_ST_fsm_state28 = 82'd134217728;
parameter    ap_ST_fsm_state29 = 82'd268435456;
parameter    ap_ST_fsm_state30 = 82'd536870912;
parameter    ap_ST_fsm_state31 = 82'd1073741824;
parameter    ap_ST_fsm_state32 = 82'd2147483648;
parameter    ap_ST_fsm_state33 = 82'd4294967296;
parameter    ap_ST_fsm_state34 = 82'd8589934592;
parameter    ap_ST_fsm_state35 = 82'd17179869184;
parameter    ap_ST_fsm_state36 = 82'd34359738368;
parameter    ap_ST_fsm_state37 = 82'd68719476736;
parameter    ap_ST_fsm_state38 = 82'd137438953472;
parameter    ap_ST_fsm_state39 = 82'd274877906944;
parameter    ap_ST_fsm_state40 = 82'd549755813888;
parameter    ap_ST_fsm_state41 = 82'd1099511627776;
parameter    ap_ST_fsm_state42 = 82'd2199023255552;
parameter    ap_ST_fsm_state43 = 82'd4398046511104;
parameter    ap_ST_fsm_state44 = 82'd8796093022208;
parameter    ap_ST_fsm_state45 = 82'd17592186044416;
parameter    ap_ST_fsm_state46 = 82'd35184372088832;
parameter    ap_ST_fsm_state47 = 82'd70368744177664;
parameter    ap_ST_fsm_state48 = 82'd140737488355328;
parameter    ap_ST_fsm_state49 = 82'd281474976710656;
parameter    ap_ST_fsm_state50 = 82'd562949953421312;
parameter    ap_ST_fsm_state51 = 82'd1125899906842624;
parameter    ap_ST_fsm_state52 = 82'd2251799813685248;
parameter    ap_ST_fsm_state53 = 82'd4503599627370496;
parameter    ap_ST_fsm_state54 = 82'd9007199254740992;
parameter    ap_ST_fsm_state55 = 82'd18014398509481984;
parameter    ap_ST_fsm_state56 = 82'd36028797018963968;
parameter    ap_ST_fsm_state57 = 82'd72057594037927936;
parameter    ap_ST_fsm_state58 = 82'd144115188075855872;
parameter    ap_ST_fsm_state59 = 82'd288230376151711744;
parameter    ap_ST_fsm_state60 = 82'd576460752303423488;
parameter    ap_ST_fsm_state61 = 82'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 82'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 82'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 82'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 82'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 82'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 82'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 82'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 82'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 82'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 82'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 82'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 82'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 82'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 82'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 82'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 82'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 82'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 82'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 82'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 82'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 82'd2417851639229258349412352;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] m2_to_m4_data_dout;
input   m2_to_m4_data_empty_n;
output   m2_to_m4_data_read;
input  [11:0] m2_to_m4_data_num_data_valid;
input  [11:0] m2_to_m4_data_fifo_cap;
input  [15:0] m2_to_m4_startOffset_dout;
input   m2_to_m4_startOffset_empty_n;
output   m2_to_m4_startOffset_read;
input  [2:0] m2_to_m4_startOffset_num_data_valid;
input  [2:0] m2_to_m4_startOffset_fifo_cap;
input  [15:0] m3_fineOffset_dout;
input   m3_fineOffset_empty_n;
output   m3_fineOffset_read;
input  [2:0] m3_fineOffset_num_data_valid;
input  [2:0] m3_fineOffset_fifo_cap;
output  [31:0] corrected_out_din;
input   corrected_out_full_n;
output   corrected_out_write;
output  [31:0] fineFreqOff_out_din;
input   fineFreqOff_out_full_n;
output   fineFreqOff_out_write;
input  [31:0] add_loc_dout;
input   add_loc_empty_n;
output   add_loc_read;
input  [2:0] add_loc_num_data_valid;
input  [2:0] add_loc_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m2_to_m4_data_read;
reg m2_to_m4_startOffset_read;
reg m3_fineOffset_read;
reg[31:0] corrected_out_din;
reg corrected_out_write;
reg fineFreqOff_out_write;
reg add_loc_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [81:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] circ_buf_re_address0;
reg    circ_buf_re_ce0;
wire   [15:0] circ_buf_re_q0;
reg   [12:0] circ_buf_re_address1;
reg    circ_buf_re_ce1;
reg    circ_buf_re_we1;
reg   [15:0] circ_buf_re_d1;
wire   [15:0] circ_buf_re_q1;
reg   [12:0] circ_buf_im_address0;
reg    circ_buf_im_ce0;
wire   [15:0] circ_buf_im_q0;
reg   [12:0] circ_buf_im_address1;
reg    circ_buf_im_ce1;
reg    circ_buf_im_we1;
reg   [15:0] circ_buf_im_d1;
wire   [15:0] circ_buf_im_q1;
wire   [7:0] atan_lut_address0;
wire   [15:0] atan_lut_q0;
wire   [7:0] atan_lut_address1;
wire   [15:0] atan_lut_q1;
reg   [9:0] m4_cos_lut_address0;
reg    m4_cos_lut_ce0;
wire   [15:0] m4_cos_lut_q0;
reg   [9:0] m4_sin_lut_address0;
reg    m4_sin_lut_ce0;
wire   [15:0] m4_sin_lut_q0;
reg    m2_to_m4_startOffset_blk_n;
wire    ap_CS_fsm_state4;
reg   [0:0] targetBlock_reg_1286;
wire    ap_CS_fsm_state8;
reg   [0:0] sO_rx_reg_266;
reg    m3_fineOffset_blk_n;
wire    ap_CS_fsm_state7;
reg   [0:0] targetBlock1_reg_1301;
wire   [0:0] icmp_ln104_fu_523_p2;
wire   [0:0] ap_phi_mux_fO_rx_phi_fu_311_p6;
reg    fineFreqOff_out_blk_n;
wire    ap_CS_fsm_state78;
reg    add_loc_blk_n;
reg   [31:0] num_samples_reg_1276;
reg    ap_block_state1;
wire   [0:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_return;
wire    ap_CS_fsm_state3;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done;
reg    ap_block_state4;
wire   [0:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_return;
wire    ap_CS_fsm_state6;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done;
wire   [31:0] zext_ln80_fu_519_p1;
reg    ap_predicate_op121_read_state7;
reg    ap_block_state7;
wire   [12:0] add_ln121_fu_570_p2;
reg   [12:0] add_ln121_reg_1324;
reg    ap_block_state8;
wire  signed [16:0] combined_offset_fu_576_p2;
reg  signed [16:0] combined_offset_reg_1331;
wire   [17:0] cfo_data_end_fu_585_p2;
reg   [17:0] cfo_data_end_reg_1337;
wire    ap_CS_fsm_state9;
wire   [0:0] x_neg_fu_648_p3;
reg   [0:0] x_neg_reg_1342;
wire    ap_CS_fsm_state13;
wire   [0:0] y_neg_fu_656_p3;
reg   [0:0] y_neg_reg_1347;
wire   [31:0] ax_fu_670_p3;
reg   [31:0] ax_reg_1352;
wire   [31:0] ay_fu_684_p3;
reg   [31:0] ay_reg_1360;
wire  signed [31:0] select_ln149_fu_714_p3;
reg  signed [31:0] select_ln149_reg_1371;
wire    ap_CS_fsm_state14;
wire   [12:0] trunc_ln150_fu_722_p1;
reg   [12:0] trunc_ln150_reg_1378;
wire   [31:0] sub_ln150_fu_726_p2;
reg   [31:0] sub_ln150_reg_1383;
wire   [0:0] swap_fu_742_p2;
reg   [0:0] swap_reg_1391;
wire   [50:0] grp_fu_770_p2;
reg   [50:0] sdiv_ln49_reg_1406;
wire    ap_CS_fsm_state68;
reg   [31:0] scaled_reg_1412;
wire    ap_CS_fsm_state69;
wire   [12:0] lut_idx_fu_850_p3;
reg   [12:0] lut_idx_reg_1417;
wire   [31:0] frac_fu_882_p2;
reg  signed [31:0] frac_reg_1423;
wire    ap_CS_fsm_state70;
wire  signed [23:0] v0_fu_903_p3;
reg  signed [23:0] v0_reg_1438;
wire    ap_CS_fsm_state71;
wire   [24:0] sub_ln57_fu_927_p2;
reg   [24:0] sub_ln57_reg_1443;
reg   [31:0] trunc_ln_reg_1448;
wire    ap_CS_fsm_state72;
wire   [31:0] angle_2_fu_973_p3;
reg   [31:0] angle_2_reg_1453;
wire    ap_CS_fsm_state73;
wire   [31:0] angle_6_fu_1015_p3;
reg   [31:0] angle_6_reg_1459;
wire    ap_CS_fsm_state74;
reg   [5:0] tmp_7_reg_1465;
wire   [31:0] select_ln63_fu_1063_p3;
wire    ap_CS_fsm_state75;
wire  signed [31:0] signed_angle_2_fu_1083_p3;
reg  signed [31:0] signed_angle_2_reg_1475;
wire    ap_CS_fsm_state76;
reg   [0:0] tmp_9_reg_1481;
reg   [25:0] tmp_2_reg_1486;
reg   [31:0] fineFreqOff_reg_1491;
wire    ap_CS_fsm_state77;
wire  signed [26:0] phase_inc_fu_1159_p3;
reg  signed [26:0] phase_inc_reg_1496;
wire   [0:0] icmp_ln184_fu_1166_p2;
reg   [0:0] icmp_ln184_reg_1503;
wire    ap_CS_fsm_state79;
wire   [31:0] phase_acc_fu_456_p2;
reg   [31:0] phase_acc_reg_1508;
wire    ap_CS_fsm_state80;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done;
wire   [31:0] phase_acc_0_lcssa_sel_i_fu_1207_p3;
reg   [31:0] phase_acc_0_lcssa_sel_i_reg_1513;
wire    ap_CS_fsm_state81;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_ready;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_data_read;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_startOffset_read;
wire   [30:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out_ap_vld;
wire   [30:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out_ap_vld;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_d1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_d1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_ready;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m2_to_m4_data_read;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m3_fineOffset_read;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out_ap_vld;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out_ap_vld;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_d1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_d1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_ready;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_m2_to_m4_data_read;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out_ap_vld;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_d1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_d1;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_ready;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out_ap_vld;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out_ap_vld;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_ready;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m2_to_m4_data_read;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_din;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_write;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_d1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_d1;
wire   [9:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_ce0;
wire   [9:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_ce0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_ready;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_write;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_ce0;
wire   [9:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_ce0;
wire   [9:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_ce0;
reg   [30:0] write_cnt_5_reg_244;
reg   [15:0] startOffset_1_reg_254;
reg   [15:0] fineOffset_1_reg_280;
reg   [31:0] write_cnt_reg_294;
reg   [0:0] fO_rx_reg_306;
reg  signed [15:0] ap_phi_mux_startOffset_3_phi_fu_325_p4;
reg  signed [15:0] ap_phi_mux_fineOffset_3_phi_fu_336_p4;
reg   [31:0] angle_10_reg_344;
wire   [0:0] icmp_ln41_fu_736_p2;
reg    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg;
wire    ap_CS_fsm_state2;
reg   [30:0] n_loc_fu_190;
reg   [30:0] n_2_loc_fu_186;
reg    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [31:0] n_4_loc_fu_182;
reg   [31:0] n_6_loc_fu_178;
reg    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg;
reg   [81:0] ap_NS_fsm;
wire    ap_NS_fsm_state79;
reg    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg;
wire    ap_CS_fsm_state82;
wire   [63:0] zext_ln55_fu_887_p1;
wire   [63:0] zext_ln56_fu_898_p1;
reg    atan_lut_ce1_local;
reg    atan_lut_ce0_local;
wire   [25:0] mul_ln174_fu_460_p1;
wire   [12:0] trunc_ln82_fu_558_p1;
wire   [12:0] trunc_ln80_fu_554_p1;
wire  signed [16:0] sext_ln121_1_fu_566_p1;
wire  signed [16:0] sext_ln121_fu_562_p1;
wire  signed [17:0] sext_ln121_3_fu_582_p1;
wire   [31:0] sub_ln38_fu_664_p2;
wire   [31:0] sub_ln39_fu_678_p2;
wire  signed [31:0] sext_ln121_2_fu_692_p1;
wire   [31:0] sub_ln148_fu_698_p2;
wire   [31:0] sub_ln147_fu_703_p2;
wire   [0:0] icmp_ln149_fu_708_p2;
wire   [31:0] or_ln41_fu_732_p2;
wire   [31:0] select_ln46_fu_752_p3;
wire  signed [31:0] den_fu_746_p3;
wire   [50:0] grp_fu_770_p0;
wire   [50:0] shl_ln50_fu_776_p2;
wire   [50:0] shl_ln50_1_fu_781_p2;
wire   [50:0] sub_ln50_fu_786_p2;
wire   [18:0] tmp_1_i_fu_820_p4;
wire   [12:0] tmp_9_i_fu_802_p4;
wire   [0:0] icmp_ln51_fu_830_p2;
wire   [12:0] add_ln51_fu_836_p2;
wire   [0:0] tmp_6_fu_812_p3;
wire   [12:0] select_ln51_fu_842_p3;
wire   [0:0] icmp_ln52_fu_858_p2;
wire   [12:0] lut_idx_1_fu_863_p3;
wire   [31:0] shl_ln1_fu_874_p3;
wire   [7:0] trunc_ln51_fu_870_p1;
wire   [7:0] add_ln56_fu_892_p2;
wire   [23:0] v1_fu_915_p3;
wire  signed [24:0] sext_ln56_fu_923_p1;
wire  signed [24:0] sext_ln55_1_fu_911_p1;
wire  signed [27:0] tmp_fu_933_p3;
wire   [53:0] mul_ln57_fu_452_p2;
wire  signed [31:0] sext_ln55_fu_959_p1;
wire   [31:0] angle_fu_962_p2;
wire   [31:0] angle_1_fu_967_p2;
wire   [47:0] shl_ln2_fu_980_p3;
wire   [47:0] sub_ln60_fu_987_p2;
wire   [31:0] angle_3_fu_993_p4;
wire   [31:0] angle_4_fu_1003_p3;
wire   [31:0] angle_5_fu_1009_p2;
wire   [0:0] icmp_ln62_fu_1032_p2;
wire   [31:0] angle_7_fu_1037_p2;
wire   [31:0] angle_8_fu_1042_p3;
wire   [0:0] tmp_8_fu_1049_p3;
wire   [31:0] add_ln63_fu_1057_p2;
wire   [0:0] icmp_ln169_fu_1071_p2;
wire   [31:0] signed_angle_1_fu_1077_p2;
wire   [47:0] mul_ln174_fu_460_p2;
wire   [47:0] shl_ln3_fu_1123_p3;
wire   [47:0] sub_ln175_fu_1130_p2;
wire   [25:0] tmp_1_fu_1136_p4;
wire   [26:0] zext_ln175_fu_1146_p1;
wire   [26:0] sub_ln175_1_fu_1153_p2;
wire   [26:0] zext_ln175_1_fu_1150_p1;
reg    grp_fu_770_ap_start;
wire    grp_fu_770_ap_done;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 82'd1;
#0 grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg = 1'b0;
end

system_top_module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
circ_buf_re_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(circ_buf_re_address0),
    .ce0(circ_buf_re_ce0),
    .q0(circ_buf_re_q0),
    .address1(circ_buf_re_address1),
    .ce1(circ_buf_re_ce1),
    .we1(circ_buf_re_we1),
    .d1(circ_buf_re_d1),
    .q1(circ_buf_re_q1)
);

system_top_module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
circ_buf_im_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(circ_buf_im_address0),
    .ce0(circ_buf_im_ce0),
    .q0(circ_buf_im_q0),
    .address1(circ_buf_im_address1),
    .ce1(circ_buf_im_ce1),
    .we1(circ_buf_im_we1),
    .d1(circ_buf_im_d1),
    .q1(circ_buf_im_q1)
);

system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
atan_lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(atan_lut_address0),
    .ce0(atan_lut_ce0_local),
    .q0(atan_lut_q0),
    .address1(atan_lut_address1),
    .ce1(atan_lut_ce1_local),
    .q1(atan_lut_q1)
);

system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
m4_cos_lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(m4_cos_lut_address0),
    .ce0(m4_cos_lut_ce0),
    .q0(m4_cos_lut_q0)
);

system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
m4_sin_lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(m4_sin_lut_address0),
    .ce0(m4_sin_lut_ce0),
    .q0(m4_sin_lut_q0)
);

system_top_module4_fine_cfo_apply_Pipeline_POLL_START grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_ready),
    .num_samples(num_samples_reg_1276),
    .m2_to_m4_data_dout(m2_to_m4_data_dout),
    .m2_to_m4_data_empty_n(m2_to_m4_data_empty_n),
    .m2_to_m4_data_read(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_data_read),
    .m2_to_m4_data_num_data_valid(12'd0),
    .m2_to_m4_data_fifo_cap(12'd0),
    .m2_to_m4_startOffset_dout(m2_to_m4_startOffset_dout),
    .m2_to_m4_startOffset_empty_n(m2_to_m4_startOffset_empty_n),
    .m2_to_m4_startOffset_read(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_startOffset_read),
    .m2_to_m4_startOffset_num_data_valid(3'd0),
    .m2_to_m4_startOffset_fifo_cap(3'd0),
    .n_out(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out),
    .n_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out_ap_vld),
    .n_2_out(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out),
    .n_2_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out_ap_vld),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_ce1),
    .circ_buf_re_we1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_we1),
    .circ_buf_re_d1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_d1),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_ce1),
    .circ_buf_im_we1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_we1),
    .circ_buf_im_d1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_d1),
    .ap_return(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_return)
);

system_top_module4_fine_cfo_apply_Pipeline_POLL_FINE grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_ready),
    .zext_ln80(write_cnt_5_reg_244),
    .num_samples(num_samples_reg_1276),
    .m2_to_m4_data_dout(m2_to_m4_data_dout),
    .m2_to_m4_data_empty_n(m2_to_m4_data_empty_n),
    .m2_to_m4_data_read(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m2_to_m4_data_read),
    .m2_to_m4_data_num_data_valid(12'd0),
    .m2_to_m4_data_fifo_cap(12'd0),
    .m3_fineOffset_dout(m3_fineOffset_dout),
    .m3_fineOffset_empty_n(m3_fineOffset_empty_n),
    .m3_fineOffset_read(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m3_fineOffset_read),
    .m3_fineOffset_num_data_valid(3'd0),
    .m3_fineOffset_fifo_cap(3'd0),
    .n_4_out(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out),
    .n_4_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out_ap_vld),
    .n_6_out(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out),
    .n_6_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out_ap_vld),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_ce1),
    .circ_buf_re_we1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_we1),
    .circ_buf_re_d1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_d1),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_ce1),
    .circ_buf_im_we1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_we1),
    .circ_buf_im_d1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_d1),
    .ap_return(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_return)
);

system_top_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_ready),
    .m2_to_m4_data_dout(m2_to_m4_data_dout),
    .m2_to_m4_data_empty_n(m2_to_m4_data_empty_n),
    .m2_to_m4_data_read(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_m2_to_m4_data_read),
    .m2_to_m4_data_num_data_valid(12'd0),
    .m2_to_m4_data_fifo_cap(12'd0),
    .write_cnt(write_cnt_reg_294),
    .sext_ln133(cfo_data_end_reg_1337),
    .num_samples(num_samples_reg_1276),
    .write_cnt_1_out(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out),
    .write_cnt_1_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out_ap_vld),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_ce1),
    .circ_buf_re_we1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_we1),
    .circ_buf_re_d1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_d1),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_ce1),
    .circ_buf_im_we1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_we1),
    .circ_buf_im_d1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_d1)
);

system_top_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_ready),
    .empty(add_ln121_reg_1324),
    .C_re_out(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out),
    .C_re_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out_ap_vld),
    .C_im_out(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out),
    .C_im_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out_ap_vld),
    .circ_buf_re_address0(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address0),
    .circ_buf_re_ce0(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce0),
    .circ_buf_re_q0(circ_buf_re_q0),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce1),
    .circ_buf_re_q1(circ_buf_re_q1),
    .circ_buf_im_address0(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address0),
    .circ_buf_im_ce0(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce0),
    .circ_buf_im_q0(circ_buf_im_q0),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce1),
    .circ_buf_im_q1(circ_buf_im_q1)
);

system_top_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_ready),
    .m2_to_m4_data_dout(m2_to_m4_data_dout),
    .m2_to_m4_data_empty_n(m2_to_m4_data_empty_n),
    .m2_to_m4_data_read(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m2_to_m4_data_read),
    .m2_to_m4_data_num_data_valid(12'd0),
    .m2_to_m4_data_fifo_cap(12'd0),
    .corrected_out_din(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_din),
    .corrected_out_full_n(corrected_out_full_n),
    .corrected_out_write(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_write),
    .write_cnt_1_reload(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out),
    .select_ln149(select_ln149_reg_1371),
    .empty(add_ln121_reg_1324),
    .sext_ln175(phase_inc_reg_1496),
    .circ_buf_re_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address0),
    .circ_buf_re_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce0),
    .circ_buf_re_q0(circ_buf_re_q0),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce1),
    .circ_buf_re_we1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_we1),
    .circ_buf_re_d1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_d1),
    .circ_buf_im_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address0),
    .circ_buf_im_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce0),
    .circ_buf_im_q0(circ_buf_im_q0),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce1),
    .circ_buf_im_we1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_we1),
    .circ_buf_im_d1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_d1),
    .m4_cos_lut_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_address0),
    .m4_cos_lut_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_ce0),
    .m4_cos_lut_q0(m4_cos_lut_q0),
    .m4_sin_lut_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_address0),
    .m4_sin_lut_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_ce0),
    .m4_sin_lut_q0(m4_sin_lut_q0)
);

system_top_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_ready),
    .corrected_out_din(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din),
    .corrected_out_full_n(corrected_out_full_n),
    .corrected_out_write(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_write),
    .phase_acc_0_lcssa_sel_i(phase_acc_0_lcssa_sel_i_reg_1513),
    .sub_ln150(sub_ln150_reg_1383),
    .empty_16(add_ln121_reg_1324),
    .empty(trunc_ln150_reg_1378),
    .sext_ln175(phase_inc_reg_1496),
    .circ_buf_re_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_address0),
    .circ_buf_re_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_ce0),
    .circ_buf_re_q0(circ_buf_re_q0),
    .circ_buf_im_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_address0),
    .circ_buf_im_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_ce0),
    .circ_buf_im_q0(circ_buf_im_q0),
    .m4_cos_lut_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_address0),
    .m4_cos_lut_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_ce0),
    .m4_cos_lut_q0(m4_cos_lut_q0),
    .m4_sin_lut_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_address0),
    .m4_sin_lut_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_ce0),
    .m4_sin_lut_q0(m4_sin_lut_q0)
);

system_top_mul_28s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_28s_32s_54_1_1_U246(
    .din0(tmp_fu_933_p3),
    .din1(frac_reg_1423),
    .dout(mul_ln57_fu_452_p2)
);

system_top_mul_32s_27s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 32 ))
mul_32s_27s_32_1_1_U247(
    .din0(select_ln149_reg_1371),
    .din1(phase_inc_reg_1496),
    .dout(phase_acc_fu_456_p2)
);

system_top_mul_32s_26ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 48 ))
mul_32s_26ns_48_1_1_U248(
    .din0(signed_angle_2_reg_1475),
    .din1(mul_ln174_fu_460_p1),
    .dout(mul_ln174_fu_460_p2)
);

system_top_sdiv_51ns_32s_51_55_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 55 ),
    .din0_WIDTH( 51 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
sdiv_51ns_32s_51_55_seq_1_U249(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_770_ap_start),
    .done(grp_fu_770_ap_done),
    .din0(grp_fu_770_p0),
    .din1(den_fu_746_p3),
    .ce(1'b1),
    .dout(grp_fu_770_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state81)) begin
            grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state79) & (1'b1 == ap_CS_fsm_state78))) begin
            grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_736_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        angle_10_reg_344 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        angle_10_reg_344 <= select_ln63_fu_1063_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state7) & (targetBlock1_reg_1301 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state7) & (icmp_ln104_fu_523_p2 == 1'd0) & (targetBlock1_reg_1301 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        fO_rx_reg_306 <= 1'd0;
    end else if (((1'b0 == ap_block_state7) & (icmp_ln104_fu_523_p2 == 1'd1) & (targetBlock1_reg_1301 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        fO_rx_reg_306 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state7) & (targetBlock1_reg_1301 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state7) & (icmp_ln104_fu_523_p2 == 1'd0) & (targetBlock1_reg_1301 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        fineOffset_1_reg_280 <= 16'd0;
    end else if (((1'b0 == ap_block_state7) & (icmp_ln104_fu_523_p2 == 1'd1) & (targetBlock1_reg_1301 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        fineOffset_1_reg_280 <= m3_fineOffset_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((targetBlock_reg_1286 == 1'd1)) begin
            sO_rx_reg_266 <= 1'd0;
        end else if ((targetBlock_reg_1286 == 1'd0)) begin
            sO_rx_reg_266 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((targetBlock_reg_1286 == 1'd1)) begin
            startOffset_1_reg_254 <= 16'd0;
        end else if ((targetBlock_reg_1286 == 1'd0)) begin
            startOffset_1_reg_254 <= m2_to_m4_startOffset_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((targetBlock_reg_1286 == 1'd1)) begin
            write_cnt_5_reg_244 <= n_loc_fu_190;
        end else if ((targetBlock_reg_1286 == 1'd0)) begin
            write_cnt_5_reg_244 <= n_2_loc_fu_186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7))) begin
        if ((targetBlock1_reg_1301 == 1'd1)) begin
            write_cnt_reg_294 <= n_4_loc_fu_182;
        end else if (((icmp_ln104_fu_523_p2 == 1'd0) & (targetBlock1_reg_1301 == 1'd0))) begin
            write_cnt_reg_294 <= zext_ln80_fu_519_p1;
        end else if (((icmp_ln104_fu_523_p2 == 1'd1) & (targetBlock1_reg_1301 == 1'd0))) begin
            write_cnt_reg_294 <= n_6_loc_fu_178;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln121_reg_1324 <= add_ln121_fu_570_p2;
        combined_offset_reg_1331 <= combined_offset_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        angle_2_reg_1453 <= angle_2_fu_973_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        angle_6_reg_1459 <= angle_6_fu_1015_p3;
        tmp_7_reg_1465 <= {{angle_6_fu_1015_p3[31:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ax_reg_1352 <= ax_fu_670_p3;
        ay_reg_1360 <= ay_fu_684_p3;
        x_neg_reg_1342 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out[32'd31];
        y_neg_reg_1347 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        cfo_data_end_reg_1337 <= cfo_data_end_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        fineFreqOff_reg_1491 <= {{mul_ln174_fu_460_p2[47:16]}};
        phase_inc_reg_1496 <= phase_inc_fu_1159_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        frac_reg_1423 <= frac_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        icmp_ln184_reg_1503 <= icmp_ln184_fu_1166_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        lut_idx_reg_1417 <= lut_idx_fu_850_p3;
        scaled_reg_1412 <= {{sub_ln50_fu_786_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        n_2_loc_fu_186 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_4_loc_fu_182 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_6_loc_fu_178 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_n_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        n_loc_fu_190 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_n_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        num_samples_reg_1276 <= add_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        phase_acc_0_lcssa_sel_i_reg_1513 <= phase_acc_0_lcssa_sel_i_fu_1207_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
        phase_acc_reg_1508 <= phase_acc_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        sdiv_ln49_reg_1406 <= grp_fu_770_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        select_ln149_reg_1371 <= select_ln149_fu_714_p3;
        sub_ln150_reg_1383 <= sub_ln150_fu_726_p2;
        swap_reg_1391 <= swap_fu_742_p2;
        trunc_ln150_reg_1378 <= trunc_ln150_fu_722_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        signed_angle_2_reg_1475 <= signed_angle_2_fu_1083_p3;
        tmp_2_reg_1486 <= {{signed_angle_2_fu_1083_p3[31:6]}};
        tmp_9_reg_1481 <= signed_angle_2_fu_1083_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        sub_ln57_reg_1443[24 : 8] <= sub_ln57_fu_927_p2[24 : 8];
        v0_reg_1438[23 : 8] <= v0_fu_903_p3[23 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        targetBlock1_reg_1301 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        targetBlock_reg_1286 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        trunc_ln_reg_1448 <= {{mul_ln57_fu_452_p2[53:22]}};
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_loc_blk_n = add_loc_empty_n;
    end else begin
        add_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_loc_read = 1'b1;
    end else begin
        add_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

always @ (*) begin
    if ((fineFreqOff_out_full_n == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

assign ap_ST_fsm_state81_blk = 1'b0;

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done == 1'b0)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if ((ap_phi_mux_fO_rx_phi_fu_311_p6 == 1'd1)) begin
            ap_phi_mux_fineOffset_3_phi_fu_336_p4 = fineOffset_1_reg_280;
        end else if ((fO_rx_reg_306 == 1'd0)) begin
            ap_phi_mux_fineOffset_3_phi_fu_336_p4 = m3_fineOffset_dout;
        end else begin
            ap_phi_mux_fineOffset_3_phi_fu_336_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_fineOffset_3_phi_fu_336_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if ((sO_rx_reg_266 == 1'd1)) begin
            ap_phi_mux_startOffset_3_phi_fu_325_p4 = startOffset_1_reg_254;
        end else if ((sO_rx_reg_266 == 1'd0)) begin
            ap_phi_mux_startOffset_3_phi_fu_325_p4 = m2_to_m4_startOffset_dout;
        end else begin
            ap_phi_mux_startOffset_3_phi_fu_325_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_startOffset_3_phi_fu_325_p4 = 'bx;
    end
end

always @ (*) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        atan_lut_ce0_local = 1'b1;
    end else begin
        atan_lut_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        atan_lut_ce1_local = 1'b1;
    end else begin
        atan_lut_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        circ_buf_im_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_im_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        circ_buf_im_address0 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address0;
    end else begin
        circ_buf_im_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_address1;
    end else begin
        circ_buf_im_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        circ_buf_im_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_im_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_im_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        circ_buf_im_ce0 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce0;
    end else begin
        circ_buf_im_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_ce1;
    end else begin
        circ_buf_im_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_im_d1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_im_d1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        circ_buf_im_d1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        circ_buf_im_d1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_d1;
    end else begin
        circ_buf_im_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_im_we1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_im_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_im_we1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_im_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        circ_buf_im_we1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_im_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        circ_buf_im_we1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_im_we1;
    end else begin
        circ_buf_im_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        circ_buf_re_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_re_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        circ_buf_re_address0 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address0;
    end else begin
        circ_buf_re_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_address1;
    end else begin
        circ_buf_re_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        circ_buf_re_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_circ_buf_re_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_re_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        circ_buf_re_ce0 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce0;
    end else begin
        circ_buf_re_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_circ_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_ce1;
    end else begin
        circ_buf_re_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_re_d1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_re_d1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        circ_buf_re_d1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        circ_buf_re_d1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_d1;
    end else begin
        circ_buf_re_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        circ_buf_re_we1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_circ_buf_re_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_re_we1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_circ_buf_re_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        circ_buf_re_we1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_circ_buf_re_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        circ_buf_re_we1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_circ_buf_re_we1;
    end else begin
        circ_buf_re_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        corrected_out_din = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        corrected_out_din = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_din;
    end else begin
        corrected_out_din = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        corrected_out_write = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_corrected_out_write;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        corrected_out_write = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_corrected_out_write;
    end else begin
        corrected_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        fineFreqOff_out_blk_n = fineFreqOff_out_full_n;
    end else begin
        fineFreqOff_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) & (fineFreqOff_out_full_n == 1'b1))) begin
        fineFreqOff_out_write = 1'b1;
    end else begin
        fineFreqOff_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_770_ap_start = 1'b1;
    end else begin
        grp_fu_770_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        m2_to_m4_data_read = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m2_to_m4_data_read;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        m2_to_m4_data_read = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_m2_to_m4_data_read;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        m2_to_m4_data_read = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m2_to_m4_data_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m2_to_m4_data_read = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_data_read;
    end else begin
        m2_to_m4_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((((sO_rx_reg_266 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state4) & (targetBlock_reg_1286 == 1'd0)))) begin
        m2_to_m4_startOffset_blk_n = m2_to_m4_startOffset_empty_n;
    end else begin
        m2_to_m4_startOffset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state8) & (sO_rx_reg_266 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4) & (targetBlock_reg_1286 == 1'd0)))) begin
        m2_to_m4_startOffset_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m2_to_m4_startOffset_read = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_m2_to_m4_startOffset_read;
    end else begin
        m2_to_m4_startOffset_read = 1'b0;
    end
end

always @ (*) begin
    if ((((fO_rx_reg_306 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln104_fu_523_p2 == 1'd1) & (targetBlock1_reg_1301 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        m3_fineOffset_blk_n = m3_fineOffset_empty_n;
    end else begin
        m3_fineOffset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state8) & (fO_rx_reg_306 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_op121_read_state7 == 1'b1) & (1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)))) begin
        m3_fineOffset_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        m3_fineOffset_read = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_m3_fineOffset_read;
    end else begin
        m3_fineOffset_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        m4_cos_lut_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        m4_cos_lut_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_address0;
    end else begin
        m4_cos_lut_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        m4_cos_lut_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_cos_lut_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        m4_cos_lut_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_cos_lut_ce0;
    end else begin
        m4_cos_lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        m4_sin_lut_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_address0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        m4_sin_lut_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_address0;
    end else begin
        m4_sin_lut_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        m4_sin_lut_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_m4_sin_lut_ce0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        m4_sin_lut_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_m4_sin_lut_ce0;
    end else begin
        m4_sin_lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln41_fu_736_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((1'b1 == ap_CS_fsm_state78) & (fineFreqOff_out_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln121_fu_570_p2 = (trunc_ln82_fu_558_p1 + trunc_ln80_fu_554_p1);

assign add_ln51_fu_836_p2 = (tmp_9_i_fu_802_p4 + 13'd1);

assign add_ln56_fu_892_p2 = (trunc_ln51_fu_870_p1 + 8'd1);

assign add_ln63_fu_1057_p2 = (angle_8_fu_1042_p3 + 32'd67108864);

assign angle_1_fu_967_p2 = (32'd16777216 - angle_fu_962_p2);

assign angle_2_fu_973_p3 = ((swap_reg_1391[0:0] == 1'b1) ? angle_1_fu_967_p2 : angle_fu_962_p2);

assign angle_3_fu_993_p4 = {{sub_ln60_fu_987_p2[47:16]}};

assign angle_4_fu_1003_p3 = ((x_neg_reg_1342[0:0] == 1'b1) ? angle_3_fu_993_p4 : angle_2_reg_1453);

assign angle_5_fu_1009_p2 = (32'd67108864 - angle_4_fu_1003_p3);

assign angle_6_fu_1015_p3 = ((y_neg_reg_1347[0:0] == 1'b1) ? angle_5_fu_1009_p2 : angle_4_fu_1003_p3);

assign angle_7_fu_1037_p2 = ($signed(angle_6_reg_1459) + $signed(32'd4227858432));

assign angle_8_fu_1042_p3 = ((icmp_ln62_fu_1032_p2[0:0] == 1'b1) ? angle_7_fu_1037_p2 : angle_6_reg_1459);

assign angle_fu_962_p2 = ($signed(trunc_ln_reg_1448) + $signed(sext_ln55_fu_959_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state79 = ap_NS_fsm[32'd78];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == add_loc_empty_n));
end

always @ (*) begin
    ap_block_state4 = ((targetBlock_reg_1286 == 1'd0) & (m2_to_m4_startOffset_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((ap_predicate_op121_read_state7 == 1'b1) & (m3_fineOffset_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = (((fO_rx_reg_306 == 1'd0) & (m3_fineOffset_empty_n == 1'b0)) | ((sO_rx_reg_266 == 1'd0) & (m2_to_m4_startOffset_empty_n == 1'b0)));
end

assign ap_phi_mux_fO_rx_phi_fu_311_p6 = fO_rx_reg_306;

always @ (*) begin
    ap_predicate_op121_read_state7 = ((icmp_ln104_fu_523_p2 == 1'd1) & (targetBlock1_reg_1301 == 1'd0));
end

assign atan_lut_address0 = zext_ln56_fu_898_p1;

assign atan_lut_address1 = zext_ln55_fu_887_p1;

assign ax_fu_670_p3 = ((x_neg_fu_648_p3[0:0] == 1'b1) ? sub_ln38_fu_664_p2 : grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out);

assign ay_fu_684_p3 = ((y_neg_fu_656_p3[0:0] == 1'b1) ? sub_ln39_fu_678_p2 : grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out);

assign cfo_data_end_fu_585_p2 = ($signed(sext_ln121_3_fu_582_p1) + $signed(18'd312));

assign combined_offset_fu_576_p2 = ($signed(sext_ln121_1_fu_566_p1) + $signed(sext_ln121_fu_562_p1));

assign den_fu_746_p3 = ((swap_fu_742_p2[0:0] == 1'b1) ? ay_reg_1360 : ax_reg_1352);

assign fineFreqOff_out_din = fineFreqOff_reg_1491;

assign frac_fu_882_p2 = (scaled_reg_1412 - shl_ln1_fu_874_p3);

assign grp_fu_770_p0 = {{select_ln46_fu_752_p3}, {19'd0}};

assign grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355_ap_start_reg;

assign icmp_ln104_fu_523_p2 = (($signed(zext_ln80_fu_519_p1) < $signed(num_samples_reg_1276)) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_708_p2 = (($signed(sub_ln148_fu_698_p2) < $signed(sub_ln147_fu_703_p2)) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_1071_p2 = (($signed(angle_10_reg_344) > $signed(32'd33554432)) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_1166_p2 = (($signed(select_ln149_reg_1371) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_736_p2 = ((or_ln41_fu_732_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_830_p2 = ((tmp_1_i_fu_820_p4 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_858_p2 = (($signed(lut_idx_reg_1417) > $signed(13'd254)) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_1032_p2 = (($signed(tmp_7_reg_1465) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign lut_idx_1_fu_863_p3 = ((icmp_ln52_fu_858_p2[0:0] == 1'b1) ? 13'd254 : lut_idx_reg_1417);

assign lut_idx_fu_850_p3 = ((tmp_6_fu_812_p3[0:0] == 1'b1) ? select_ln51_fu_842_p3 : tmp_9_i_fu_802_p4);

assign mul_ln174_fu_460_p1 = 48'd20000000;

assign or_ln41_fu_732_p2 = (ay_reg_1360 | ax_reg_1352);

assign phase_acc_0_lcssa_sel_i_fu_1207_p3 = ((icmp_ln184_reg_1503[0:0] == 1'b1) ? phase_acc_reg_1508 : 32'd0);

assign phase_inc_fu_1159_p3 = ((tmp_9_reg_1481[0:0] == 1'b1) ? sub_ln175_1_fu_1153_p2 : zext_ln175_1_fu_1150_p1);

assign select_ln149_fu_714_p3 = ((icmp_ln149_fu_708_p2[0:0] == 1'b1) ? sub_ln148_fu_698_p2 : sub_ln147_fu_703_p2);

assign select_ln46_fu_752_p3 = ((swap_fu_742_p2[0:0] == 1'b1) ? ax_reg_1352 : ay_reg_1360);

assign select_ln51_fu_842_p3 = ((icmp_ln51_fu_830_p2[0:0] == 1'b1) ? add_ln51_fu_836_p2 : tmp_9_i_fu_802_p4);

assign select_ln63_fu_1063_p3 = ((tmp_8_fu_1049_p3[0:0] == 1'b1) ? add_ln63_fu_1057_p2 : angle_8_fu_1042_p3);

assign sext_ln121_1_fu_566_p1 = ap_phi_mux_fineOffset_3_phi_fu_336_p4;

assign sext_ln121_2_fu_692_p1 = combined_offset_reg_1331;

assign sext_ln121_3_fu_582_p1 = combined_offset_reg_1331;

assign sext_ln121_fu_562_p1 = ap_phi_mux_startOffset_3_phi_fu_325_p4;

assign sext_ln55_1_fu_911_p1 = v0_fu_903_p3;

assign sext_ln55_fu_959_p1 = v0_reg_1438;

assign sext_ln56_fu_923_p1 = $signed(v1_fu_915_p3);

assign shl_ln1_fu_874_p3 = {{lut_idx_1_fu_863_p3}, {19'd0}};

assign shl_ln2_fu_980_p3 = {{angle_2_reg_1453}, {16'd0}};

assign shl_ln3_fu_1123_p3 = {{signed_angle_2_reg_1475}, {16'd0}};

assign shl_ln50_1_fu_781_p2 = sdiv_ln49_reg_1406 << 51'd19;

assign shl_ln50_fu_776_p2 = sdiv_ln49_reg_1406 << 51'd27;

assign signed_angle_1_fu_1077_p2 = ($signed(angle_10_reg_344) + $signed(32'd4227858432));

assign signed_angle_2_fu_1083_p3 = ((icmp_ln169_fu_1071_p2[0:0] == 1'b1) ? signed_angle_1_fu_1077_p2 : angle_10_reg_344);

assign sub_ln147_fu_703_p2 = ($signed(num_samples_reg_1276) - $signed(sext_ln121_2_fu_692_p1));

assign sub_ln148_fu_698_p2 = (num_samples_reg_1276 - grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387_write_cnt_1_out);

assign sub_ln150_fu_726_p2 = ($signed(sub_ln147_fu_703_p2) - $signed(select_ln149_fu_714_p3));

assign sub_ln175_1_fu_1153_p2 = (27'd0 - zext_ln175_fu_1146_p1);

assign sub_ln175_fu_1130_p2 = (48'd0 - shl_ln3_fu_1123_p3);

assign sub_ln38_fu_664_p2 = (32'd0 - grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out);

assign sub_ln39_fu_678_p2 = (32'd0 - grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out);

assign sub_ln50_fu_786_p2 = (shl_ln50_fu_776_p2 - shl_ln50_1_fu_781_p2);

assign sub_ln57_fu_927_p2 = ($signed(sext_ln56_fu_923_p1) - $signed(sext_ln55_1_fu_911_p1));

assign sub_ln60_fu_987_p2 = (48'd2199023255552 - shl_ln2_fu_980_p3);

assign swap_fu_742_p2 = (($signed(ay_reg_1360) > $signed(ax_reg_1352)) ? 1'b1 : 1'b0);

assign tmp_1_fu_1136_p4 = {{sub_ln175_fu_1130_p2[47:22]}};

assign tmp_1_i_fu_820_p4 = {{sub_ln50_fu_786_p2[37:19]}};

assign tmp_6_fu_812_p3 = sub_ln50_fu_786_p2[32'd50];

assign tmp_8_fu_1049_p3 = angle_8_fu_1042_p3[32'd31];

assign tmp_9_i_fu_802_p4 = {{sub_ln50_fu_786_p2[50:38]}};

assign tmp_fu_933_p3 = {{sub_ln57_reg_1443}, {3'd0}};

assign trunc_ln150_fu_722_p1 = select_ln149_fu_714_p3[12:0];

assign trunc_ln51_fu_870_p1 = lut_idx_1_fu_863_p3[7:0];

assign trunc_ln80_fu_554_p1 = ap_phi_mux_startOffset_3_phi_fu_325_p4[12:0];

assign trunc_ln82_fu_558_p1 = ap_phi_mux_fineOffset_3_phi_fu_336_p4[12:0];

assign v0_fu_903_p3 = {{atan_lut_q1}, {8'd0}};

assign v1_fu_915_p3 = {{atan_lut_q0}, {8'd0}};

assign x_neg_fu_648_p3 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_re_out[32'd31];

assign y_neg_fu_656_p3 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402_C_im_out[32'd31];

assign zext_ln175_1_fu_1150_p1 = tmp_2_reg_1486;

assign zext_ln175_fu_1146_p1 = tmp_1_fu_1136_p4;

assign zext_ln55_fu_887_p1 = lut_idx_1_fu_863_p3;

assign zext_ln56_fu_898_p1 = add_ln56_fu_892_p2;

assign zext_ln80_fu_519_p1 = write_cnt_5_reg_244;

always @ (posedge ap_clk) begin
    v0_reg_1438[7:0] <= 8'b00000000;
    sub_ln57_reg_1443[7:0] <= 8'b00000000;
end

endmodule //system_top_module4_fine_cfo_apply
