# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.rtlib.io.OpinVector rd1 -7200 15000 @N 1001 5 1.0E-9 0
hades.models.rtlib.register.RegRE EXMEMwb 29400 9000 @N 1001 2 00_B 1.0E-8
hades.models.rtlib.register.RegRE EXMEMaluOut 2400 9000 @N 1001 32 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_B 1.0E-8
hades.models.rtlib.io.OpinVector aluOut1 4800 15000 @N 1001 32 1.0E-9 1
hades.models.io.Opin zero1 12600 18600 @N 1001 5.0E-9
hades.models.io.Ipin WE -13800 12000 @N 1001 null U
hades.models.rtlib.io.OpinVector wb1 32400 15000 @N 1001 2 1.0E-9 0
hades.models.io.Ipin R -18600 13200 @N 1001 null U
hades.models.rtlib.register.RegRE EXMEMrd -9600 9000 @N 1001 5 00000_B 1.0E-8
hades.models.rtlib.io.OpinVector addBranch1 16800 15000 @N 1001 32 1.0E-9 0
hades.models.io.Ipin CLK -16200 12600 @N 1001  U
hades.models.rtlib.io.IpinVector rt -1800 5400 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.register.RegRE EXMEMaddBranch 14400 9000 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.io.IpinVector wb 31200 5400 @N 1001 2 00_B 1.0E-9 0
hades.models.io.Ipin zero 7200 1800 @N 1001 null U
hades.models.rtlib.io.OpinVector rt1 -1200 15000 @N 1001 32 1.0E-9 0
hades.models.io.Opin Branch 28800 19200 @N 1001 5.0E-9
hades.models.io.Opin MemRead 28800 18000 @N 1001 1.0E-9
hades.models.rtlib.register.RegRE EXMEMm 21600 9000 @N 1001 3 000_B 1.0E-9
hades.models.rtlib.io.IpinVector rd -7800 5400 @N 1001 5 00000_B 1.0E-9 0
hades.models.rtlib.io.IpinVector m 23400 5400 @N 1001 3 000_B 1.0E-9 0
hades.models.flipflops.Dffre i2 8400 3000 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.rtlib.io.IpinVector addBranch 16200 1200 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.io.ExpanderVertical i0 22800 16800 @N 1001 3 1.0E-9
hades.models.io.Opin MemWrite 28800 16800 @N 1001 5.0E-9
hades.models.rtlib.io.IpinVector aluOut 4200 5400 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.register.RegRE EXMEMrt -3600 9000 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 32 2 EXMEMaluOut Q aluOut1 A 2 2 4200 11400 4200 15000 2 4200 15000 4800 15000 0 
hades.signals.SignalStdLogicVector n8 2 2 wb Y EXMEMwb D 1 2 31200 5400 31200 9000 0 
hades.signals.SignalStdLogic1164 n7 2 i0 Y0 Branch A 3 2 24000 18600 27600 18600 2 27600 18600 27600 19200 2 27600 19200 28800 19200 0 
hades.signals.SignalStdLogic1164 n6 2 i0 Y1 MemRead A 1 2 24000 18000 28800 18000 0 
hades.signals.SignalStdLogic1164 n19 2 i2 Q zero1 A 5 2 12000 4800 13200 4800 2 13200 4800 13200 7200 2 13200 7200 11400 9600 2 11400 9600 11400 18600 2 11400 18600 12600 18600 0 
hades.signals.SignalStdLogicVector n5 32 2 EXMEMaddBranch Q addBranch1 A 2 2 16800 15000 16200 15000 2 16200 15000 16200 11400 0 
hades.signals.SignalStdLogic1164 n18 8 CLK Y i2 C EXMEMwb CLK EXMEMm CLK EXMEMaddBranch CLK EXMEMaluOut CLK EXMEMrt CLK EXMEMrd CLK 22 2 8400 6000 7200 6000 2 7200 6000 7200 12600 2 29400 10200 28200 10200 2 28200 10200 28200 12600 2 28200 12600 20400 12600 2 21600 10200 20400 10200 2 20400 10200 20400 12600 2 20400 12600 13200 12600 2 14400 10200 13200 10200 2 13200 10200 13200 12600 2 2400 10200 1200 10200 2 1200 10200 1200 12600 2 1200 12600 -4800 12600 2 -3600 10200 -4800 10200 2 -4800 10200 -4800 12600 2 -4800 12600 -10800 12600 2 -16200 12600 -10800 12600 2 -10800 12600 -10800 10800 2 -10800 10800 -10800 10200 2 -10800 10200 -9600 10200 2 13200 12600 7200 12600 2 1200 12600 7200 12600 6 7200 12600 13200 12600 -10800 12600 20400 12600 -4800 12600 1200 12600 
hades.signals.SignalStdLogicVector n4 2 2 EXMEMwb Q wb1 A 2 2 32400 15000 31200 15000 2 31200 15000 31200 11400 0 
hades.signals.SignalStdLogic1164 n17 8 WE Y i2 E EXMEMwb ENA EXMEMm ENA EXMEMaddBranch ENA EXMEMaluOut ENA EXMEMrt ENA EXMEMrd ENA 21 2 8400 3600 6600 3600 2 6600 3600 6600 12000 2 29400 9600 27600 9600 2 27600 9600 27600 12000 2 27600 12000 19800 12000 2 21600 9600 19800 9600 2 19800 9600 19800 12000 2 19800 12000 12600 12000 2 14400 9600 12600 9600 2 12600 9600 12600 12000 2 2400 9600 600 9600 2 600 9600 600 12000 2 600 12000 -5400 12000 2 -3600 9600 -5400 9600 2 -5400 9600 -5400 12000 2 -5400 12000 -11400 12000 2 -13800 12000 -11400 12000 2 -11400 12000 -11400 9600 2 -11400 9600 -9600 9600 2 12600 12000 6600 12000 2 600 12000 6600 12000 6 12600 12000 -5400 12000 600 12000 19800 12000 6600 12000 -11400 12000 
hades.signals.SignalStdLogicVector n3 32 2 aluOut Y EXMEMaluOut D 1 2 4200 5400 4200 9000 0 
hades.signals.SignalStdLogicVector n2 32 2 EXMEMrt Q rt1 A 2 2 -1800 11400 -1800 15000 2 -1800 15000 -1200 15000 0 
hades.signals.SignalStdLogicVector n16 3 2 EXMEMm Q i0 A 1 2 23400 11400 23400 16800 0 
hades.signals.SignalStdLogic1164 n1 2 i0 Y2 MemWrite A 3 2 24000 17400 27600 17400 2 27600 17400 27600 16800 2 27600 16800 28800 16800 0 
hades.signals.SignalStdLogicVector n15 3 2 m Y EXMEMm D 1 2 23400 5400 23400 9000 0 
hades.signals.SignalStdLogicVector n0 5 2 rd Y EXMEMrd D 1 2 -7800 5400 -7800 9000 0 
hades.signals.SignalStdLogicVector n14 32 2 addBranch Y EXMEMaddBranch D 1 2 16200 1200 16200 9000 0 
hades.signals.SignalStdLogic1164 n13 2 zero Y i2 D 3 2 7200 1800 7800 1800 2 7800 1800 7800 4800 2 7800 4800 8400 4800 0 
hades.signals.SignalStdLogic1164 n12 8 R Y i2 NR EXMEMm NR EXMEMaddBranch NR EXMEMaluOut NR EXMEMrt NR EXMEMwb NR EXMEMrd NR 21 2 8400 7200 7800 7200 2 7800 7200 7800 13200 2 21600 10800 21000 10800 2 21000 10800 21000 13200 2 14400 10800 13800 10800 2 13800 10800 13800 13200 2 2400 10800 1800 10800 2 1800 10800 1800 13200 2 -3600 10800 -4200 10800 2 -4200 10800 -4200 13200 2 29400 10800 28800 10800 2 28800 10800 28800 13200 2 -18600 13200 -10200 13200 2 -10200 13200 -10200 10800 2 -10200 10800 -9600 10800 2 -10200 13200 -4200 13200 2 -4200 13200 1800 13200 2 28800 13200 21000 13200 2 13800 13200 21000 13200 2 1800 13200 7800 13200 2 13800 13200 7800 13200 6 -10200 13200 7800 13200 1800 13200 13800 13200 21000 13200 -4200 13200 
hades.signals.SignalStdLogicVector n11 32 2 rt Y EXMEMrt D 1 2 -1800 9000 -1800 5400 0 
hades.signals.SignalStdLogicVector n10 5 2 EXMEMrd Q rd1 A 2 2 -7800 11400 -7800 15000 2 -7800 15000 -7200 15000 0 
[end signals]
[end]
