

================================================================
== Vitis HLS Report for 'float_to_int8_1'
================================================================
* Date:           Wed Sep  6 08:55:00 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225|  92.250 us|  92.250 us|  9225|  9225|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_scale_outp_i_l_j  |     9223|     9223|         9|          1|          1|  9216|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    509|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    195|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     390|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     390|    872|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_124_32_1_1_U5608  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    |mux_124_32_1_1_U5609  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    |mux_124_32_1_1_U5610  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0| 195|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln23_1_fu_634_p2     |         +|   0|  0|   17|          14|           1|
    |add_ln23_fu_646_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln24_fu_758_p2       |         +|   0|  0|   13|          10|           1|
    |add_ln346_fu_837_p2      |         +|   0|  0|   14|           9|           8|
    |result_V_2_fu_930_p2     |         -|   0|  0|   15|           1|           8|
    |sub_ln1512_fu_851_p2     |         -|   0|  0|   15|           7|           8|
    |icmp_ln23_fu_628_p2      |      icmp|   0|  0|   12|          14|          14|
    |icmp_ln24_fu_652_p2      |      icmp|   0|  0|   11|          10|          10|
    |r_V_fu_889_p2            |      lshr|   0|  0|  163|          55|          55|
    |result_V_fu_935_p3       |    select|   0|  0|    8|           1|           8|
    |select_ln23_1_fu_726_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln23_2_fu_734_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln23_fu_658_p3    |    select|   0|  0|   10|           1|           1|
    |ush_fu_861_p3            |    select|   0|  0|    9|           1|           9|
    |val_fu_923_p3            |    select|   0|  0|    8|           1|           8|
    |r_V_32_fu_895_p2         |       shl|   0|  0|  163|          55|          55|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  509|         186|         225|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|   10|         20|
    |i_fu_166                              |   9|          2|    4|          8|
    |indvar_flatten_fu_170                 |   9|          2|   14|         28|
    |j_fu_162                              |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |i_fu_166                           |   4|   0|    4|          0|
    |indvar_flatten_fu_170              |  14|   0|   14|          0|
    |isNeg_reg_1084                     |   1|   0|    1|          0|
    |j_fu_162                           |  10|   0|   10|          0|
    |p_Result_21_reg_1079               |  23|   0|   23|          0|
    |p_Result_s_reg_1074                |   1|   0|    1|          0|
    |p_Result_s_reg_1074_pp0_iter7_reg  |   1|   0|    1|          0|
    |select_ln23_1_reg_978              |  32|   0|   32|          0|
    |select_ln23_2_reg_983              |   4|   0|    4|          0|
    |ush_reg_1089                       |   9|   0|    9|          0|
    |v5_reg_1064                        |  32|   0|   32|          0|
    |v7_reg_1069                        |  32|   0|   32|          0|
    |val_reg_1094                       |   8|   0|    8|          0|
    |zext_ln24_reg_988                  |  10|   0|   64|         54|
    |select_ln23_1_reg_978              |  64|  32|   32|          0|
    |select_ln23_2_reg_983              |  64|  32|    4|          0|
    |zext_ln24_reg_988                  |  64|  32|   64|         54|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 390|  96|  352|        108|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  float_to_int8.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  float_to_int8.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  float_to_int8.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  float_to_int8.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  float_to_int8.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  float_to_int8.1|  return value|
|grp_fu_2765_p_din0   |  out|   32|  ap_ctrl_hs|  float_to_int8.1|  return value|
|grp_fu_2765_p_din1   |  out|   32|  ap_ctrl_hs|  float_to_int8.1|  return value|
|grp_fu_2765_p_dout0  |   in|   32|  ap_ctrl_hs|  float_to_int8.1|  return value|
|grp_fu_2765_p_ce     |  out|    1|  ap_ctrl_hs|  float_to_int8.1|  return value|
|v0_0_address0        |  out|   10|   ap_memory|             v0_0|         array|
|v0_0_ce0             |  out|    1|   ap_memory|             v0_0|         array|
|v0_0_q0              |   in|   32|   ap_memory|             v0_0|         array|
|v0_1_address0        |  out|   10|   ap_memory|             v0_1|         array|
|v0_1_ce0             |  out|    1|   ap_memory|             v0_1|         array|
|v0_1_q0              |   in|   32|   ap_memory|             v0_1|         array|
|v0_2_address0        |  out|   10|   ap_memory|             v0_2|         array|
|v0_2_ce0             |  out|    1|   ap_memory|             v0_2|         array|
|v0_2_q0              |   in|   32|   ap_memory|             v0_2|         array|
|v0_3_address0        |  out|   10|   ap_memory|             v0_3|         array|
|v0_3_ce0             |  out|    1|   ap_memory|             v0_3|         array|
|v0_3_q0              |   in|   32|   ap_memory|             v0_3|         array|
|v0_4_address0        |  out|   10|   ap_memory|             v0_4|         array|
|v0_4_ce0             |  out|    1|   ap_memory|             v0_4|         array|
|v0_4_q0              |   in|   32|   ap_memory|             v0_4|         array|
|v0_5_address0        |  out|   10|   ap_memory|             v0_5|         array|
|v0_5_ce0             |  out|    1|   ap_memory|             v0_5|         array|
|v0_5_q0              |   in|   32|   ap_memory|             v0_5|         array|
|v0_6_address0        |  out|   10|   ap_memory|             v0_6|         array|
|v0_6_ce0             |  out|    1|   ap_memory|             v0_6|         array|
|v0_6_q0              |   in|   32|   ap_memory|             v0_6|         array|
|v0_7_address0        |  out|   10|   ap_memory|             v0_7|         array|
|v0_7_ce0             |  out|    1|   ap_memory|             v0_7|         array|
|v0_7_q0              |   in|   32|   ap_memory|             v0_7|         array|
|v0_8_address0        |  out|   10|   ap_memory|             v0_8|         array|
|v0_8_ce0             |  out|    1|   ap_memory|             v0_8|         array|
|v0_8_q0              |   in|   32|   ap_memory|             v0_8|         array|
|v0_9_address0        |  out|   10|   ap_memory|             v0_9|         array|
|v0_9_ce0             |  out|    1|   ap_memory|             v0_9|         array|
|v0_9_q0              |   in|   32|   ap_memory|             v0_9|         array|
|v0_10_address0       |  out|   10|   ap_memory|            v0_10|         array|
|v0_10_ce0            |  out|    1|   ap_memory|            v0_10|         array|
|v0_10_q0             |   in|   32|   ap_memory|            v0_10|         array|
|v0_11_address0       |  out|   10|   ap_memory|            v0_11|         array|
|v0_11_ce0            |  out|    1|   ap_memory|            v0_11|         array|
|v0_11_q0             |   in|   32|   ap_memory|            v0_11|         array|
|p_read               |   in|   32|     ap_none|           p_read|        scalar|
|p_read1              |   in|   32|     ap_none|          p_read1|        scalar|
|p_read2              |   in|   32|     ap_none|          p_read2|        scalar|
|p_read3              |   in|   32|     ap_none|          p_read3|        scalar|
|p_read4              |   in|   32|     ap_none|          p_read4|        scalar|
|p_read5              |   in|   32|     ap_none|          p_read5|        scalar|
|p_read6              |   in|   32|     ap_none|          p_read6|        scalar|
|p_read7              |   in|   32|     ap_none|          p_read7|        scalar|
|p_read8              |   in|   32|     ap_none|          p_read8|        scalar|
|p_read9              |   in|   32|     ap_none|          p_read9|        scalar|
|p_read10             |   in|   32|     ap_none|         p_read10|        scalar|
|p_read11             |   in|   32|     ap_none|         p_read11|        scalar|
|v2_0_address0        |  out|   10|   ap_memory|             v2_0|         array|
|v2_0_ce0             |  out|    1|   ap_memory|             v2_0|         array|
|v2_0_we0             |  out|    1|   ap_memory|             v2_0|         array|
|v2_0_d0              |  out|    8|   ap_memory|             v2_0|         array|
|v2_1_address0        |  out|   10|   ap_memory|             v2_1|         array|
|v2_1_ce0             |  out|    1|   ap_memory|             v2_1|         array|
|v2_1_we0             |  out|    1|   ap_memory|             v2_1|         array|
|v2_1_d0              |  out|    8|   ap_memory|             v2_1|         array|
|v2_2_address0        |  out|   10|   ap_memory|             v2_2|         array|
|v2_2_ce0             |  out|    1|   ap_memory|             v2_2|         array|
|v2_2_we0             |  out|    1|   ap_memory|             v2_2|         array|
|v2_2_d0              |  out|    8|   ap_memory|             v2_2|         array|
|v2_3_address0        |  out|   10|   ap_memory|             v2_3|         array|
|v2_3_ce0             |  out|    1|   ap_memory|             v2_3|         array|
|v2_3_we0             |  out|    1|   ap_memory|             v2_3|         array|
|v2_3_d0              |  out|    8|   ap_memory|             v2_3|         array|
|v2_4_address0        |  out|   10|   ap_memory|             v2_4|         array|
|v2_4_ce0             |  out|    1|   ap_memory|             v2_4|         array|
|v2_4_we0             |  out|    1|   ap_memory|             v2_4|         array|
|v2_4_d0              |  out|    8|   ap_memory|             v2_4|         array|
|v2_5_address0        |  out|   10|   ap_memory|             v2_5|         array|
|v2_5_ce0             |  out|    1|   ap_memory|             v2_5|         array|
|v2_5_we0             |  out|    1|   ap_memory|             v2_5|         array|
|v2_5_d0              |  out|    8|   ap_memory|             v2_5|         array|
|v2_6_address0        |  out|   10|   ap_memory|             v2_6|         array|
|v2_6_ce0             |  out|    1|   ap_memory|             v2_6|         array|
|v2_6_we0             |  out|    1|   ap_memory|             v2_6|         array|
|v2_6_d0              |  out|    8|   ap_memory|             v2_6|         array|
|v2_7_address0        |  out|   10|   ap_memory|             v2_7|         array|
|v2_7_ce0             |  out|    1|   ap_memory|             v2_7|         array|
|v2_7_we0             |  out|    1|   ap_memory|             v2_7|         array|
|v2_7_d0              |  out|    8|   ap_memory|             v2_7|         array|
|v2_8_address0        |  out|   10|   ap_memory|             v2_8|         array|
|v2_8_ce0             |  out|    1|   ap_memory|             v2_8|         array|
|v2_8_we0             |  out|    1|   ap_memory|             v2_8|         array|
|v2_8_d0              |  out|    8|   ap_memory|             v2_8|         array|
|v2_9_address0        |  out|   10|   ap_memory|             v2_9|         array|
|v2_9_ce0             |  out|    1|   ap_memory|             v2_9|         array|
|v2_9_we0             |  out|    1|   ap_memory|             v2_9|         array|
|v2_9_d0              |  out|    8|   ap_memory|             v2_9|         array|
|v2_10_address0       |  out|   10|   ap_memory|            v2_10|         array|
|v2_10_ce0            |  out|    1|   ap_memory|            v2_10|         array|
|v2_10_we0            |  out|    1|   ap_memory|            v2_10|         array|
|v2_10_d0             |  out|    8|   ap_memory|            v2_10|         array|
|v2_11_address0       |  out|   10|   ap_memory|            v2_11|         array|
|v2_11_ce0            |  out|    1|   ap_memory|            v2_11|         array|
|v2_11_we0            |  out|    1|   ap_memory|            v2_11|         array|
|v2_11_d0             |  out|    8|   ap_memory|            v2_11|         array|
+---------------------+-----+-----+------------+-----------------+--------------+

