# DCFD
Implementation of digital constant fraction discriminator on FPGA. \
NOTE: this project is still in development and a lot can change!

## IP top level block diagram 
![image](https://github.com/maj77/DCFD/assets/38226349/5670b43b-dd14-49ec-abcb-abd0f2f6f4e0)

## Modules used in design:

### Zero-cross
Module calculates the zero-crossing time of the signal based on two consecutive signal samples
![image](https://github.com/maj77/DCFD/assets/38226349/1cbd9960-73c9-42e9-a713-1077ebbf9d60)
