INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/addbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addbit
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/eight_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/four_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/one_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/sixteen_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/sixteen_one_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_one_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/three_one_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_one_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/two_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/two_one_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_one_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitRepos/CS152B-Projects/Lab1/16_bit_alu_sim/alu_16_add_ut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_16_add_ut
