#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon May 07 09:37:51 2018
# Process ID: 4632
# Current directory: C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj
# Command line: vivado.exe -mode batch -source vivado_build.tcl
# Log file: C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_build.tcl
# open_project vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2016_2/Vivado/2016.2/data/ip'.
# update_compile_order -fileset sources_1
# reset_run impl_1
# reset_run synth_1
# launch_runs synth_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:motor_con_ip:1.0 - motor_con_ip_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system_top> from BD file <C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd>
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd
VHDL Output written to : C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
Wrote  : <C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_top_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_con_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
[Mon May 07 09:38:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 442.781 ; gain = 159.047
# wait_on_run synth_1
[Mon May 07 09:38:38 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_top_wrapper.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2016_2/Vivado/2016.2/data/ip'.
Command: synth_design -top system_top_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 369.723 ; gain = 162.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top_wrapper' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'system_top' declared at 'C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:579' bound to instance 'system_top_i' of component 'system_top' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'system_top' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:610]
INFO: [Synth 8-638] synthesizing module 'system_top_axi_interconnect_0_0' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:392]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1U10WOS' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:78]
INFO: [Synth 8-3491] module 'system_top_auto_pc_0' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'system_top_auto_pc_0' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:259]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (1#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (2#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (3#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (4#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (5#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (6#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (6#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (7#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (8#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (9#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (9#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (9#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (10#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (12#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (12#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (12#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (12#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (14#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (15#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (16#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_0' (17#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1U10WOS' (18#1) [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi_interconnect_0_0' (19#1) [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:392]
INFO: [Synth 8-3491] module 'system_top_clk_wiz_0_0' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:70' bound to instance 'clk_wiz_0' of component 'system_top_clk_wiz_0_0' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:888]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_0_0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_0_0_clk_wiz' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (20#1) [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (21#1) [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (22#1) [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_0_0_clk_wiz' (23#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_0_0' (24#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:70]
INFO: [Synth 8-3491] module 'system_top_motor_con_ip_0_0' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_motor_con_ip_0_0/synth/system_top_motor_con_ip_0_0.vhd:56' bound to instance 'motor_con_ip_0' of component 'system_top_motor_con_ip_0_0' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:895]
INFO: [Synth 8-638] synthesizing module 'system_top_motor_con_ip_0_0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_motor_con_ip_0_0/synth/system_top_motor_con_ip_0_0.vhd:83]
INFO: [Synth 8-3491] module 'motor_con_ip' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip.vhd:29' bound to instance 'U0' of component 'motor_con_ip' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_motor_con_ip_0_0/synth/system_top_motor_con_ip_0_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'motor_con_ip' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip.vhd:56]
INFO: [Synth 8-3491] module 'motor_con_ip_axi_lite' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_axi_lite.vhd:22' bound to instance 'u_motor_con_ip_axi_lite_inst' of component 'motor_con_ip_axi_lite' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip.vhd:128]
INFO: [Synth 8-638] synthesizing module 'motor_con_ip_axi_lite' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_axi_lite.vhd:54]
INFO: [Synth 8-3491] module 'motor_con_ip_addr_decoder' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_addr_decoder.vhd:22' bound to instance 'u_motor_con_ip_addr_decoder_inst' of component 'motor_con_ip_addr_decoder' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_axi_lite.vhd:123]
INFO: [Synth 8-638] synthesizing module 'motor_con_ip_addr_decoder' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_addr_decoder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'motor_con_ip_addr_decoder' (25#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_addr_decoder.vhd:40]
INFO: [Synth 8-3491] module 'motor_con_ip_axi_lite_module' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_axi_lite_module.vhd:22' bound to instance 'u_motor_con_ip_axi_lite_module_inst' of component 'motor_con_ip_axi_lite_module' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_axi_lite.vhd:139]
INFO: [Synth 8-638] synthesizing module 'motor_con_ip_axi_lite_module' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'motor_con_ip_axi_lite_module' (26#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'motor_con_ip_axi_lite' (27#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_axi_lite.vhd:54]
INFO: [Synth 8-3491] module 'motor_con_ip_dut' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_dut.vhd:22' bound to instance 'u_motor_con_ip_dut_inst' of component 'motor_con_ip_dut' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip.vhd:158]
INFO: [Synth 8-638] synthesizing module 'motor_con_ip_dut' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_dut.vhd:37]
INFO: [Synth 8-3491] module 'motor_con_ip_src_motor_controller' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_src_motor_controller.vhd:45' bound to instance 'u_motor_con_ip_src_motor_controller' of component 'motor_con_ip_src_motor_controller' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_dut.vhd:68]
INFO: [Synth 8-638] synthesizing module 'motor_con_ip_src_motor_controller' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_src_motor_controller.vhd:60]
INFO: [Synth 8-3491] module 'motor_con_ip_src_Interval_Test_Dynamic' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_src_Interval_Test_Dynamic.vhd:22' bound to instance 'u_Interval_Test_Dynamic' of component 'motor_con_ip_src_Interval_Test_Dynamic' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_src_motor_controller.vhd:106]
INFO: [Synth 8-638] synthesizing module 'motor_con_ip_src_Interval_Test_Dynamic' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_src_Interval_Test_Dynamic.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'motor_con_ip_src_Interval_Test_Dynamic' (28#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_src_Interval_Test_Dynamic.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'motor_con_ip_src_motor_controller' (29#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_src_motor_controller.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'motor_con_ip_dut' (30#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip_dut.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'motor_con_ip' (31#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/motor_con_ip_v1_0/hdl/vhdl/motor_con_ip.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'system_top_motor_con_ip_0_0' (32#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_motor_con_ip_0_0/synth/system_top_motor_con_ip_0_0.vhd:83]
INFO: [Synth 8-3491] module 'system_top_proc_sys_reset_0_0' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:56' bound to instance 'proc_sys_reset_0' of component 'system_top_proc_sys_reset_0_0' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:920]
INFO: [Synth 8-638] synthesizing module 'system_top_proc_sys_reset_0_0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (33#1) [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (34#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (35#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (36#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (37#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (38#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_top_proc_sys_reset_0_0' (39#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'system_top_processing_system7_0_0' declared at 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'system_top_processing_system7_0_0' [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:933]
INFO: [Synth 8-638] synthesizing module 'system_top_processing_system7_0_0' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (40#1) [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (41#1) [D:/Xilinx_2016_2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (42#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:318]
INFO: [Synth 8-256] done synthesizing module 'system_top_processing_system7_0_0' (43#1) [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'system_top' (44#1) [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:610]
INFO: [Synth 8-256] done synthesizing module 'system_top_wrapper' (45#1) [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:41]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design motor_con_ip_axi_lite_module has unconnected port AXI4_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design motor_con_ip_axi_lite_module has unconnected port AXI4_Lite_ARADDR[0]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[31]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[30]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[29]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[28]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[27]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[26]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[25]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[24]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[23]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[22]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[21]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[20]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[19]
WARNING: [Synth 8-3331] design motor_con_ip_addr_decoder has unconnected port data_write[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 484.941 ; gain = 277.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 484.941 ; gain = 277.543
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/motor_con_ip_src_motor_controller_top.xdc]
Finished Parsing XDC File [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/motor_con_ip_src_motor_controller_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/motor_con_ip_src_motor_controller_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 720.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 720.684 ; gain = 513.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 720.684 ; gain = 513.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_top_i/clk_wiz_0/inst. (constraint file  C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for system_top_i/proc_sys_reset_0/U0. (constraint file  C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 36).
Applied set_property DONT_TOUCH = true for system_top_i/processing_system7_0/inst. (constraint file  C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for system_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/motor_con_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 720.684 ; gain = 513.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decode_sel_ReadBackAll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_readback_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_readback_speed_pwm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Rotate_speed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_Rotate_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HDL_Counter1_stepreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 720.684 ; gain = 513.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 43    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_9_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module motor_con_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module motor_con_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
Module motor_con_ip_src_Interval_Test_Dynamic 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module motor_con_ip_src_motor_controller 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 720.684 ; gain = 513.285
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-5546] ROM "U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/decode_sel_ReadBackAll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/decode_sel_readback_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/decode_sel_readback_speed_pwm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/decode_sel_Rotate_speed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/decode_sel_Rotate_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 720.684 ; gain = 513.285
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 720.684 ; gain = 513.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]) is unused and will be removed from module system_top_auto_pc_0.
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[1]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[2]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[3]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[4]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[5]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[6]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[7]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[8]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[9]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[10]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[11]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[12]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[13]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/HDL_Counter1_stepreg_reg[14]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[0]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[0]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[0]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[1]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[1]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[2]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[2]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[2]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[3]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[3]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[3]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[4]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[4]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[4]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[5]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[5]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[5]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[6]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_ReadBackAll_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[6]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[6]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[7]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/motor_con_ip_0/\U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_speed_pwm_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/motor_con_ip_0/\U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[8]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[10]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[11]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/motor_con_ip_0/\U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31] )
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[5]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[4]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[6]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[3]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[2]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[6]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[5]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[4]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]' (FDC) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/motor_con_ip_0/\U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_wstate_reg[3] )
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[15]' (FDRE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[16]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[16]' (FDRE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[17]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[17]' (FDRE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[18]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[18]' (FDRE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[19]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[19]' (FDRE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[20]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[20]' (FDRE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[21]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[21]' (FDRE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[22]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[22]' (FDRE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/motor_con_ip_0/\U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Interval_Test_Dynamic/u_1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/motor_con_ip_0/\U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/alpha1_D_Lookup_Table_out1_1_reg[23] )
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[4]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[6]' (FDCE) to 'system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]'
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[31]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[30]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[29]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[28]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[27]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[26]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[25]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[24]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[23]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[22]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[21]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[20]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[19]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[18]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[17]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[16]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[15]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[14]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[13]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[12]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[11]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[10]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[9]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[8]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[7]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[6]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[5]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/wdata_reg[4]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/waddr_reg[1]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/waddr_reg[0]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[6]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[5]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[4]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[3]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_addr_decoder_inst/read_reg_readback_direction_reg[1]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[11]) is unused and will be removed from module system_top_motor_con_ip_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'system_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'system_top_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'system_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 720.684 ; gain = 513.285
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 720.684 ; gain = 513.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_top_i/clk_wiz_0/inst/clk_in1' to pin 'system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 863.945 ; gain = 656.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 905.758 ; gain = 698.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 911.320 ; gain = 703.922

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |    24|
|4     |LUT1       |   165|
|5     |LUT2       |    41|
|6     |LUT3       |   248|
|7     |LUT4       |    68|
|8     |LUT5       |    85|
|9     |LUT6       |   131|
|10    |MMCME2_ADV |     1|
|11    |PS7        |     1|
|12    |SRL16      |     1|
|13    |SRL16E     |    22|
|14    |SRLC32E    |    47|
|15    |FDCE       |    68|
|16    |FDPE       |     2|
|17    |FDR        |     8|
|18    |FDRE       |   592|
|19    |FDSE       |    55|
|20    |IBUF       |     1|
|21    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              |  1701|
|2     |  system_top_i                                     |system_top                                                    |  1693|
|3     |    axi_interconnect_0                             |system_top_axi_interconnect_0_0                               |  1191|
|4     |      s00_couplers                                 |s00_couplers_imp_1U10WOS                                      |  1191|
|5     |        auto_pc                                    |system_top_auto_pc_0                                          |  1191|
|6     |          inst                                     |axi_protocol_converter_v2_1_9_axi_protocol_converter          |  1191|
|7     |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_9_b2s                             |  1191|
|8     |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_9_b2s_ar_channel                  |   181|
|9     |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm                  |    27|
|10    |                cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator_2            |   142|
|11    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd_3                  |    48|
|12    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd_4                  |    89|
|13    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_9_b2s_r_channel                   |   124|
|14    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 |    72|
|15    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 |    38|
|16    |              SI_REG                               |axi_register_slice_v2_1_9_axi_register_slice                  |   627|
|17    |                ar_pipe                            |axi_register_slice_v2_1_9_axic_register_slice                 |   217|
|18    |                aw_pipe                            |axi_register_slice_v2_1_9_axic_register_slice_1               |   216|
|19    |                b_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized1 |    48|
|20    |                r_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized2 |   146|
|21    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_9_b2s_aw_channel                  |   187|
|22    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm                  |    33|
|23    |                cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator              |   138|
|24    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd                    |    46|
|25    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd                    |    88|
|26    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_9_b2s_b_channel                   |    70|
|27    |                bid_fifo_0                         |axi_protocol_converter_v2_1_9_b2s_simple_fifo                 |    38|
|28    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 |     8|
|29    |    clk_wiz_0                                      |system_top_clk_wiz_0_0                                        |     5|
|30    |      inst                                         |system_top_clk_wiz_0_0_clk_wiz                                |     5|
|31    |    motor_con_ip_0                                 |system_top_motor_con_ip_0_0                                   |   187|
|32    |      U0                                           |motor_con_ip                                                  |   187|
|33    |        u_motor_con_ip_axi_lite_inst               |motor_con_ip_axi_lite                                         |    92|
|34    |          u_motor_con_ip_addr_decoder_inst         |motor_con_ip_addr_decoder                                     |    23|
|35    |          u_motor_con_ip_axi_lite_module_inst      |motor_con_ip_axi_lite_module                                  |    69|
|36    |        u_motor_con_ip_dut_inst                    |motor_con_ip_dut                                              |    95|
|37    |          u_motor_con_ip_src_motor_controller      |motor_con_ip_src_motor_controller                             |    95|
|38    |            u_Interval_Test_Dynamic                |motor_con_ip_src_Interval_Test_Dynamic                        |    36|
|39    |    proc_sys_reset_0                               |system_top_proc_sys_reset_0_0                                 |    66|
|40    |      U0                                           |proc_sys_reset                                                |    66|
|41    |        EXT_LPF                                    |lpf                                                           |    23|
|42    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     6|
|43    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                    |     6|
|44    |        SEQ                                        |sequence_psr                                                  |    38|
|45    |          SEQ_COUNTER                              |upcnt_n                                                       |    13|
|46    |    processing_system7_0                           |system_top_processing_system7_0_0                             |   244|
|47    |      inst                                         |processing_system7_v5_5_processing_system7                    |   244|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 911.320 ; gain = 703.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 911.320 ; gain = 390.258
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 911.320 ; gain = 703.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_top_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
413 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 911.320 ; gain = 626.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 911.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 07 09:39:56 2018...
[Mon May 07 09:40:02 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:24 . Memory (MB): peak = 442.781 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream
[Mon May 07 09:40:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon May 07 09:40:02 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 969.047 ; gain = 457.105
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/motor_con_ip_src_motor_controller_top.xdc]
Finished Parsing XDC File [C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/motor_con_ip_src_motor_controller_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 970.023 ; gain = 738.879
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 970.023 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 18d0d0af0

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1008a8b6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 974.219 ; gain = 0.133

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 13 cells.
Phase 2 Constant Propagation | Checksum: 11bf8231c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.495 . Memory (MB): peak = 974.219 ; gain = 0.133

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 182 unconnected nets.
INFO: [Opt 31-11] Eliminated 223 unconnected cells.
Phase 3 Sweep | Checksum: 9ab1a892

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 974.219 ; gain = 0.133

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 974.219 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9ab1a892

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 974.219 ; gain = 0.133

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9ab1a892

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 974.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 974.219 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 974.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 974.219 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 23ad78ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 974.219 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 23ad78ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.641 . Memory (MB): peak = 974.219 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 23ad78ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 23ad78ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 23ad78ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 97274f4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 97274f4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17b92a688

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1d99b687e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1d99b687e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 1.2.1 Place Init Design | Checksum: 191fce182

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 1.2 Build Placer Netlist Model | Checksum: 191fce182

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 191fce182

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 1 Placer Initialization | Checksum: 191fce182

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bf131a28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bf131a28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 182d0d4ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 190f65282

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 190f65282

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 115660bb7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 115660bb7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1afa78184

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d9c011d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d9c011d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1d9c011d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 3 Detail Placement | Checksum: 1d9c011d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1a1ba69ec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.953. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 107714e59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 4.1 Post Commit Optimization | Checksum: 107714e59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 107714e59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 107714e59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 107714e59

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 107714e59

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 13b543b7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13b543b7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496
Ending Placer Task | Checksum: 112c3ff1d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 983.715 ; gain = 9.496
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 983.715 ; gain = 9.496
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 983.715 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 983.715 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 983.715 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 983.715 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8719c0cb ConstDB: 0 ShapeSum: 8baa3e52 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b56ef7e3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1128.180 ; gain = 144.465

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b56ef7e3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1128.180 ; gain = 144.465

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b56ef7e3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1128.180 ; gain = 144.465

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b56ef7e3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1128.180 ; gain = 144.465
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16755cd0e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1137.344 ; gain = 153.629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.884 | TNS=0.000  | WHS=-0.145 | THS=-13.484|

Phase 2 Router Initialization | Checksum: 11d0fc619

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 225c71c1d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e4d4383f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.335 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1439103b5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629
Phase 4 Rip-up And Reroute | Checksum: 1439103b5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22b012602

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.485 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 22b012602

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22b012602

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629
Phase 5 Delay and Skew Optimization | Checksum: 22b012602

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22759693a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.485 | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e255a44f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629
Phase 6 Post Hold Fix | Checksum: 1e255a44f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.147251 %
  Global Horizontal Routing Utilization  = 0.177569 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 234cdc4b7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 234cdc4b7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b6e473d9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.485 | TNS=0.000  | WHS=0.077  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b6e473d9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1137.344 ; gain = 153.629

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1137.344 ; gain = 153.629
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1137.344 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1487.609 ; gain = 350.266
INFO: [Common 17-206] Exiting Vivado at Mon May 07 09:41:35 2018...
[Mon May 07 09:41:39 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:37 . Memory (MB): peak = 442.781 ; gain = 0.000
# close_project
# puts "------------------------------------"
------------------------------------
# puts "Embedded system build completed."
Embedded system build completed.
# puts "You may close this shell."
You may close this shell.
# puts "------------------------------------"
------------------------------------
# exit
INFO: [Common 17-206] Exiting Vivado at Mon May 07 09:41:40 2018...
