# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Airfryer_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joana/OneDrive/Ambiente de Trabalho/Projeto LSD/AirfryerFSM.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:40:38 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joana/OneDrive/Ambiente de Trabalho/Projeto LSD/AirfryerFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AirfryerFSM
# -- Compiling architecture Behavioral of AirfryerFSM
# End time: 18:40:38 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/joana/OneDrive/Ambiente de Trabalho/Projeto LSD/tb_AirfryerFSM.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:40:57 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/joana/OneDrive/Ambiente de Trabalho/Projeto LSD/tb_AirfryerFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AirfryerFSM
# -- Compiling architecture Behavioral of tb_AirfryerFSM
# End time: 18:40:58 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/joana/OneDrive/Ambiente de Trabalho/Projeto LSD/tb_AirfryerFSM.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:41:00 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/joana/OneDrive/Ambiente de Trabalho/Projeto LSD/tb_AirfryerFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AirfryerFSM
# -- Compiling architecture Behavioral of tb_AirfryerFSM
# End time: 18:41:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vsim work.tb_airfryerfsm
# vsim work.tb_airfryerfsm 
# Start time: 18:41:17 on May 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_airfryerfsm(behavioral)#1
# Loading work.airfryerfsm(behavioral)#1
run
# End time: 18:43:46 on May 23,2024, Elapsed time: 0:02:29
# Errors: 0, Warnings: 0
