<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\gowin_pll\gowin_pll.v<br>
G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\top.v<br>
G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\dvi-tx\dvi_tx_clk_drv.v<br>
G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\dvi-tx\dvi_tx_tmds_enc.v<br>
G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\dvi-tx\dvi_tx_tmds_phy.v<br>
G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\dvi-tx\dvi_tx_top.v<br>
G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\video-misc\test_pattern_gen.v<br>
G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\video-misc\video_timing_ctrl.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan 28 08:04:40 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.138s, Peak memory usage = 1457.336MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 1457.336MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 1457.336MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.609s, Elapsed time = 0h 0m 0.582s, Peak memory usage = 1457.336MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 1457.336MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 1457.336MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.902s, Elapsed time = 0h 0m 0.841s, Peak memory usage = 1457.336MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>84</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>79</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>229</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>122</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>72</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>100</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>100</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>336(236 LUT, 100 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>84 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>84 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 340</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>6.742</td>
<td>148.3</td>
<td>0.000</td>
<td>3.371</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.348</td>
<td>741.7</td>
<td>0.000</td>
<td>0.674</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>148.3(MHz)</td>
<td>205.9(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n886_s/I0</td>
</tr>
<tr>
<td>2.231</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>2.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>2.475</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n885_s/SUM</td>
</tr>
<tr>
<td>2.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n885_s1/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n885_s1/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n884_s0/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n884_s0/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n881_s1/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n881_s1/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n880_s1/CIN</td>
</tr>
<tr>
<td>3.720</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n880_s1/SUM</td>
</tr>
<tr>
<td>3.926</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s1/I1</td>
</tr>
<tr>
<td>4.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s1/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s0/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s0/O</td>
</tr>
<tr>
<td>5.056</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n996_s0/I0</td>
</tr>
<tr>
<td>5.635</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n996_s0/F</td>
</tr>
<tr>
<td>5.841</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.582</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.789</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0/CLK</td>
</tr>
<tr>
<td>7.725</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.174, 66.206%; route: 1.237, 25.815%; tC2Q: 0.382, 7.979%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n886_s/I0</td>
</tr>
<tr>
<td>2.231</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>2.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>2.475</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n885_s/SUM</td>
</tr>
<tr>
<td>2.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n885_s1/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n885_s1/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n884_s0/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n884_s0/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n883_s1/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n883_s1/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n882_s1/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n882_s1/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n881_s1/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n881_s1/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n880_s1/CIN</td>
</tr>
<tr>
<td>3.720</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n880_s1/SUM</td>
</tr>
<tr>
<td>3.926</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n988_s1/I1</td>
</tr>
<tr>
<td>4.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n988_s1/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n988_s0/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n988_s0/O</td>
</tr>
<tr>
<td>5.056</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n996_s0/I0</td>
</tr>
<tr>
<td>5.635</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n996_s0/F</td>
</tr>
<tr>
<td>5.841</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.582</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.789</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0/CLK</td>
</tr>
<tr>
<td>7.725</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.174, 66.206%; route: 1.237, 25.815%; tC2Q: 0.382, 7.979%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/I0</td>
</tr>
<tr>
<td>2.231</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>2.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>2.475</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/SUM</td>
</tr>
<tr>
<td>2.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s1/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s1/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s1/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s1/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s1/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s1/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n880_s1/CIN</td>
</tr>
<tr>
<td>3.720</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n880_s1/SUM</td>
</tr>
<tr>
<td>3.926</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s1/I1</td>
</tr>
<tr>
<td>4.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s1/F</td>
</tr>
<tr>
<td>4.700</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s0/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s0/O</td>
</tr>
<tr>
<td>5.056</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n996_s0/I0</td>
</tr>
<tr>
<td>5.635</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n996_s0/F</td>
</tr>
<tr>
<td>5.841</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.582</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.789</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0/CLK</td>
</tr>
<tr>
<td>7.725</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.174, 66.206%; route: 1.237, 25.815%; tC2Q: 0.382, 7.979%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n886_s/I0</td>
</tr>
<tr>
<td>2.231</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>2.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>2.475</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n885_s/SUM</td>
</tr>
<tr>
<td>2.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n885_s1/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n885_s1/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n884_s0/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n884_s0/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n881_s1/CIN</td>
</tr>
<tr>
<td>3.670</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n881_s1/SUM</td>
</tr>
<tr>
<td>3.876</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n989_s1/I1</td>
</tr>
<tr>
<td>4.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n989_s1/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n989_s0/I0</td>
</tr>
<tr>
<td>4.800</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n989_s0/O</td>
</tr>
<tr>
<td>5.006</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n997_s0/I0</td>
</tr>
<tr>
<td>5.585</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n997_s0/F</td>
</tr>
<tr>
<td>5.791</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.582</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.789</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0/CLK</td>
</tr>
<tr>
<td>7.725</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.124, 65.850%; route: 1.237, 26.087%; tC2Q: 0.382, 8.063%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n886_s/I0</td>
</tr>
<tr>
<td>2.231</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>2.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>2.475</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n885_s/SUM</td>
</tr>
<tr>
<td>2.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n885_s1/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n885_s1/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n884_s0/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n884_s0/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n883_s1/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n883_s1/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n882_s1/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n882_s1/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n881_s1/CIN</td>
</tr>
<tr>
<td>3.670</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n881_s1/SUM</td>
</tr>
<tr>
<td>3.876</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n989_s1/I1</td>
</tr>
<tr>
<td>4.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n989_s1/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n989_s0/I0</td>
</tr>
<tr>
<td>4.800</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n989_s0/O</td>
</tr>
<tr>
<td>5.006</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n997_s0/I0</td>
</tr>
<tr>
<td>5.585</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/n997_s0/F</td>
</tr>
<tr>
<td>5.791</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.582</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.789</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0/CLK</td>
</tr>
<tr>
<td>7.725</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.124, 65.850%; route: 1.237, 26.087%; tC2Q: 0.382, 8.063%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
