/// Verilog Memory Probe File (.prb) generated by ./ex3_asm

/// bit[31:28] : memory type (0000 : data, 1111 : end-of-memory
/// bit[27:16] : address
/// bit[15:0]  : data

// interrupt entry point
00000018	///	  ST0: 0000 [0018]: (   24:   24)      	// interrupt return address
//////////// subroutine (check end-character) ////////
001b0038	///	  CEC: 001b [0038]: (   56:  '8')      
// data (no initialization)
003f0000	///	   BA: 003f [0000]: (    0:    0)      	// backup storage for AC during interrupt handling
00400000	///	   BE: 0040 [0000]: (    0:    0)      	// backup storage for  E during interrupt handling
00410004	///	  SDT: 0041 [0004]: (    4:    4)      	// S_IN data
// data (need initialization code)
0042ffff	///	  STT: 0042 [ffff]: (   -1:65535)      	// state
00430000	///	  SFG: 0043 [0000]: (    0:    0)      	// S_IN flag
// data (read-only)
00440004	///	  VH4: 0044 [0004]: (    4:    4)      	// VH4 = 0x4 (0100)
00450008	///	  VH8: 0045 [0008]: (    8:    8)      	// VHA = 0x8 (1000)
0046ffff	///	  VM1: 0046 [ffff]: (   -1:65535)      	// VM1 = -1
0047fffc	///	  VM4: 0047 [fffc]: (   -4:65532)      	// VM4 = -4
f0000000	///	end-of-memory
