#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 21 09:26:20 2019
# Process ID: 29796
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15944
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado'
start_gui
open_project C:/hdl_projects/mb_linux/mb_linux.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HDL_projects_git/AT426-BU-98000-r0p0-00rel0/AT426-BU-98000-r0p0-00rel0/AT426-BU-98000-r0p0-00rel0/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 904.770 ; gain = 296.234
update_compile_order -fileset sources_1
open_bd_design {C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_83M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /mig_7series_0/sys_rst(rst)
Successfully read diagram <design_1> from BD file <C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1548.105 ; gain = 0.625
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
mig_a.prj
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {ddr3_sdram} -objects [get_bd_cells mig_7series_0]
ddr3_sdram
generate_target all [get_files  C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.xci]
ERROR: [Vivado 12-3563] The Nested sub-design 'C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.xci' can only be generated by its parent sub-design.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
endgroup
set_property -dict [list CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.ENABLE_TEMP_BUS {true} CONFIG.VCCAUX_ALARM {false}] [get_bd_cells xadc_wiz_0]
set_property location {4 1516 386} [get_bd_cells xadc_wiz_0]
connect_bd_net [get_bd_pins xadc_wiz_0/s_axi_aclk] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins xadc_wiz_0/s_axi_aresetn] [get_bd_pins rst_mig_7series_0_83M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/s_axi_lite] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M06_AXI]
connect_bd_net [get_bd_pins xadc_wiz_0/temp_out] [get_bd_pins mig_7series_0/device_temp_i]
save_bd_design
Wrote  : <C:\hdl_projects\mb_linux\mb_linux.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/microblaze_0_axi_periph/M06_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M06_ARESETN] [get_bd_pins rst_mig_7series_0_83M/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </xadc_wiz_0/s_axi_lite/Reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </xadc_wiz_0/s_axi_lite/Reg> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1591.164 ; gain = 20.813
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
CRITICAL WARNING: [BD 41-1356] Address block </xadc_wiz_0/s_axi_lite/Reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </xadc_wiz_0/s_axi_lite/Reg> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_mig_7series_0_0_ui_clk 
validate_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1605.434 ; gain = 35.082
assign_bd_address [get_bd_addr_segs {xadc_wiz_0/s_axi_lite/Reg }]
</xadc_wiz_0/s_axi_lite/Reg> is being mapped into </microblaze_0/Data> at <0x44A10000 [ 64K ]>
</xadc_wiz_0/s_axi_lite/Reg> is being mapped into </microblaze_0/Instruction> at <0x44A10000 [ 64K ]>
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_mig_7series_0_0_ui_clk 
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1644.441 ; gain = 1.223
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\hdl_projects\mb_linux\mb_linux.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/mb_linux/mb_linux.runs/synth_1

reset_run design_1_mig_7series_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/mb_linux/mb_linux.runs/design_1_mig_7series_0_0_synth_1

reset_run design_1_xbar_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/mb_linux/mb_linux.runs/design_1_xbar_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_83M .
Exporting to file c:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Apr 21 09:57:27 2019] Launched design_1_mig_7series_0_0_synth_1, design_1_xbar_0_synth_1, design_1_xadc_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_mig_7series_0_0_synth_1: C:/hdl_projects/mb_linux/mb_linux.runs/design_1_mig_7series_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/hdl_projects/mb_linux/mb_linux.runs/design_1_xbar_0_synth_1/runme.log
design_1_xadc_wiz_0_0_synth_1: C:/hdl_projects/mb_linux/mb_linux.runs/design_1_xadc_wiz_0_0_synth_1/runme.log
synth_1: C:/hdl_projects/mb_linux/mb_linux.runs/synth_1/runme.log
[Sun Apr 21 09:57:27 2019] Launched impl_1...
Run output will be captured here: C:/hdl_projects/mb_linux/mb_linux.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1761.832 ; gain = 98.855
file copy -force C:/hdl_projects/mb_linux/mb_linux.runs/impl_1/design_1_wrapper.sysdef C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/hdl_projects/mb_linux/mb_linux.sdk -hwspec C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/hdl_projects/mb_linux/mb_linux.sdk -hwspec C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/hdl_projects/mb_linux/mb_linux.sdk -hwspec C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/hdl_projects/mb_linux/mb_linux.sdk -hwspec C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.NUM_PORTS {5}] [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins xadc_wiz_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In4]
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1800.988 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1800.988 ; gain = 0.000
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_mig_7series_0_0_ui_clk 
validate_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1800.988 ; gain = 0.000
save_bd_design
Wrote  : <C:\hdl_projects\mb_linux\mb_linux.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/mb_linux/mb_linux.runs/synth_1

reset_run design_1_microblaze_0_axi_intc_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/mb_linux/mb_linux.runs/design_1_microblaze_0_axi_intc_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_83M .
Exporting to file c:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/hdl_projects/mb_linux/mb_linux.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Apr 21 11:48:59 2019] Launched design_1_microblaze_0_axi_intc_0_synth_1, synth_1...
Run output will be captured here:
design_1_microblaze_0_axi_intc_0_synth_1: C:/hdl_projects/mb_linux/mb_linux.runs/design_1_microblaze_0_axi_intc_0_synth_1/runme.log
synth_1: C:/hdl_projects/mb_linux/mb_linux.runs/synth_1/runme.log
[Sun Apr 21 11:48:59 2019] Launched impl_1...
Run output will be captured here: C:/hdl_projects/mb_linux/mb_linux.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1908.324 ; gain = 91.664
file copy -force C:/hdl_projects/mb_linux/mb_linux.runs/impl_1/design_1_wrapper.sysdef C:/hdl_projects/mb_linux/mb_linux.sdk/design_1_wrapper.hdf

archive_project C:/hdl_projects/mb_linux.xpr.zip -temp_dir C:/temp -force -exclude_run_results -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/temp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HDL_projects_git/AT426-BU-98000-r0p0-00rel0/AT426-BU-98000-r0p0-00rel0/AT426-BU-98000-r0p0-00rel0/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_mig_7series_0_83M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_mig_7series_0_83M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_gpio_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_ethernetlite_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_ethernetlite_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_mig_7series_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_mig_7series_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_timer_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_timer_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_uartlite_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_uartlite_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_smc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_microblaze_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_microblaze_0_axi_intc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_axi_intc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_mdm_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_mdm_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_quad_spi_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_quad_spi_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_lmb_bram_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_lmb_bram_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ilmb_bram_if_cntlr_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_bram_if_cntlr_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_dlmb_bram_if_cntlr_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_bram_if_cntlr_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_xadc_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_xadc_wiz_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_mig_7series_0_83M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_ethernetlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mig_7series_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_axi_intc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_quad_spi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xadc_wiz_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_ethernetlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_ethernetlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_quad_spi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_quad_spi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mig_7series_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mig_7series_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_mig_7series_0_83M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_mig_7series_0_83M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xadc_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xadc_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
