
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015967                       # Number of seconds simulated
sim_ticks                                 15966828000                       # Number of ticks simulated
final_tick                                15966828000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55621                       # Simulator instruction rate (inst/s)
host_op_rate                                    96515                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19324067                       # Simulator tick rate (ticks/s)
host_mem_usage                                2039112                       # Number of bytes of host memory used
host_seconds                                   826.27                       # Real time elapsed on the host
sim_insts                                    45958093                       # Number of instructions simulated
sim_ops                                      79747100                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10307648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10307648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1277632                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1277632                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       161057                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             161057                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        19963                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19963                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    645566421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            645566421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     80017897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            80017897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    725584318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           725584318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     161057                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     19963                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   161057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   19963                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10307136                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1276544                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10307648                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1277632                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10445                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10351                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10165                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9361                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9590                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9735                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9581                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9927                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10412                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10493                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10727                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10752                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9946                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9990                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1249                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1108                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1089                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1176                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1355                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1416                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1495                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1486                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1264                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1236                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15965489000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               161057                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               19963                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  77376                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  42483                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  22346                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10857                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4832                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2045                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    771                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    237                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     80                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   318                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   382                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   840                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1141                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1233                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1248                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1238                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1236                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1232                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1228                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1239                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       105450                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   109.843300                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    86.391429                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   116.458924                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        77014     73.03%     73.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        18898     17.92%     90.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4211      3.99%     94.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2271      2.15%     97.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1442      1.37%     98.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1046      0.99%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          255      0.24%     99.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          168      0.16%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          145      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       105450                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1201                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    134.092423                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    52.764886                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1875.733080                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1199     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1201                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1201                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.607827                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.583327                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.917554                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             820     68.28%     68.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              43      3.58%     71.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             329     27.39%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               7      0.58%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1201                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4766736250                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7786405000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 805245000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29598.05                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               48348.05                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      645.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       79.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   645.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    80.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.67                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.59                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.09                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   71244                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   4292                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                44.24                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               21.50                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     88197.38                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   41.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               364811160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               193886550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              565637940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              49219380                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1264929120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1511602380                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            38849760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5306472570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      290313120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        54535620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9640551750                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           603.786256                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12550339750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     34117500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    535326000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    157058500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    756024000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2847044750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11637257250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               388166100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               206296200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              584251920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              54898740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1248948480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1578967260                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            36233760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5146899930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      288886560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       106638690                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9640372620                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           603.775037                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12408618250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     27367250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    528560000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    370039000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    752070250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   3001066250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11287725250                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10278080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10278080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1266048                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1266048                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       160595                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             160595                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        19782                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             19782                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    643714581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            643714581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     79292393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            79292393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    723006974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           723006974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     160595                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     19782                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   160595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   19782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10277824                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1264576                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10278080                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1266048                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10262                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10133                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9376                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9379                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9568                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9672                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9902                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10395                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10496                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10716                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10737                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9928                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9967                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1257                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1201                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1309                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1050                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1002                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1079                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1119                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1090                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1183                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1423                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1478                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1512                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1255                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1259                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15966006000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               160595                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               19782                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  77399                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  42485                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22071                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10731                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4773                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2067                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    744                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    236                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     60                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   814                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1143                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1238                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1227                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1220                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1218                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1219                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1216                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1220                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       104890                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   110.037411                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    86.485716                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   116.635818                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        76542     72.97%     72.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        18747     17.87%     90.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4206      4.01%     94.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2315      2.21%     97.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1498      1.43%     98.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1037      0.99%     99.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          225      0.21%     99.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          168      0.16%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          152      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       104890                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1191                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    134.827876                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    53.008124                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1877.889244                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1189     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1191                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1191                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.590260                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.566178                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.910281                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             821     68.93%     68.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              50      4.20%     73.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             310     26.03%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               7      0.59%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1191                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4671368500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7682449750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 802955000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29088.61                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47838.61                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      643.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       79.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   643.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    79.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.65                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.89                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   71117                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   4339                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                44.28                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               21.93                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     88514.64                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   41.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               361205460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               191981460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              563103240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              48185820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1251407040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1507097100                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            32231040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5308779360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      254136480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        78109515                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9596743155                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           601.042530                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12575956750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     17597000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    529522000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    272855500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    661607250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2843385500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11641860750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               387737700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               206076090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              583516500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              54956160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1253865600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1571092710                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            33633120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5152976130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      296483520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       108474195                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9649204935                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           604.328204                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12432959250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     21532000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    530646000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    360506750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    771918750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2980983500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11301241000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10293376                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10293376                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1274688                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1274688                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       160834                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             160834                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19917                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19917                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    644672567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            644672567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     79833515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            79833515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    724506082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           724506082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     160834                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19917                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   160834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19917                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10292928                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1273536                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10293376                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1274688                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10310                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10222                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10172                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            10132                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9397                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9365                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9587                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9720                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9595                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9889                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10408                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10463                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10736                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10869                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9978                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9984                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1266                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1204                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1241                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1291                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1075                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1003                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1076                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1138                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1112                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1152                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1344                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1389                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1507                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1577                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1265                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1259                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15965653000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               160834                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19917                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  77543                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  42727                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  22170                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10723                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4720                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1906                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    700                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    239                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     74                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     21                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   307                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   367                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   807                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1133                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1219                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1247                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1232                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1240                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1237                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1250                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1215                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1226                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1229                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1230                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1231                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1231                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1228                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1223                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    42                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       105319                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   109.819501                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    86.397968                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   116.272776                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        76900     73.02%     73.02% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        18883     17.93%     90.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4192      3.98%     94.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2258      2.14%     97.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1489      1.41%     98.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1059      1.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          221      0.21%     99.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          159      0.15%     99.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          158      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       105319                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1199                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    134.130942                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    52.542941                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1860.374582                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1197     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1199                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1199                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.596330                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.571899                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.916653                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             827     68.97%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              44      3.67%     72.64% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             314     26.19%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              13      1.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1199                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4687217750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7702724000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 804135000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29144.47                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47894.47                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      644.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       79.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   644.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    79.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.66                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.10                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   71035                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   4368                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                44.17                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               21.93                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     88329.54                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   41.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               362012280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               192410295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              563381700                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              48514680                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1262470560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1514523060                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            34178400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5292911700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      285492000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        67085385                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9623087940                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           602.692500                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12556256250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     21426000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    534274000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    205531250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    743540500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2854830750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11607225500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               389993940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               207275310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              584923080                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              55358100                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1230509280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1566459750                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            34824480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5147968110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      248959680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       130792335                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9597257175                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           601.074723                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12440319000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     24244500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    520664000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    502756000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    648146250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2980986250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11290031000                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10302912                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10302912                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1269888                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1269888                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       160983                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             160983                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        19842                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             19842                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    645269806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            645269806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     79532892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            79532892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    724802697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           724802697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     160983                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     19842                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   160983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   19842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10302272                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1268352                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10302912                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1269888                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10389                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10262                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10144                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            10136                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9373                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9325                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9568                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9700                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9603                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9958                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10418                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10494                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10718                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10851                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10028                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10006                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1291                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1197                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1224                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1284                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1029                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1012                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1062                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1141                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1093                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1187                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1333                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1420                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1492                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1536                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1270                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1247                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15966273500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               160983                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               19842                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  78251                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  42918                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21908                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10454                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4568                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1852                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    712                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    226                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     57                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     19                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   292                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   338                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   795                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1142                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1225                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1249                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1247                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1235                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1240                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1235                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1223                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1238                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1223                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1219                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1224                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1219                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1222                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1220                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    35                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       105723                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   109.436773                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    86.182652                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   115.411568                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        77547     73.35%     73.35% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        18559     17.55%     90.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4290      4.06%     94.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2300      2.18%     97.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1493      1.41%     98.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1005      0.95%     99.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          236      0.22%     99.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          152      0.14%     99.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          141      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       105723                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1198                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    134.355593                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    52.768028                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1858.337911                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1197     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1198                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1198                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.542571                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.519680                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.886796                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             863     72.04%     72.04% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              27      2.25%     74.29% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             301     25.13%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               7      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1198                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4692727500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7710971250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 804865000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29152.26                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47902.26                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      645.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       79.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   645.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    79.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.66                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.20                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   70818                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   4244                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                43.99                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               21.39                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     88296.83                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   41.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               363518820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               193214835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              563324580                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              48232800                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1267387680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1506550470                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            36308160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5303936640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      300576960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        55882575                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9639079320                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           603.694038                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12564896750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     27842000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    536372000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    153920250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    782609000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2833828250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11632256500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               391386240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               208003950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              586022640                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              55217160                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1573776270                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            33091200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5121257340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      302595840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       116902545                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9635121765                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           603.446177                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12428273500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     20325000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    527514000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    409708250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    787728500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2990207500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11231344750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                121                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31731767                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3762409                       # Number of instructions committed
system.cpu00.committedOps                     6459091                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6387034                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu00.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       511586                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6387034                       # number of integer instructions
system.cpu00.num_fp_insts                       72618                       # number of float instructions
system.cpu00.num_int_register_reads          12737038                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5483749                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3459319                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2766853                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1547921                       # number of memory refs
system.cpu00.num_load_insts                   1140923                       # Number of load instructions
system.cpu00.num_store_insts                   406998                       # Number of store instructions
system.cpu00.num_idle_cycles             200612.631730                       # Number of idle cycles
system.cpu00.num_busy_cycles             31531154.368270                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993678                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006322                       # Percentage of idle cycles
system.cpu00.Branches                          582539                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22467      0.35%      0.35% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4782951     74.05%     74.40% # Class of executed instruction
system.cpu00.op_class::IntMult                  16832      0.26%     74.66% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36992      0.57%     75.23% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51928      0.80%     76.04% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.04% # Class of executed instruction
system.cpu00.op_class::MemRead                1125880     17.43%     93.47% # Class of executed instruction
system.cpu00.op_class::MemWrite                405169      6.27%     99.74% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6459091                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                115                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29486132                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3495273                       # Number of instructions committed
system.cpu01.committedOps                     6034839                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5962825                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu01.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       480188                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5962825                       # number of integer instructions
system.cpu01.num_fp_insts                       72572                       # number of float instructions
system.cpu01.num_int_register_reads          11904059                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5122368                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3286382                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2610108                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1390908                       # number of memory refs
system.cpu01.num_load_insts                   1015298                       # Number of load instructions
system.cpu01.num_store_insts                   375610                       # Number of store instructions
system.cpu01.num_idle_cycles             2259935.905604                       # Number of idle cycles
system.cpu01.num_busy_cycles             27226196.094396                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.923356                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.076644                       # Percentage of idle cycles
system.cpu01.Branches                          551088                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4515768     74.83%     75.20% # Class of executed instruction
system.cpu01.op_class::IntMult                  16826      0.28%     75.48% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36985      0.61%     76.09% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51892      0.86%     76.95% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     76.95% # Class of executed instruction
system.cpu01.op_class::MemRead                1000259     16.57%     93.53% # Class of executed instruction
system.cpu01.op_class::MemWrite                373781      6.19%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6034839                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       19468930                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2816310                       # Number of instructions committed
system.cpu02.committedOps                     4957341                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             4885456                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       400556                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    4885456                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads           9788062                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4204345                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2847621                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2212727                       # number of times the CC registers were written
system.cpu02.num_mem_refs                      991906                       # number of memory refs
system.cpu02.num_load_insts                    695831                       # Number of load instructions
system.cpu02.num_store_insts                   296075                       # Number of store instructions
system.cpu02.num_idle_cycles             7599345.279692                       # Number of idle cycles
system.cpu02.num_busy_cycles             11869584.720308                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.609668                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.390332                       # Percentage of idle cycles
system.cpu02.Branches                          471238                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3837446     77.41%     77.86% # Class of executed instruction
system.cpu02.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.75%     78.95% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::MemRead                 680804     13.73%     93.72% # Class of executed instruction
system.cpu02.op_class::MemWrite                294246      5.94%     99.66% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  4957341                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                109                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29490827                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3462213                       # Number of instructions committed
system.cpu03.committedOps                     5999307                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5927336                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu03.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       479720                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5927336                       # number of integer instructions
system.cpu03.num_fp_insts                       72526                       # number of float instructions
system.cpu03.num_int_register_reads          11823490                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5087851                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3283552                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2608025                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1369347                       # number of memory refs
system.cpu03.num_load_insts                    994182                       # Number of load instructions
system.cpu03.num_store_insts                   375165                       # Number of store instructions
system.cpu03.num_idle_cycles             2255959.902745                       # Number of idle cycles
system.cpu03.num_busy_cycles             27234867.097255                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.923503                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.076497                       # Percentage of idle cycles
system.cpu03.Branches                          550550                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4501853     75.04%     75.41% # Class of executed instruction
system.cpu03.op_class::IntMult                  16820      0.28%     75.69% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36978      0.62%     76.31% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51856      0.86%     77.17% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     77.17% # Class of executed instruction
system.cpu03.op_class::MemRead                 979147     16.32%     93.50% # Class of executed instruction
system.cpu03.op_class::MemWrite                373336      6.22%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5999307                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                103                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24653118                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3160467                       # Number of instructions committed
system.cpu04.committedOps                     5502558                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5430630                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu04.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       440744                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5430630                       # number of integer instructions
system.cpu04.num_fp_insts                       72480                       # number of float instructions
system.cpu04.num_int_register_reads          10859257                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4669127                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3068933                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2413400                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1194321                       # number of memory refs
system.cpu04.num_load_insts                    858114                       # Number of load instructions
system.cpu04.num_store_insts                   336207                       # Number of store instructions
system.cpu04.num_idle_cycles             5620651.843170                       # Number of idle cycles
system.cpu04.num_busy_cycles             19032466.156830                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.772011                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.227989                       # Percentage of idle cycles
system.cpu04.Branches                          511515                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4180186     75.97%     76.38% # Class of executed instruction
system.cpu04.op_class::IntMult                  16814      0.31%     76.68% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36971      0.67%     77.35% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51820      0.94%     78.30% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.30% # Class of executed instruction
system.cpu04.op_class::MemRead                 843083     15.32%     93.62% # Class of executed instruction
system.cpu04.op_class::MemWrite                334378      6.08%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5502558                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                103                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24688755                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3161410                       # Number of instructions committed
system.cpu05.committedOps                     5504091                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5432163                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu05.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       440862                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5432163                       # number of integer instructions
system.cpu05.num_fp_insts                       72480                       # number of float instructions
system.cpu05.num_int_register_reads          10862228                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4670424                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3069585                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2413984                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1194863                       # number of memory refs
system.cpu05.num_load_insts                    858544                       # Number of load instructions
system.cpu05.num_store_insts                   336319                       # Number of store instructions
system.cpu05.num_idle_cycles             5601224.796385                       # Number of idle cycles
system.cpu05.num_busy_cycles             19087530.203615                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.773126                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.226874                       # Percentage of idle cycles
system.cpu05.Branches                          511639                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4181177     75.96%     76.37% # Class of executed instruction
system.cpu05.op_class::IntMult                  16814      0.31%     76.68% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.67%     77.35% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51820      0.94%     78.29% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.29% # Class of executed instruction
system.cpu05.op_class::MemRead                 843513     15.33%     93.62% # Class of executed instruction
system.cpu05.op_class::MemWrite                334490      6.08%     99.69% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5504091                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                 97                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       22144601                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   2996425                       # Number of instructions committed
system.cpu06.committedOps                     5242771                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5170886                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu06.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       421619                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5170886                       # number of integer instructions
system.cpu06.num_fp_insts                       72434                       # number of float instructions
system.cpu06.num_int_register_reads          10348673                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4447649                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            2963482                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2318013                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1097902                       # number of memory refs
system.cpu06.num_load_insts                    780793                       # Number of load instructions
system.cpu06.num_store_insts                   317109                       # Number of store instructions
system.cpu06.num_idle_cycles             6788283.720873                       # Number of idle cycles
system.cpu06.num_busy_cycles             15356317.279127                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.693456                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.306544                       # Percentage of idle cycles
system.cpu06.Branches                          492330                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4016880     76.62%     77.05% # Class of executed instruction
system.cpu06.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36964      0.71%     78.07% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51784      0.99%     79.06% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     79.06% # Class of executed instruction
system.cpu06.op_class::MemRead                 765766     14.61%     93.66% # Class of executed instruction
system.cpu06.op_class::MemWrite                315280      6.01%     99.68% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5242771                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12146744                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664773                       # Number of instructions committed
system.cpu07.committedOps                     4697607                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625722                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378916                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625722                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290045                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987889                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728633                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104467                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905223                       # number of memory refs
system.cpu07.num_load_insts                    630850                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7526434.011307                       # Number of idle cycles
system.cpu07.num_busy_cycles             4620309.988693                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.380374                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.619626                       # Percentage of idle cycles
system.cpu07.Branches                          449662                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664395     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615823     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697607                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                121                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31933656                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3991218                       # Number of instructions committed
system.cpu08.committedOps                     6805923                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6733866                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu08.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       535190                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6733866                       # number of integer instructions
system.cpu08.num_fp_insts                       72618                       # number of float instructions
system.cpu08.num_int_register_reads          13428175                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5783371                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3589163                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2884833                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1684666                       # number of memory refs
system.cpu08.num_load_insts                   1254106                       # Number of load instructions
system.cpu08.num_store_insts                   430560                       # Number of store instructions
system.cpu08.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu08.num_busy_cycles             31933655.998000                       # Number of busy cycles
system.cpu08.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu08.Branches                          606187                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22467      0.33%      0.33% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4993038     73.36%     73.69% # Class of executed instruction
system.cpu08.op_class::IntMult                  16832      0.25%     73.94% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36992      0.54%     74.48% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51928      0.76%     75.25% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.25% # Class of executed instruction
system.cpu08.op_class::MemRead                1239063     18.21%     93.45% # Class of executed instruction
system.cpu08.op_class::MemWrite                428731      6.30%     99.75% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6805923                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                121                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       29682274                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3675188                       # Number of instructions committed
system.cpu09.committedOps                     6303993                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             6231936                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu09.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       498010                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    6231936                       # number of integer instructions
system.cpu09.num_fp_insts                       72618                       # number of float instructions
system.cpu09.num_int_register_reads          12442905                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          5355801                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3384673                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2698933                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1498766                       # number of memory refs
system.cpu09.num_load_insts                   1105386                       # Number of load instructions
system.cpu09.num_store_insts                   393380                       # Number of store instructions
system.cpu09.num_idle_cycles             2092655.393352                       # Number of idle cycles
system.cpu09.num_busy_cycles             27589618.606648                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.929498                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.070502                       # Percentage of idle cycles
system.cpu09.Branches                          569007                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4677008     74.19%     74.55% # Class of executed instruction
system.cpu09.op_class::IntMult                  16832      0.27%     74.81% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36992      0.59%     75.40% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51928      0.82%     76.23% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     76.23% # Class of executed instruction
system.cpu09.op_class::MemRead                1090343     17.30%     93.52% # Class of executed instruction
system.cpu09.op_class::MemWrite                391551      6.21%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  6303993                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                109                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       27045230                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3323448                       # Number of instructions committed
system.cpu10.committedOps                     5761345                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5689374                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu10.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       459880                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5689374                       # number of integer instructions
system.cpu10.num_fp_insts                       72526                       # number of float instructions
system.cpu10.num_int_register_reads          11367477                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4889567                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3174426                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2508841                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1290080                       # number of memory refs
system.cpu10.num_load_insts                    934741                       # Number of load instructions
system.cpu10.num_store_insts                   355339                       # Number of store instructions
system.cpu10.num_idle_cycles             4140102.390838                       # Number of idle cycles
system.cpu10.num_busy_cycles             22905127.609162                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.846919                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.153081                       # Percentage of idle cycles
system.cpu10.Branches                          530698                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4343158     75.38%     75.77% # Class of executed instruction
system.cpu10.op_class::IntMult                  16820      0.29%     76.07% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36978      0.64%     76.71% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51856      0.90%     77.61% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     77.61% # Class of executed instruction
system.cpu10.op_class::MemRead                 919706     15.96%     93.57% # Class of executed instruction
system.cpu10.op_class::MemWrite                353510      6.14%     99.71% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5761345                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                 97                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       22182529                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2999921                       # Number of instructions committed
system.cpu11.committedOps                     5248797                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5176912                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu11.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       422125                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5176912                       # number of integer instructions
system.cpu11.num_fp_insts                       72434                       # number of float instructions
system.cpu11.num_int_register_reads          10360193                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4452663                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            2966267                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2320539                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1099890                       # number of memory refs
system.cpu11.num_load_insts                    782279                       # Number of load instructions
system.cpu11.num_store_insts                   317611                       # Number of store instructions
system.cpu11.num_idle_cycles             6773563.837821                       # Number of idle cycles
system.cpu11.num_busy_cycles             15408965.162179                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.694644                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.305356                       # Percentage of idle cycles
system.cpu11.Branches                          492840                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4020918     76.61%     77.03% # Class of executed instruction
system.cpu11.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu11.op_class::MemRead                 767252     14.62%     93.66% # Class of executed instruction
system.cpu11.op_class::MemWrite                315782      6.02%     99.68% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5248797                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                115                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       29401243                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3480356                       # Number of instructions committed
system.cpu12.committedOps                     6010869                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5938855                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu12.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       478378                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5938855                       # number of integer instructions
system.cpu12.num_fp_insts                       72572                       # number of float instructions
system.cpu12.num_int_register_reads          11857124                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5102020                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3276438                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2601036                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1382141                       # number of memory refs
system.cpu12.num_load_insts                   1008364                       # Number of load instructions
system.cpu12.num_store_insts                   373777                       # Number of store instructions
system.cpu12.num_idle_cycles             2331586.776143                       # Number of idle cycles
system.cpu12.num_busy_cycles             27069656.223857                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.920698                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.079302                       # Percentage of idle cycles
system.cpu12.Branches                          549299                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4500565     74.87%     75.25% # Class of executed instruction
system.cpu12.op_class::IntMult                  16826      0.28%     75.53% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36985      0.62%     76.14% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51892      0.86%     77.01% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     77.01% # Class of executed instruction
system.cpu12.op_class::MemRead                 993325     16.53%     93.53% # Class of executed instruction
system.cpu12.op_class::MemWrite                371948      6.19%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6010869                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       22182686                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2968682                       # Number of instructions committed
system.cpu13.committedOps                     5218568                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5146683                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       422327                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5146683                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads          10288670                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4422030                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2967374                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2321557                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1078940                       # number of memory refs
system.cpu13.num_load_insts                    761119                       # Number of load instructions
system.cpu13.num_store_insts                   317821                       # Number of store instructions
system.cpu13.num_idle_cycles             6773502.718769                       # Number of idle cycles
system.cpu13.num_busy_cycles             15409183.281231                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.694649                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.305351                       # Percentage of idle cycles
system.cpu13.Branches                          493034                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4011639     76.87%     77.30% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.32%     77.62% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.71%     78.33% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      0.99%     79.32% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.32% # Class of executed instruction
system.cpu13.op_class::MemRead                 746092     14.30%     93.62% # Class of executed instruction
system.cpu13.op_class::MemWrite                315992      6.06%     99.68% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.29%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5218568                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4664957                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15966828000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4328732                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              556088                       # Transaction distribution
system.piobus.trans_dist::ReadResp             556088                       # Transaction distribution
system.piobus.trans_dist::WriteReq                468                       # Transaction distribution
system.piobus.trans_dist::WriteResp               468                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       135712                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       135712                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       104478                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       104478                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        25302                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        25302                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       104158                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       104158                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        65340                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        65340                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        65464                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        65464                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        46394                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        46394                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3726                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3726                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       159360                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       159360                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       122180                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       122180                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        84306                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        84306                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        46904                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        46904                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       102690                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       102690                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        47098                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        47098                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1113112                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       542848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       542848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       417912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       417912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       101208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       101208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       416632                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       416632                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       261360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       261360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       261856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       261856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       185576                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       185576                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       637440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       637440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       488720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       488720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       337224                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       337224                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       187616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       187616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       410760                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       410760                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       188392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       188392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4452448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           433144000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           342515000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          149161000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          117039000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           27953500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          116692000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          72436000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          72551500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          51611500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3703000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         170646000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer20.occupancy         132609000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          93152500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          52029500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         114744500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          52759000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.3                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4822521                       # delay histogram for all message
system.ruby.delayHist::mean                 13.328131                       # delay histogram for all message
system.ruby.delayHist::gmean                11.832661                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.050812                       # delay histogram for all message
system.ruby.delayHist                    |      663587     13.76%     13.76% |     3146644     65.25%     79.01% |      389288      8.07%     87.08% |      456266      9.46%     96.54% |      166600      3.45%    100.00% |         136      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4822521                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78273371                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011292                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78263389     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78273371                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78273371                      
system.ruby.latency_hist_seqr::mean          3.430287                      
system.ruby.latency_hist_seqr::gmean         1.495654                      
system.ruby.latency_hist_seqr::stdev        18.799437                      
system.ruby.latency_hist_seqr            |    78240516     99.96%     99.96% |       21627      0.03%     99.99% |       10615      0.01%    100.00% |         501      0.00%    100.00% |         104      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78273371                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77449202                      
system.ruby.hit_latency_hist_seqr::mean      1.768920                      
system.ruby.hit_latency_hist_seqr::gmean     1.426632                      
system.ruby.hit_latency_hist_seqr::stdev     1.309779                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57598453     74.37%     74.37% |           0      0.00%     74.37% |           0      0.00%     74.37% |    19850749     25.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77449202                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       824169                      
system.ruby.miss_latency_hist_seqr::mean   159.553058                      
system.ruby.miss_latency_hist_seqr::gmean   126.785167                      
system.ruby.miss_latency_hist_seqr::stdev    93.649158                      
system.ruby.miss_latency_hist_seqr       |      791314     96.01%     96.01% |       21627      2.62%     98.64% |       10615      1.29%     99.93% |         501      0.06%     99.99% |         104      0.01%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       824169                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1395851                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        84927                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1480778                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4953796                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1747                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4955543                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1269994                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        69388                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1339382                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4624104                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1713                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4625817                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1189351                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        59289                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1248640                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4411598                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1709                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4413307                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1036617                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        40534                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1077151                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4012886                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2507                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4015393                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1262877                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        68632                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1331509                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4605336                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1714                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4607050                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1015536                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        40568                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1056104                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3993848                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1716                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3995564                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits       950355                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        29613                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       979968                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3787148                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1675                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3788823                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1248912                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        69069                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1317981                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4599960                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1717                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4601677                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1112625                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        49739                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1162364                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4210552                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1706                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4212258                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1112698                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        50146                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1162844                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4211734                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1703                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4213437                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1034980                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        40438                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1075418                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4008946                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1678                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4010624                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884758                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19315                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904073                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581384                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583049                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1508420                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        97279                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1605699                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      5220348                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1716                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      5222064                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1359668                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        78721                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1438389                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4829898                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1767                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4831665                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11109                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40347                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51456                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11175                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        40170                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51345                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11129                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        40278                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51407                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        11833                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        40333                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52166                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        11479                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        40453                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        51932                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        11469                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        40512                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51981                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        12237                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        40503                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        52740                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        10514                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        40340                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50854                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11134                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        40184                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51318                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11077                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        40342                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51419                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11137                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        40107                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51244                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        10556                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        40361                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50917                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        10908                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40314                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51222                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11134                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40413                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51547                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11079                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        40569                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51648                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        10960                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        40013                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50973                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      3236137                      
system.ruby.network.routers00.buffer_writes      3236137                      
system.ruby.network.routers00.sw_input_arbiter_activity      3293799                      
system.ruby.network.routers00.sw_output_arbiter_activity      3236137                      
system.ruby.network.routers00.crossbar_activity      3236137                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2819692                      
system.ruby.network.routers01.buffer_writes      2819692                      
system.ruby.network.routers01.sw_input_arbiter_activity      2843692                      
system.ruby.network.routers01.sw_output_arbiter_activity      2819692                      
system.ruby.network.routers01.crossbar_activity      2819692                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3017776                      
system.ruby.network.routers02.buffer_writes      3017776                      
system.ruby.network.routers02.sw_input_arbiter_activity      3060115                      
system.ruby.network.routers02.sw_output_arbiter_activity      3017776                      
system.ruby.network.routers02.crossbar_activity      3017776                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      3144189                      
system.ruby.network.routers03.buffer_writes      3144189                      
system.ruby.network.routers03.sw_input_arbiter_activity      3183269                      
system.ruby.network.routers03.sw_output_arbiter_activity      3144189                      
system.ruby.network.routers03.crossbar_activity      3144189                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3352657                      
system.ruby.network.routers04.buffer_writes      3352657                      
system.ruby.network.routers04.sw_input_arbiter_activity      3392843                      
system.ruby.network.routers04.sw_output_arbiter_activity      3352657                      
system.ruby.network.routers04.crossbar_activity      3352657                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2695344                      
system.ruby.network.routers05.buffer_writes      2695344                      
system.ruby.network.routers05.sw_input_arbiter_activity      2714053                      
system.ruby.network.routers05.sw_output_arbiter_activity      2695344                      
system.ruby.network.routers05.crossbar_activity      2695344                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2634397                      
system.ruby.network.routers06.buffer_writes      2634397                      
system.ruby.network.routers06.sw_input_arbiter_activity      2660060                      
system.ruby.network.routers06.sw_output_arbiter_activity      2634397                      
system.ruby.network.routers06.crossbar_activity      2634397                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2530356                      
system.ruby.network.routers07.buffer_writes      2530356                      
system.ruby.network.routers07.sw_input_arbiter_activity      2550960                      
system.ruby.network.routers07.sw_output_arbiter_activity      2530356                      
system.ruby.network.routers07.crossbar_activity      2530356                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3659388                      
system.ruby.network.routers08.buffer_writes      3659388                      
system.ruby.network.routers08.sw_input_arbiter_activity      3701504                      
system.ruby.network.routers08.sw_output_arbiter_activity      3659388                      
system.ruby.network.routers08.crossbar_activity      3659388                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3909122                      
system.ruby.network.routers09.buffer_writes      3909122                      
system.ruby.network.routers09.sw_input_arbiter_activity      3957406                      
system.ruby.network.routers09.sw_output_arbiter_activity      3909122                      
system.ruby.network.routers09.crossbar_activity      3909122                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3334632                      
system.ruby.network.routers10.buffer_writes      3334632                      
system.ruby.network.routers10.sw_input_arbiter_activity      3368198                      
system.ruby.network.routers10.sw_output_arbiter_activity      3334632                      
system.ruby.network.routers10.crossbar_activity      3334632                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3022893                      
system.ruby.network.routers11.buffer_writes      3022893                      
system.ruby.network.routers11.sw_input_arbiter_activity      3061765                      
system.ruby.network.routers11.sw_output_arbiter_activity      3022893                      
system.ruby.network.routers11.crossbar_activity      3022893                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      3217834                      
system.ruby.network.routers12.buffer_writes      3217834                      
system.ruby.network.routers12.sw_input_arbiter_activity      3258383                      
system.ruby.network.routers12.sw_output_arbiter_activity      3217834                      
system.ruby.network.routers12.crossbar_activity      3217834                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3031796                      
system.ruby.network.routers13.buffer_writes      3031796                      
system.ruby.network.routers13.sw_input_arbiter_activity      3076545                      
system.ruby.network.routers13.sw_output_arbiter_activity      3031796                      
system.ruby.network.routers13.crossbar_activity      3031796                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2349065                      
system.ruby.network.routers14.buffer_writes      2349065                      
system.ruby.network.routers14.sw_input_arbiter_activity      2367649                      
system.ruby.network.routers14.sw_output_arbiter_activity      2349065                      
system.ruby.network.routers14.crossbar_activity      2349065                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2586785                      
system.ruby.network.routers15.buffer_writes      2586785                      
system.ruby.network.routers15.sw_input_arbiter_activity      2628497                      
system.ruby.network.routers15.sw_output_arbiter_activity      2586785                      
system.ruby.network.routers15.crossbar_activity      2586785                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2249187     40.12%     40.12% |     2543919     45.38%     85.49% |      813302     14.51%    100.00%
system.ruby.network.packets_received::total      5606408                      
system.ruby.network.packets_injected     |     2249187     40.12%     40.12% |     2543919     45.38%     85.49% |      813302     14.51%    100.00%
system.ruby.network.packets_injected::total      5606408                      
system.ruby.network.packet_network_latency |    32581105                       |    30318973                       |     7482201                      
system.ruby.network.packet_queueing_latency |     5279945                       |     2888527                       |      813302                      
system.ruby.network.memory_received      |      643469     82.09%     82.09% |      140418     17.91%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       783887                      
system.ruby.network.memory_network_latency |     5269434                       |     1629519                       |           0                      
system.ruby.network.memory_queueing_latency |     1286953                       |      280836                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.485725                       |   11.918215                       |    9.199782                      
system.ruby.network.average_packet_vqueue_latency |    2.347490                       |    1.135463                       |           1                      
system.ruby.network.average_packet_network_latency    12.553899                      
system.ruby.network.average_packet_queueing_latency     1.602055                      
system.ruby.network.average_packet_latency    14.155954                      
system.ruby.network.average_memory_network_latency     8.800953                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency    10.800973                      
system.ruby.network.flits_received       |     4736899     33.15%     33.15% |     8738815     61.16%     94.31% |      813302      5.69%    100.00%
system.ruby.network.flits_received::total     14289016                      
system.ruby.network.flits_injected       |     4736899     33.15%     33.15% |     8738815     61.16%     94.31% |      813302      5.69%    100.00%
system.ruby.network.flits_injected::total     14289016                      
system.ruby.network.flit_network_latency |    74263940                       |    93918216                       |     7482201                      
system.ruby.network.flit_queueing_latency |    10255385                       |    10141255                       |      813302                      
system.ruby.network.average_flit_vnet_latency |   15.677755                       |   10.747248                       |    9.199782                      
system.ruby.network.average_flit_vqueue_latency |    2.165000                       |    1.160484                       |           1                      
system.ruby.network.average_flit_network_latency    12.293664                      
system.ruby.network.average_flit_queueing_latency     1.484353                      
system.ruby.network.average_flit_latency    13.778017                      
system.ruby.network.ext_in_link_utilization     14289016                      
system.ruby.network.ext_out_link_utilization     14289016                      
system.ruby.network.int_link_utilization     34253047                      
system.ruby.network.avg_link_utilization     1.967550                      
system.ruby.network.avg_vc_load          |    0.444261     22.58%     22.58% |    0.141766      7.21%     29.78% |    0.041575      2.11%     31.90% |    0.039993      2.03%     33.93% |    0.929175     47.22%     81.16% |    0.116813      5.94%     87.09% |    0.068545      3.48%     90.58% |    0.068905      3.50%     94.08% |    0.096828      4.92%     99.00% |    0.006954      0.35%     99.35% |    0.006368      0.32%     99.68% |    0.006367      0.32%    100.00%
system.ruby.network.avg_vc_load::total       1.967550                      
system.ruby.network.average_hops             2.397159                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15966828000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2405116                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.739264                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.395618                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.075847                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      420300     17.48%     17.48% |     1318630     54.83%     72.30% |       44207      1.84%     74.14% |      455247     18.93%     93.07% |      166596      6.93%     99.99% |         136      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2405116                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2403501                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.940816                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.315781                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.640736                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      239780      9.98%      9.98% |      889396     37.00%     46.98% |      928437     38.63%     85.61% |      317499     13.21%     98.82% |       27366      1.14%     99.96% |         965      0.04%    100.00% |          54      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2403501                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         13904                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.046893                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.601047                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.767676                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3507     25.22%     25.22% |        7102     51.08%     76.30% |        3079     22.14%     98.45% |         214      1.54%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           13904                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11546222                      
system.ruby.LD.latency_hist_seqr::mean      10.180874                      
system.ruby.LD.latency_hist_seqr::gmean      1.802935                      
system.ruby.LD.latency_hist_seqr::stdev     41.539854                      
system.ruby.LD.latency_hist_seqr         |    11522513     99.79%     99.79% |       15999      0.14%     99.93% |        7354      0.06%    100.00% |         323      0.00%    100.00% |          29      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11546222                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10921707                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.753752                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.416668                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.301197                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8177621     74.87%     74.87% |           0      0.00%     74.87% |           0      0.00%     74.87% |     2744086     25.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10921707                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       624515                      
system.ruby.LD.miss_latency_hist_seqr::mean   157.556927                      
system.ruby.LD.miss_latency_hist_seqr::gmean   122.241156                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.400261                      
system.ruby.LD.miss_latency_hist_seqr    |      600806     96.20%     96.20% |       15999      2.56%     98.77% |        7354      1.18%     99.94% |         323      0.05%     99.99% |          29      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       624515                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4915508                      
system.ruby.ST.latency_hist_seqr::mean       7.418501                      
system.ruby.ST.latency_hist_seqr::gmean      1.618038                      
system.ruby.ST.latency_hist_seqr::stdev     34.595816                      
system.ruby.ST.latency_hist_seqr         |     4907388     99.83%     99.83% |        4979      0.10%     99.94% |        2900      0.06%    100.00% |         164      0.00%    100.00% |          73      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4915508                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4742488                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.688486                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.374580                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.261525                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3654109     77.05%     77.05% |           0      0.00%     77.05% |           0      0.00%     77.05% |     1088379     22.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4742488                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       173020                      
system.ruby.ST.miss_latency_hist_seqr::mean   164.478534                      
system.ruby.ST.miss_latency_hist_seqr::gmean   141.297088                      
system.ruby.ST.miss_latency_hist_seqr::stdev    91.606594                      
system.ruby.ST.miss_latency_hist_seqr    |      164900     95.31%     95.31% |        4979      2.88%     98.18% |        2900      1.68%     99.86% |         164      0.09%     99.96% |          73      0.04%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       173020                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61076271                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.855864                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.440523                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.105747                      
system.ruby.IFETCH.latency_hist_seqr     |    61054992     99.97%     99.97% |       20336      0.03%    100.00% |         486      0.00%    100.00% |         104      0.00%    100.00% |         158      0.00%    100.00% |         181      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61076271                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61051538                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.785828                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.437822                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.319075                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45059532     73.81%     73.81% |           0      0.00%     73.81% |           0      0.00%     73.81% |    15992006     26.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61051538                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        24733                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   174.733029                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   148.022310                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    86.221766                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3454     13.97%     13.97% |       20336     82.22%     96.19% |         486      1.96%     98.15% |         104      0.42%     98.57% |         158      0.64%     99.21% |         181      0.73%     99.94% |          11      0.04%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        24733                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       735370                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.542863                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.064331                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.646408                      
system.ruby.RMW_Read.latency_hist_seqr   |      733779     99.78%     99.78% |        1508      0.21%     99.99% |          48      0.01%    100.00% |          11      0.00%    100.00% |          10      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       735370                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       733469                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.107481                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050921                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.557576                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      707191     96.42%     96.42% |           0      0.00%     96.42% |           0      0.00%     96.42% |       26278      3.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       733469                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1901                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   169.527617                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   141.822177                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    87.109356                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         310     16.31%     16.31% |        1508     79.33%     95.63% |          48      2.52%     98.16% |          11      0.58%     98.74% |          10      0.53%     99.26% |          12      0.63%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1901                      
system.ruby.Directory_Controller.Fetch   |      161057     25.03%     25.03% |      160595     24.96%     49.99% |      160834     24.99%     74.98% |      160983     25.02%    100.00%
system.ruby.Directory_Controller.Fetch::total       643469                      
system.ruby.Directory_Controller.Data    |       19963     25.11%     25.11% |       19782     24.88%     49.99% |       19917     25.05%     75.04% |       19842     24.96%    100.00%
system.ruby.Directory_Controller.Data::total        79504                      
system.ruby.Directory_Controller.Memory_Data |      161057     25.03%     25.03% |      160595     24.96%     49.99% |      160834     24.99%     74.98% |      160983     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       643469                      
system.ruby.Directory_Controller.Memory_Ack |       19963     25.11%     25.11% |       19782     24.88%     49.99% |       19917     25.05%     75.04% |       19842     24.96%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        79504                      
system.ruby.Directory_Controller.CleanReplacement |       15301     25.12%     25.12% |       15086     24.77%     49.89% |       15164     24.89%     74.78% |       15363     25.22%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        60914                      
system.ruby.Directory_Controller.I.Fetch |      161057     25.03%     25.03% |      160595     24.96%     49.99% |      160834     24.99%     74.98% |      160983     25.02%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       643469                      
system.ruby.Directory_Controller.M.Data  |       19963     25.11%     25.11% |       19782     24.88%     49.99% |       19917     25.05%     75.04% |       19842     24.96%    100.00%
system.ruby.Directory_Controller.M.Data::total        79504                      
system.ruby.Directory_Controller.M.CleanReplacement |       15301     25.12%     25.12% |       15086     24.77%     49.89% |       15164     24.89%     74.78% |       15363     25.22%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        60914                      
system.ruby.Directory_Controller.IM.Memory_Data |      161057     25.03%     25.03% |      160595     24.96%     49.99% |      160834     24.99%     74.98% |      160983     25.02%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       643469                      
system.ruby.Directory_Controller.MI.Memory_Ack |       19963     25.11%     25.11% |       19782     24.88%     49.99% |       19917     25.05%     75.04% |       19842     24.96%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        79504                      
system.ruby.L1Cache_Controller.Load      |      993091      8.60%      8.60% |      898706      7.78%     16.38% |      658376      5.70%     22.09% |      877901      7.60%     29.69% |      780650      6.76%     36.45% |        4200      0.04%     36.49% |        4200      0.04%     36.52% |      780962      6.76%     43.29% |      722275      6.26%     49.54% |      615034      5.33%     54.87% |     1082669      9.38%     64.25% |      971130      8.41%     72.66% |      838299      7.26%     79.92% |      723255      6.26%     86.18% |      893582      7.74%     93.92% |      701893      6.08%    100.00%
system.ruby.L1Cache_Controller.Load::total     11546223                      
system.ruby.L1Cache_Controller.Ifetch    |     4955544      8.11%      8.11% |     4625818      7.57%     15.69% |     3788824      6.20%     21.89% |     4601678      7.53%     29.43% |     4212259      6.90%     36.32% |           0      0.00%     36.32% |           0      0.00%     36.32% |     4213438      6.90%     43.22% |     4010625      6.57%     49.79% |     3583050      5.87%     55.65% |     5222065      8.55%     64.20% |     4831666      7.91%     72.11% |     4413308      7.23%     79.34% |     4015394      6.57%     85.91% |     4607051      7.54%     93.46% |     3995565      6.54%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61076285                      
system.ruby.L1Cache_Controller.Store     |      487687      8.63%      8.63% |      440676      7.80%     16.43% |      321592      5.69%     22.12% |      440080      7.79%     29.91% |      381714      6.75%     36.66% |        4200      0.07%     36.74% |        4200      0.07%     36.81% |      381882      6.76%     43.57% |      353143      6.25%     49.82% |      289039      5.11%     54.93% |      523030      9.26%     64.19% |      467260      8.27%     72.46% |      410341      7.26%     79.72% |      353896      6.26%     85.98% |      437927      7.75%     93.73% |      354211      6.27%    100.00%
system.ruby.L1Cache_Controller.Store::total      5650878                      
system.ruby.L1Cache_Controller.Inv       |         615      5.07%      5.07% |         724      5.97%     11.04% |         925      7.62%     18.66% |         579      4.77%     23.43% |         810      6.68%     30.11% |         212      1.75%     31.85% |         204      1.68%     33.53% |         779      6.42%     39.95% |         754      6.21%     46.17% |        1486     12.25%     58.41% |         913      7.52%     65.94% |         801      6.60%     72.54% |         904      7.45%     79.99% |         901      7.43%     87.42% |         723      5.96%     93.37% |         804      6.63%    100.00%
system.ruby.L1Cache_Controller.Inv::total        12134                      
system.ruby.L1Cache_Controller.L1_Replacement |       85091     10.63%     10.63% |       69515      8.68%     19.32% |       29742      3.72%     23.03% |       69210      8.65%     31.68% |       49868      6.23%     37.91% |           0      0.00%     37.91% |           0      0.00%     37.91% |       50287      6.28%     44.19% |       40568      5.07%     49.26% |       19444      2.43%     51.69% |       97404     12.17%     63.86% |       78895      9.86%     73.71% |       59417      7.42%     81.14% |       41492      5.18%     86.32% |       68760      8.59%     94.91% |       40741      5.09%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       800434                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     25.00%     25.00% |           6     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.84%      2.84% |          52      2.95%      5.79% |          52      2.95%      8.74% |          50      2.84%     11.58% |          52      2.95%     14.53% |         525     29.80%     44.32% |         525     29.80%     74.12% |          50      2.84%     76.96% |          52      2.95%     79.91% |          52      2.95%     82.86% |          52      2.95%     85.81% |          52      2.95%     88.76% |          52      2.95%     91.71% |          52      2.95%     94.67% |          50      2.84%     97.50% |          44      2.50%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1762                      
system.ruby.L1Cache_Controller.Data      |          25      7.16%      7.16% |          26      7.45%     14.61% |          25      7.16%     21.78% |          25      7.16%     28.94% |          25      7.16%     36.10% |           0      0.00%     36.10% |           0      0.00%     36.10% |          22      6.30%     42.41% |          26      7.45%     49.86% |          25      7.16%     57.02% |          26      7.45%     64.47% |          25      7.16%     71.63% |          26      7.45%     79.08% |          26      7.45%     86.53% |          25      7.16%     93.70% |          22      6.30%    100.00%
system.ruby.L1Cache_Controller.Data::total          349                      
system.ruby.L1Cache_Controller.Data_Exclusive |       72450     11.63%     11.63% |       56690      9.10%     20.74% |       15830      2.54%     23.28% |       46534      7.47%     30.75% |       36893      5.92%     36.68% |           4      0.00%     36.68% |          12      0.00%     36.68% |       37246      5.98%     42.66% |       26866      4.31%     46.98% |       15884      2.55%     49.53% |       93710     15.05%     64.58% |       75171     12.07%     76.65% |       46684      7.50%     84.14% |       26819      4.31%     88.45% |       56085      9.01%     97.46% |       15837      2.54%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       622715                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.26%      4.26% |          75      4.26%      8.51% |          75      4.26%     12.77% |          75      4.26%     17.03% |          75      4.26%     21.28% |         360     20.43%     41.71% |         352     19.98%     61.69% |          75      4.26%     65.95% |          75      4.26%     70.20% |          75      4.26%     74.46% |          75      4.26%     78.72% |          75      4.26%     82.97% |          75      4.26%     87.23% |          75      4.26%     91.49% |          75      4.26%     95.74% |          75      4.26%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1762                      
system.ruby.L1Cache_Controller.Data_all_Acks |       14123      7.11%      7.11% |       14309      7.20%     14.31% |       15357      7.73%     22.05% |       24151     12.16%     34.20% |       14451      7.28%     41.48% |         175      0.09%     41.57% |         175      0.09%     41.66% |       14505      7.30%     48.96% |       15148      7.63%     56.58% |        4995      2.51%     59.10% |        5183      2.61%     61.71% |        5216      2.63%     64.34% |       14212      7.16%     71.49% |       16120      8.12%     79.61% |       14160      7.13%     86.73% |       26349     13.27%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       198629                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           2      0.28%      0.55% |           1      0.14%      0.69% |           2      0.28%      0.97% |         350     48.54%     49.51% |         350     48.54%     98.06% |           4      0.55%     98.61% |           1      0.14%     98.75% |           2      0.28%     99.03% |           1      0.14%     99.17% |           2      0.28%     99.45% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          721                      
system.ruby.L1Cache_Controller.Ack_all   |          26      2.45%      2.45% |          27      2.54%      4.99% |          26      2.45%      7.43% |          26      2.45%      9.88% |          26      2.45%     12.32% |         350     32.93%     45.25% |         350     32.93%     78.17% |          23      2.16%     80.34% |          27      2.54%     82.88% |          26      2.45%     85.32% |          27      2.54%     87.86% |          26      2.45%     90.31% |          27      2.54%     92.85% |          27      2.54%     95.39% |          26      2.45%     97.84% |          23      2.16%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1063                      
system.ruby.L1Cache_Controller.WB_Ack    |       83776     10.72%     10.72% |       68235      8.73%     19.45% |       28460      3.64%     23.09% |       67918      8.69%     31.78% |       48586      6.22%     38.00% |           0      0.00%     38.00% |           0      0.00%     38.00% |       48995      6.27%     44.27% |       39285      5.03%     49.29% |       18169      2.32%     51.62% |       96131     12.30%     63.92% |       77573      9.93%     73.84% |       58136      7.44%     81.28% |       39381      5.04%     86.32% |       67481      8.63%     94.96% |       39423      5.04%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       781549                      
system.ruby.L1Cache_Controller.NP.Load   |       72527     11.62%     11.62% |       56768      9.10%     20.72% |       15908      2.55%     23.26% |       46612      7.47%     30.73% |       36971      5.92%     36.66% |         182      0.03%     36.68% |         182      0.03%     36.71% |       37323      5.98%     42.69% |       26944      4.32%     47.01% |       15962      2.56%     49.57% |       93788     15.03%     64.59% |       75248     12.06%     76.65% |       46761      7.49%     84.14% |       26897      4.31%     88.45% |       56163      9.00%     97.45% |       15915      2.55%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       624151                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1699      7.00%      7.00% |        1663      6.85%     13.85% |        1666      6.86%     20.71% |        1678      6.91%     27.63% |        1666      6.86%     34.49% |           0      0.00%     34.49% |           0      0.00%     34.49% |        1677      6.91%     41.40% |        1667      6.87%     48.26% |        1665      6.86%     55.12% |        1661      6.84%     61.96% |        1710      7.04%     69.01% |        1661      6.84%     75.85% |        2494     10.27%     86.13% |        1661      6.84%     92.97% |        1707      7.03%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        24275                      
system.ruby.L1Cache_Controller.NP.Store  |       12399      7.12%      7.12% |       12619      7.24%     14.36% |       13704      7.87%     22.23% |       22456     12.89%     35.12% |       12767      7.33%     42.45% |         175      0.10%     42.55% |         175      0.10%     42.65% |       12822      7.36%     50.01% |       13493      7.75%     57.75% |        3352      1.92%     59.68% |        3490      2.00%     61.68% |        3472      1.99%     63.67% |       12527      7.19%     70.86% |       13636      7.83%     78.69% |       12468      7.16%     85.85% |       24652     14.15%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       174207                      
system.ruby.L1Cache_Controller.NP.Inv    |         428      5.22%      5.22% |         517      6.31%     11.53% |         549      6.70%     18.23% |         417      5.09%     23.32% |         608      7.42%     30.73% |           0      0.00%     30.73% |           0      0.00%     30.73% |         587      7.16%     37.90% |         515      6.28%     44.18% |         813      9.92%     54.10% |         644      7.86%     61.96% |         577      7.04%     69.00% |         649      7.92%     76.92% |         700      8.54%     85.46% |         564      6.88%     92.34% |         628      7.66%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         8196                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          48     10.48%     10.48% |          50     10.92%     21.40% |           9      1.97%     23.36% |          39      8.52%     31.88% |          40      8.73%     40.61% |           0      0.00%     40.61% |           0      0.00%     40.61% |          26      5.68%     46.29% |          11      2.40%     48.69% |           0      0.00%     48.69% |          55     12.01%     60.70% |          57     12.45%     73.14% |          48     10.48%     83.62% |          13      2.84%     86.46% |          53     11.57%     98.03% |           9      1.97%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          458                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          46      9.11%      9.11% |          50      9.90%     19.01% |          19      3.76%     22.77% |          32      6.34%     29.11% |          28      5.54%     34.65% |           0      0.00%     34.65% |           0      0.00%     34.65% |          23      4.55%     39.21% |          20      3.96%     43.17% |           0      0.00%     43.17% |          75     14.85%     58.02% |          62     12.28%     70.30% |          72     14.26%     84.55% |          25      4.95%     89.50% |          38      7.52%     97.03% |          15      2.97%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          505                      
system.ruby.L1Cache_Controller.S.Load    |         521      3.51%      3.51% |         522      3.52%      7.03% |         522      3.52%     10.55% |         522      3.52%     14.07% |         522      3.52%     17.59% |        3816     25.72%     43.31% |        3716     25.05%     68.35% |         521      3.51%     71.87% |         522      3.52%     75.38% |         522      3.52%     78.90% |         522      3.52%     82.42% |         521      3.51%     85.93% |         521      3.51%     89.44% |         522      3.52%     92.96% |         522      3.52%     96.48% |         522      3.52%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14836                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4953796      8.11%      8.11% |     4624104      7.57%     15.69% |     3787148      6.20%     21.89% |     4599960      7.53%     29.43% |     4210552      6.90%     36.32% |           0      0.00%     36.32% |           0      0.00%     36.32% |     4211734      6.90%     43.22% |     4008946      6.57%     49.79% |     3581384      5.87%     55.65% |     5220348      8.55%     64.20% |     4829898      7.91%     72.12% |     4411598      7.23%     79.34% |     4012886      6.57%     85.91% |     4605336      7.54%     93.46% |     3993848      6.54%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61051538                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         187      5.63%      5.63% |         207      6.23%     11.86% |         214      6.44%     18.30% |         162      4.88%     23.17% |         201      6.05%     29.22% |         212      6.38%     35.60% |         204      6.14%     41.74% |         192      5.78%     47.52% |         205      6.17%     53.69% |         292      8.79%     62.47% |         269      8.10%     70.57% |         224      6.74%     77.31% |         255      7.67%     84.98% |         199      5.99%     90.97% |         159      4.78%     95.76% |         141      4.24%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3323                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1269      6.90%      6.90% |        1230      6.69%     13.60% |        1263      6.87%     20.47% |        1260      6.86%     27.32% |        1254      6.82%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |        1269      6.90%     41.05% |        1263      6.87%     47.92% |        1275      6.94%     54.86% |        1198      6.52%     61.38% |        1260      6.86%     68.23% |        1209      6.58%     74.81% |        2086     11.35%     86.16% |        1241      6.75%     92.91% |        1303      7.09%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        18380                      
system.ruby.L1Cache_Controller.E.Load    |      274398      7.21%      7.21% |      273179      7.18%     14.39% |      261986      6.88%     21.27% |      285683      7.51%     28.78% |      262945      6.91%     35.69% |          20      0.00%     35.69% |         120      0.00%     35.69% |      262778      6.91%     42.60% |      253307      6.66%     49.26% |      283710      7.46%     56.71% |      277390      7.29%     64.00% |      273875      7.20%     71.20% |      276724      7.27%     78.47% |      271725      7.14%     85.61% |      279163      7.34%     92.94% |      268485      7.06%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3805488                      
system.ruby.L1Cache_Controller.E.Store   |       60927     13.23%     13.23% |       45003      9.77%     23.01% |        4356      0.95%     23.95% |       35083      7.62%     31.57% |       25363      5.51%     37.08% |           0      0.00%     37.08% |           0      0.00%     37.08% |       25474      5.53%     42.61% |       15220      3.31%     45.92% |        4375      0.95%     46.87% |       82129     17.84%     64.70% |       63549     13.80%     78.50% |       35117      7.63%     86.13% |       15194      3.30%     89.43% |       44348      9.63%     99.06% |        4323      0.94%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       460461                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           8      9.88%      9.88% |           0      0.00%      9.88% |           1      1.23%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1      1.23%     12.35% |          70     86.42%     98.77% |           0      0.00%     98.77% |           0      0.00%     98.77% |           0      0.00%     98.77% |           1      1.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           81                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11337      7.10%      7.10% |       11504      7.21%     14.31% |       11285      7.07%     21.38% |       11268      7.06%     28.44% |       11340      7.10%     35.54% |           0      0.00%     35.54% |           0      0.00%     35.54% |       11584      7.26%     42.80% |       11457      7.18%     49.98% |       11322      7.09%     57.07% |       11391      7.14%     64.21% |       11436      7.16%     71.37% |       11383      7.13%     78.50% |       11438      7.17%     85.67% |       11548      7.23%     92.90% |       11328      7.10%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       159621                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     25.00%     25.00% |           6     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.M.Load    |      645645      9.09%      9.09% |      568237      8.00%     17.09% |      379960      5.35%     22.44% |      545084      7.68%     30.12% |      480212      6.76%     36.88% |           0      0.00%     36.88% |           0      0.00%     36.88% |      480340      6.76%     43.65% |      441502      6.22%     49.86% |      314840      4.43%     54.30% |      710969     10.01%     64.31% |      621485      8.75%     73.06% |      514293      7.24%     80.30% |      424111      5.97%     86.27% |      557734      7.85%     94.13% |      416971      5.87%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7101383                      
system.ruby.L1Cache_Controller.M.Store   |      414360      8.26%      8.26% |      383053      7.64%     15.90% |      303531      6.05%     21.95% |      382540      7.63%     29.58% |      343583      6.85%     36.43% |        3675      0.07%     36.50% |        3675      0.07%     36.57% |      343585      6.85%     43.43% |      324429      6.47%     49.89% |      281311      5.61%     55.50% |      437410      8.72%     64.22% |      400238      7.98%     72.20% |      362696      7.23%     79.44% |      325065      6.48%     85.92% |      381110      7.60%     93.52% |      325235      6.48%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5015496                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |         154     28.84%     28.84% |           0      0.00%     28.84% |           0      0.00%     28.84% |           0      0.00%     28.84% |           0      0.00%     28.84% |           0      0.00%     28.84% |          33      6.18%     35.02% |         311     58.24%     93.26% |           0      0.00%     93.26% |           0      0.00%     93.26% |           0      0.00%     93.26% |           1      0.19%     93.45% |           0      0.00%     93.45% |          35      6.55%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          534                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       72439     11.65%     11.65% |       56731      9.12%     20.77% |       17175      2.76%     23.53% |       56650      9.11%     32.64% |       37246      5.99%     38.63% |           0      0.00%     38.63% |           0      0.00%     38.63% |       37411      6.02%     44.64% |       27828      4.47%     49.12% |        6847      1.10%     50.22% |       84740     13.63%     63.84% |       66137     10.63%     74.48% |       46753      7.52%     82.00% |       27943      4.49%     86.49% |       55933      8.99%     95.48% |       28095      4.52%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       621928                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.84%      2.84% |          52      2.95%      5.79% |          52      2.95%      8.74% |          50      2.84%     11.58% |          52      2.95%     14.53% |         525     29.80%     44.32% |         525     29.80%     74.12% |          50      2.84%     76.96% |          52      2.95%     79.91% |          52      2.95%     82.86% |          52      2.95%     85.81% |          52      2.95%     88.76% |          52      2.95%     91.71% |          52      2.95%     94.67% |          50      2.84%     97.50% |          44      2.50%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1762                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       72450     11.63%     11.63% |       56690      9.10%     20.74% |       15830      2.54%     23.28% |       46534      7.47%     30.75% |       36893      5.92%     36.68% |           4      0.00%     36.68% |          12      0.00%     36.68% |       37246      5.98%     42.66% |       26866      4.31%     46.98% |       15884      2.55%     49.53% |       93710     15.05%     64.58% |       75171     12.07%     76.65% |       46684      7.50%     84.14% |       26819      4.31%     88.45% |       56085      9.01%     97.46% |       15837      2.54%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       622715                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.26%      4.26% |          75      4.26%      8.51% |          75      4.26%     12.77% |          75      4.26%     17.03% |          75      4.26%     21.28% |         360     20.43%     41.71% |         352     19.98%     61.69% |          75      4.26%     65.95% |          75      4.26%     70.20% |          75      4.26%     74.46% |          75      4.26%     78.72% |          75      4.26%     82.97% |          75      4.26%     87.23% |          75      4.26%     91.49% |          75      4.26%     95.74% |          75      4.26%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1762                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1749      7.06%      7.06% |        1716      6.93%     13.99% |        1678      6.77%     20.76% |        1720      6.94%     27.71% |        1709      6.90%     34.60% |           0      0.00%     34.60% |           0      0.00%     34.60% |        1705      6.88%     41.49% |        1681      6.79%     48.27% |        1668      6.73%     55.01% |        1719      6.94%     61.95% |        1769      7.14%     69.09% |        1711      6.91%     76.00% |        2510     10.13%     86.13% |        1717      6.93%     93.06% |        1719      6.94%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        24771                      
system.ruby.L1Cache_Controller.IM.Data   |          25      7.16%      7.16% |          26      7.45%     14.61% |          25      7.16%     21.78% |          25      7.16%     28.94% |          25      7.16%     36.10% |           0      0.00%     36.10% |           0      0.00%     36.10% |          22      6.30%     42.41% |          26      7.45%     49.86% |          25      7.16%     57.02% |          26      7.45%     64.47% |          25      7.16%     71.63% |          26      7.45%     79.08% |          26      7.45%     86.53% |          25      7.16%     93.70% |          22      6.30%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          349                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12374      7.12%      7.12% |       12593      7.24%     14.36% |       13679      7.87%     22.23% |       22431     12.90%     35.13% |       12742      7.33%     42.46% |         175      0.10%     42.56% |         175      0.10%     42.66% |       12800      7.36%     50.02% |       13467      7.75%     57.77% |        3327      1.91%     59.68% |        3464      1.99%     61.68% |        3447      1.98%     63.66% |       12501      7.19%     70.85% |       13610      7.83%     78.68% |       12443      7.16%     85.83% |       24630     14.17%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       173858                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           3     42.86%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          26      2.45%      2.45% |          27      2.54%      4.99% |          26      2.45%      7.43% |          26      2.45%      9.88% |          26      2.45%     12.32% |         350     32.93%     45.25% |         350     32.93%     78.17% |          23      2.16%     80.34% |          27      2.54%     82.88% |          26      2.45%     85.32% |          27      2.54%     87.86% |          26      2.45%     90.31% |          27      2.54%     92.85% |          27      2.54%     95.39% |          26      2.45%     97.84% |          23      2.16%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1063                      
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            1                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       83776     10.72%     10.72% |       68235      8.73%     19.45% |       28460      3.64%     23.09% |       67918      8.69%     31.78% |       48586      6.22%     38.00% |           0      0.00%     38.00% |           0      0.00%     38.00% |       48995      6.27%     44.27% |       39285      5.03%     49.29% |       18169      2.32%     51.62% |       96131     12.30%     63.92% |       77573      9.93%     73.84% |       58136      7.44%     81.28% |       39381      5.04%     86.32% |       67481      8.63%     94.96% |       39423      5.04%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       781549                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1598      6.46%      6.46% |        1501      6.07%     12.53% |        1728      6.99%     19.52% |        1367      5.53%     25.04% |        1728      6.99%     32.03% |        1425      5.76%     37.79% |        1499      6.06%     43.85% |        1418      5.73%     49.59% |        1513      6.12%     55.70% |        1299      5.25%     60.95% |        1434      5.80%     66.75% |        1432      5.79%     72.54% |        1387      5.61%     78.15% |        1450      5.86%     84.01% |        2527     10.22%     94.23% |        1427      5.77%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        24733                      
system.ruby.L2Cache_Controller.L1_GETS   |       38994      6.24%      6.24% |       38812      6.21%     12.46% |       38500      6.16%     18.62% |       39111      6.26%     24.89% |       38538      6.17%     31.06% |       38572      6.18%     37.23% |       38836      6.22%     43.45% |       39064      6.26%     49.71% |       39225      6.28%     55.99% |       38743      6.20%     62.19% |       39034      6.25%     68.44% |       39856      6.38%     74.82% |       39696      6.36%     81.18% |       39732      6.36%     87.54% |       39319      6.30%     93.84% |       38483      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       624515                      
system.ruby.L2Cache_Controller.L1_GETX   |       10836      6.22%      6.22% |       11004      6.32%     12.54% |       11048      6.34%     18.88% |       10914      6.26%     25.14% |       10950      6.29%     31.43% |       10864      6.24%     37.67% |       10831      6.22%     43.88% |       11009      6.32%     50.20% |       10854      6.23%     56.43% |       10875      6.24%     62.68% |       10883      6.25%     68.92% |       10822      6.21%     75.13% |       10793      6.20%     81.33% |       10743      6.17%     87.50% |       10866      6.24%     93.73% |       10916      6.27%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       174208                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48822      6.25%      6.25% |       48808      6.25%     12.49% |       48486      6.20%     18.70% |       48960      6.26%     24.96% |       48427      6.20%     31.16% |       48316      6.18%     37.34% |       48547      6.21%     43.55% |       48956      6.26%     49.81% |       48962      6.26%     56.08% |       48489      6.20%     62.28% |       48804      6.24%     68.53% |       49564      6.34%     74.87% |       49426      6.32%     81.19% |       49412      6.32%     87.52% |       49177      6.29%     93.81% |       48393      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       781549                      
system.ruby.L2Cache_Controller.L2_Replacement |        4992      6.32%      6.32% |        4902      6.20%     12.52% |        4946      6.26%     18.78% |        4965      6.28%     25.07% |        4881      6.18%     31.24% |        4930      6.24%     37.48% |        4894      6.19%     43.68% |        4930      6.24%     49.92% |        5017      6.35%     56.26% |        4776      6.04%     62.31% |        4940      6.25%     68.56% |        4925      6.23%     74.79% |        4959      6.28%     81.07% |        5029      6.36%     87.44% |        5019      6.35%     93.79% |        4909      6.21%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        79014                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3829      6.24%      6.24% |        3784      6.16%     12.40% |        3744      6.10%     18.50% |        3801      6.19%     24.69% |        3738      6.09%     30.77% |        3882      6.32%     37.10% |        3828      6.23%     43.33% |        3913      6.37%     49.70% |        3939      6.41%     56.12% |        3669      5.98%     62.09% |        3773      6.14%     68.24% |        3879      6.32%     74.55% |        3909      6.37%     80.92% |        3896      6.34%     87.26% |        3937      6.41%     93.68% |        3883      6.32%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        61404                      
system.ruby.L2Cache_Controller.Mem_Data  |       40277      6.26%      6.26% |       40100      6.23%     12.49% |       40086      6.23%     18.72% |       40244      6.25%     24.98% |       40009      6.22%     31.19% |       40221      6.25%     37.44% |       40174      6.24%     43.69% |       40273      6.26%     49.95% |       40430      6.28%     56.23% |       39874      6.20%     62.43% |       40141      6.24%     68.66% |       40196      6.25%     74.91% |       40341      6.27%     81.18% |       40400      6.28%     87.46% |       40433      6.28%     93.74% |       40270      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       643469                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8821      6.28%      6.28% |        8686      6.19%     12.47% |        8690      6.19%     18.66% |        8766      6.24%     24.90% |        8619      6.14%     31.04% |        8812      6.28%     37.31% |        8722      6.21%     43.52% |        8843      6.30%     49.82% |        8956      6.38%     56.20% |        8445      6.01%     62.21% |        8713      6.21%     68.42% |        8804      6.27%     74.69% |        8868      6.32%     81.00% |        8925      6.36%     87.36% |        8956      6.38%     93.74% |        8792      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       140418                      
system.ruby.L2Cache_Controller.WB_Data   |          97      4.22%      4.22% |         109      4.75%      8.97% |         127      5.53%     14.50% |         128      5.57%     20.08% |         129      5.62%     25.70% |         178      7.75%     33.45% |         172      7.49%     40.94% |         175      7.62%     48.56% |         170      7.40%     55.97% |         176      7.67%     63.63% |         166      7.23%     70.86% |         160      6.97%     77.83% |         146      6.36%     84.19% |         152      6.62%     90.81% |         106      4.62%     95.43% |         105      4.57%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2296                      
system.ruby.L2Cache_Controller.Ack       |           3      6.52%      6.52% |           1      2.17%      8.70% |           2      4.35%     13.04% |           3      6.52%     19.57% |           3      6.52%     26.09% |           5     10.87%     36.96% |           3      6.52%     43.48% |           4      8.70%     52.17% |           5     10.87%     63.04% |           1      2.17%     65.22% |           7     15.22%     80.43% |           2      4.35%     84.78% |           3      6.52%     91.30% |           1      2.17%     93.48% |           1      2.17%     95.65% |           2      4.35%    100.00%
system.ruby.L2Cache_Controller.Ack::total           46                      
system.ruby.L2Cache_Controller.Ack_all   |         665      6.34%      6.34% |         687      6.55%     12.90% |         716      6.83%     19.73% |         630      6.01%     25.73% |         675      6.44%     32.17% |         709      6.76%     38.94% |         673      6.42%     45.35% |         657      6.27%     51.62% |         709      6.76%     58.38% |         515      4.91%     63.30% |         588      5.61%     68.90% |         638      6.09%     74.99% |         624      5.95%     80.94% |         628      5.99%     86.93% |         735      7.01%     93.94% |         635      6.06%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        10484                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.97%      3.97% |          70      3.97%      7.95% |          98      5.56%     13.51% |          98      5.56%     19.07% |          98      5.56%     24.63% |         140      7.95%     32.58% |         140      7.95%     40.52% |         140      7.95%     48.47% |         138      7.83%     56.30% |         138      7.83%     64.13% |         134      7.60%     71.74% |         134      7.60%     79.34% |         112      6.36%     85.70% |         112      6.36%     92.05% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1762                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49788      6.24%      6.24% |       49774      6.24%     12.48% |       49478      6.20%     18.69% |       49954      6.26%     24.95% |       49418      6.20%     31.14% |       49352      6.19%     37.33% |       49583      6.22%     43.55% |       49989      6.27%     49.81% |       49987      6.27%     56.08% |       49522      6.21%     62.29% |       49839      6.25%     68.54% |       50600      6.34%     74.88% |       50433      6.32%     81.20% |       50419      6.32%     87.53% |       50143      6.29%     93.81% |       49357      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       797636                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1369      6.42%      6.42% |        1365      6.41%     12.83% |        1504      7.06%     19.89% |        1308      6.14%     26.03% |        1353      6.35%     32.37% |        1351      6.34%     38.71% |        1282      6.02%     44.73% |        1300      6.10%     50.83% |        1368      6.42%     57.25% |        1167      5.48%     62.73% |        1252      5.88%     68.60% |        1274      5.98%     74.58% |        1233      5.79%     80.37% |        1308      6.14%     86.50% |        1529      7.18%     93.68% |        1347      6.32%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21310                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29342      6.26%      6.26% |       29087      6.21%     12.47% |       28899      6.17%     18.64% |       29299      6.25%     24.89% |       29028      6.20%     31.09% |       29241      6.24%     37.33% |       29264      6.25%     43.57% |       29339      6.26%     49.84% |       29479      6.29%     56.13% |       29163      6.22%     62.35% |       29304      6.25%     68.61% |       29361      6.27%     74.87% |       29561      6.31%     81.18% |       29509      6.30%     87.48% |       29317      6.26%     93.74% |       29335      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       468528                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9566      6.23%      6.23% |        9648      6.28%     12.51% |        9683      6.30%     18.81% |        9637      6.27%     25.08% |        9628      6.27%     31.35% |        9629      6.27%     37.62% |        9628      6.27%     43.88% |        9634      6.27%     50.15% |        9583      6.24%     56.39% |        9544      6.21%     62.60% |        9585      6.24%     68.84% |        9561      6.22%     75.07% |        9547      6.21%     81.28% |        9583      6.24%     87.52% |        9587      6.24%     93.76% |        9588      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       153631                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         215      6.39%      6.39% |         136      4.04%     10.42% |         224      6.65%     17.08% |          59      1.75%     18.83% |         375     11.14%     29.97% |          74      2.20%     32.17% |         217      6.44%     38.61% |         118      3.50%     42.11% |         131      3.89%     46.01% |         118      3.50%     49.51% |         182      5.41%     54.92% |         158      4.69%     59.61% |         154      4.57%     64.18% |         142      4.22%     68.40% |         984     29.22%     97.62% |          80      2.38%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3367                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     36.84%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |          10     26.32%     63.16% |          14     36.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.93%      3.93% |          14      3.93%      7.87% |          28      7.87%     15.73% |          28      7.87%     23.60% |          28      7.87%     31.46% |          28      7.87%     39.33% |          28      7.87%     47.19% |          28      7.87%     55.06% |          27      7.58%     62.64% |          27      7.58%     70.22% |          25      7.02%     77.25% |          25      7.02%     84.27% |          14      3.93%     88.20% |          14      3.93%     92.13% |          14      3.93%     96.07% |          14      3.93%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          356                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           3      6.52%      6.52% |           1      2.17%      8.70% |           2      4.35%     13.04% |           3      6.52%     19.57% |           3      6.52%     26.09% |           5     10.87%     36.96% |           3      6.52%     43.48% |           4      8.70%     52.17% |           5     10.87%     63.04% |           1      2.17%     65.22% |           7     15.22%     80.43% |           2      4.35%     84.78% |           3      6.52%     91.30% |           1      2.17%     93.48% |           1      2.17%     95.65% |           2      4.35%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           46                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         656      6.33%      6.33% |         682      6.58%     12.92% |         709      6.85%     19.76% |         620      5.99%     25.75% |         665      6.42%     32.17% |         700      6.76%     38.93% |         665      6.42%     45.35% |         647      6.25%     51.60% |         697      6.73%     58.33% |         513      4.95%     63.28% |         572      5.52%     68.80% |         632      6.10%     74.91% |         614      5.93%     80.83% |         622      6.01%     86.84% |         731      7.06%     93.90% |         632      6.10%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total        10357                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        9582      6.21%      6.21% |        9655      6.26%     12.48% |        9489      6.15%     18.63% |        9714      6.30%     24.93% |        9412      6.10%     31.04% |        9191      5.96%     37.00% |        9432      6.12%     43.11% |        9585      6.22%     49.33% |        9598      6.22%     55.55% |        9428      6.11%     61.67% |        9596      6.22%     67.89% |       10361      6.72%     74.61% |       10023      6.50%     81.11% |       10111      6.56%     87.67% |        9932      6.44%     94.11% |        9078      5.89%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       154187                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1256      6.21%      6.21% |        1342      6.64%     12.85% |        1337      6.61%     19.47% |        1248      6.17%     25.64% |        1294      6.40%     32.05% |        1207      5.97%     38.02% |        1175      5.81%     43.83% |        1347      6.66%     50.49% |        1243      6.15%     56.64% |        1303      6.45%     63.09% |        1270      6.28%     69.37% |        1233      6.10%     75.47% |        1232      6.10%     81.57% |        1146      5.67%     87.24% |        1265      6.26%     93.50% |        1314      6.50%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20212                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4981      6.32%      6.32% |        4896      6.21%     12.52% |        4934      6.26%     18.78% |        4950      6.28%     25.06% |        4870      6.18%     31.23% |        4919      6.24%     37.47% |        4884      6.19%     43.66% |        4919      6.24%     49.90% |        5004      6.35%     56.24% |        4773      6.05%     62.30% |        4924      6.24%     68.54% |        4917      6.23%     74.78% |        4950      6.28%     81.05% |        5024      6.37%     87.42% |        5015      6.36%     93.78% |        4904      6.22%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        78864                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3148      6.23%      6.23% |        3064      6.06%     12.29% |        3011      5.96%     18.25% |        3156      6.25%     24.50% |        3043      6.02%     30.52% |        3146      6.23%     36.74% |        3133      6.20%     42.94% |        3232      6.40%     49.34% |        3211      6.35%     55.69% |        3119      6.17%     61.86% |        3169      6.27%     68.13% |        3223      6.38%     74.51% |        3260      6.45%     80.96% |        3233      6.40%     87.36% |        3170      6.27%     93.63% |        3218      6.37%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        50536                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.97%      3.97% |          70      3.97%      7.95% |          98      5.56%     13.51% |          98      5.56%     19.07% |          98      5.56%     24.63% |         140      7.95%     32.58% |         140      7.95%     40.52% |         140      7.95%     48.47% |         138      7.83%     56.30% |         138      7.83%     64.13% |         134      7.60%     71.74% |         134      7.60%     79.34% |         112      6.36%     85.70% |         112      6.36%     92.05% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1762                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           3     37.50%     62.50% |           3     37.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48822      6.25%      6.25% |       48808      6.25%     12.49% |       48486      6.20%     18.70% |       48960      6.26%     24.96% |       48427      6.20%     31.16% |       48316      6.18%     37.34% |       48547      6.21%     43.55% |       48956      6.26%     49.81% |       48962      6.26%     56.08% |       48489      6.20%     62.28% |       48804      6.24%     68.53% |       49564      6.34%     74.87% |       49426      6.32%     81.19% |       49412      6.32%     87.52% |       49177      6.29%     93.81% |       48393      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       781549                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           8      7.69%      7.69% |           5      4.81%     12.50% |          10      9.62%     22.12% |          12     11.54%     33.65% |           8      7.69%     41.35% |           6      5.77%     47.12% |           7      6.73%     53.85% |           7      6.73%     60.58% |           8      7.69%     68.27% |           2      1.92%     70.19% |           9      8.65%     78.85% |           6      5.77%     84.62% |           6      5.77%     90.38% |           4      3.85%     94.23% |           3      2.88%     97.12% |           3      2.88%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          104                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          25      4.89%      4.89% |          38      7.44%     12.33% |          24      4.70%     17.03% |          25      4.89%     21.92% |          30      5.87%     27.79% |          36      7.05%     34.83% |          30      5.87%     40.70% |          34      6.65%     47.36% |          31      6.07%     53.42% |          37      7.24%     60.67% |          32      6.26%     66.93% |          24      4.70%     71.62% |          35      6.85%     78.47% |          41      8.02%     86.50% |          36      7.05%     93.54% |          33      6.46%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          511                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8821      6.28%      6.28% |        8686      6.19%     12.47% |        8690      6.19%     18.66% |        8766      6.24%     24.90% |        8619      6.14%     31.04% |        8812      6.28%     37.31% |        8722      6.21%     43.52% |        8843      6.30%     49.82% |        8956      6.38%     56.20% |        8445      6.01%     62.21% |        8713      6.21%     68.42% |        8804      6.27%     74.69% |        8868      6.32%     81.00% |        8925      6.36%     87.36% |        8956      6.38%     93.74% |        8792      6.26%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       140418                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      4.55%      4.55% |           4      9.09%     13.64% |           5     11.36%     25.00% |           5     11.36%     36.36% |           3      6.82%     43.18% |           4      9.09%     52.27% |           3      6.82%     59.09% |           3      6.82%     65.91% |           3      6.82%     72.73% |           1      2.27%     75.00% |           2      4.55%     79.55% |           3      6.82%     86.36% |           2      4.55%     90.91% |           1      2.27%     93.18% |           1      2.27%     95.45% |           2      4.55%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           44                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           6     10.00%     10.00% |           1      1.67%     11.67% |           5      8.33%     20.00% |           7     11.67%     31.67% |           5      8.33%     40.00% |           2      3.33%     43.33% |           4      6.67%     50.00% |           4      6.67%     56.67% |           5      8.33%     65.00% |           1      1.67%     66.67% |           7     11.67%     78.33% |           3      5.00%     83.33% |           4      6.67%     90.00% |           3      5.00%     95.00% |           2      3.33%     98.33% |           1      1.67%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           60                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          25      5.10%      5.10% |          35      7.14%     12.24% |          24      4.90%     17.14% |          25      5.10%     22.24% |          28      5.71%     27.96% |          34      6.94%     34.90% |          29      5.92%     40.82% |          32      6.53%     47.35% |          29      5.92%     53.27% |          37      7.55%     60.82% |          30      6.12%     66.94% |          23      4.69%     71.63% |          32      6.53%     78.16% |          39      7.96%     86.12% |          35      7.14%     93.27% |          33      6.73%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          490                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           3     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           2      9.52%     23.81% |           2      9.52%     33.33% |           1      4.76%     38.10% |           2      9.52%     47.62% |           2      9.52%     57.14% |           0      0.00%     57.14% |           2      9.52%     66.67% |           1      4.76%     71.43% |           3     14.29%     85.71% |           2      9.52%     95.24% |           1      4.76%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           21                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         656      6.33%      6.33% |         682      6.58%     12.92% |         709      6.85%     19.76% |         620      5.99%     25.75% |         665      6.42%     32.17% |         700      6.76%     38.93% |         665      6.42%     45.35% |         647      6.25%     51.60% |         697      6.73%     58.33% |         513      4.95%     63.28% |         572      5.52%     68.80% |         632      6.10%     74.91% |         614      5.93%     80.83% |         622      6.01%     86.84% |         731      7.06%     93.90% |         632      6.10%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total        10357                      
system.ruby.L2Cache_Controller.S_I.Ack   |           3      6.52%      6.52% |           1      2.17%      8.70% |           2      4.35%     13.04% |           3      6.52%     19.57% |           3      6.52%     26.09% |           5     10.87%     36.96% |           3      6.52%     43.48% |           4      8.70%     52.17% |           5     10.87%     63.04% |           1      2.17%     65.22% |           7     15.22%     80.43% |           2      4.35%     84.78% |           3      6.52%     91.30% |           1      2.17%     93.48% |           1      2.17%     95.65% |           2      4.35%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           46                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           3      6.52%      6.52% |           1      2.17%      8.70% |           2      4.35%     13.04% |           3      6.52%     19.57% |           3      6.52%     26.09% |           5     10.87%     36.96% |           3      6.52%     43.48% |           4      8.70%     52.17% |           5     10.87%     63.04% |           1      2.17%     65.22% |           7     15.22%     80.43% |           2      4.35%     84.78% |           3      6.52%     91.30% |           1      2.17%     93.48% |           1      2.17%     95.65% |           2      4.35%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           46                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29342      6.26%      6.26% |       29087      6.21%     12.47% |       28899      6.17%     18.64% |       29299      6.25%     24.89% |       29028      6.20%     31.09% |       29241      6.24%     37.33% |       29264      6.25%     43.57% |       29339      6.26%     49.84% |       29479      6.29%     56.13% |       29163      6.22%     62.35% |       29304      6.25%     68.61% |       29361      6.27%     74.87% |       29561      6.31%     81.18% |       29509      6.30%     87.48% |       29317      6.26%     93.74% |       29335      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       468528                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1369      6.42%      6.42% |        1365      6.41%     12.83% |        1504      7.06%     19.89% |        1308      6.14%     26.03% |        1353      6.35%     32.37% |        1351      6.34%     38.71% |        1282      6.02%     44.73% |        1300      6.10%     50.83% |        1368      6.42%     57.25% |        1167      5.48%     62.73% |        1252      5.88%     68.60% |        1274      5.98%     74.58% |        1233      5.79%     80.37% |        1308      6.14%     86.50% |        1529      7.18%     93.68% |        1347      6.32%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21310                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9566      6.23%      6.23% |        9648      6.28%     12.51% |        9683      6.30%     18.81% |        9637      6.27%     25.08% |        9628      6.27%     31.35% |        9629      6.27%     37.62% |        9628      6.27%     43.88% |        9634      6.27%     50.15% |        9583      6.24%     56.39% |        9544      6.21%     62.60% |        9585      6.24%     68.84% |        9561      6.22%     75.07% |        9547      6.21%     81.28% |        9583      6.24%     87.52% |        9587      6.24%     93.76% |        9588      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       153631                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.93%      3.93% |          42      3.93%      7.85% |          70      6.54%     14.39% |          56      5.23%     19.63% |          56      5.23%     24.86% |          84      7.85%     32.71% |          84      7.85%     40.56% |          84      7.85%     48.41% |          83      7.76%     56.17% |          83      7.76%     63.93% |          81      7.57%     71.50% |          81      7.57%     79.07% |          70      6.54%     85.61% |          70      6.54%     92.15% |          42      3.93%     96.07% |          42      3.93%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1070                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49746      6.25%      6.25% |       49732      6.24%     12.49% |       49408      6.20%     18.69% |       49898      6.26%     24.96% |       49362      6.20%     31.15% |       49268      6.19%     37.34% |       49499      6.21%     43.55% |       49905      6.27%     49.82% |       49904      6.26%     56.08% |       49439      6.21%     62.29% |       49758      6.25%     68.53% |       50519      6.34%     74.88% |       50363      6.32%     81.20% |       50349      6.32%     87.52% |       50101      6.29%     93.81% |       49315      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       796566                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.01%      4.01% |          70      4.01%      8.02% |          96      5.50%     13.52% |          98      5.62%     19.14% |          95      5.44%     24.58% |         138      7.91%     32.49% |         139      7.97%     40.46% |         137      7.85%     48.31% |         137      7.85%     56.16% |         136      7.79%     63.95% |         134      7.68%     71.63% |         134      7.68%     79.31% |         110      6.30%     85.62% |         112      6.42%     92.03% |          70      4.01%     96.05% |          69      3.95%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1745                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     11.76%     11.76% |           0      0.00%     11.76% |           3     17.65%     29.41% |           2     11.76%     41.18% |           1      5.88%     47.06% |           3     17.65%     64.71% |           1      5.88%     70.59% |           2     11.76%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           2     11.76%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           17                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     11.76%     11.76% |           0      0.00%     11.76% |           3     17.65%     29.41% |           2     11.76%     41.18% |           1      5.88%     47.06% |           3     17.65%     64.71% |           1      5.88%     70.59% |           2     11.76%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           2     11.76%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           17                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.01%      4.01% |          70      4.01%      8.02% |          96      5.50%     13.52% |          98      5.62%     19.14% |          95      5.44%     24.58% |         138      7.91%     32.49% |         139      7.97%     40.46% |         137      7.85%     48.31% |         137      7.85%     56.16% |         136      7.79%     63.95% |         134      7.68%     71.63% |         134      7.68%     79.31% |         110      6.30%     85.62% |         112      6.42%     92.03% |          70      4.01%     96.05% |          69      3.95%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1745                      

---------- End Simulation Statistics   ----------
