Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'addra' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_vga
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vga_ctrl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.vga_rom
Compiling module xil_defaultlib.tb_all_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_all_behav
