
AVRASM ver. 2.2.8  C:\Programacion-de-Microcontroladores\Proyecto1_PrograDeMicros\ProyectoReloj328P\ProyectoReloj328P\main.asm Sun Mar 16 12:04:58 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; ProyectoReloj328P.asm
                                 ;
                                 ; Created: 20/02/2025 22:52:46
                                 ; Author : Mario Alejandro Betancourt Franco
                                 ;
                                 
                                 
                                 // --------------------------------------------------------------------
                                 // | DIRECTIVAS DEL ENSAMBLADOR                                       |
                                 // --------------------------------------------------------------------
                                 
                                 ; Iniciar el cdigo
                                 .cseg		
                                 .org	0x0000
000000 c53b                      	RJMP	START
                                 
                                 ; Interrupciones PIN CHANGE
                                 .org PCI0addr
000006 c5c5                      	RJMP PCINT_ISR		; Vector de interrupcin de Pin Change
                                 
                                 ; Interrupciones por overflow de TIMER0 (Modo Normal)
                                 .org OVF0addr				; Vector de interrupcin para TIMER0_OVF
000020 c5d2                          RJMP TIMER0_ISR			; Saltar a la rutina de interrupcin
                                 
                                 ; Interrupciones por overflow de TIMER1 (Modo Normal)
                                 .org OVF1addr				; Vector de interrupcin para TIMER1_OVF
00001a c5e7                          RJMP TIMER1_ISR			; Saltar a la rutina de interrupcin
                                 
                                 ; Interrupciones por overflow de TIMER2 (Modo Normal)
                                 .org OVF2addr				; Vector de interrupcin para TIMER2_OVF
000012 c625                          RJMP TIMER2_ISR			; Saltar a la rutina de interrupcin
                                 
                                 // --------------------------------------------------------------------
                                 // | DEFINICIONES DE REGISTROS DE USO COMN Y CONSTANTES DE ASSEMBLER |
                                 // --------------------------------------------------------------------
                                 
                                 // Constantes para Timer0
                                 .equ	PRESCALER0 = (1<<CS01) | (1<<CS00)				; Prescaler de TIMER0 (1024)
                                 .equ	TIMER_START0 = 251								; Valor inicial del Timer0 (10 ms)
                                 
                                 // Constantes para Timer1
                                 .equ	PRESCALER1 = (1<<CS11) | (1<<CS10)				; Prescaler de TIMER1 (1024)
                                 .equ	TIMER_START1 = 65438							; Valor inicial de TIMER1 (60s)
                                 ; Para hacer pruebas usar 65438
                                 ; Para medicin de tiempo real usar 6942
                                 
                                 // Constantes para Timer2
                                 .equ	PRESCALER2 = (1<<CS22) | (1<<CS21) | (1<<CS20)	; Prescaler de TIMER2 (1024)
                                 .equ	TIMER_START2 = 158								; Valor inicial de TIMER2 (100 ms)
                                 
                                 // Mquina de estados finitos
                                 .equ	MINUTE_CHANGE =	0X01							; Estado CambiarMinutos
                                 .equ	HOUR_CHANGE = 0X02 								; Estado CambiarHoras
                                 .equ	DAY_CHANGE = 0X04								; Estado CambiarDias
                                 .equ	MONTH_CHANGE = 0X08								; Estado CambiarMeses
                                 .equ	ALARM_STATE	= 0X10								; Modo Alarma
                                 
                                 // Constantes de Lookup Table
                                 .equ	T0 = 0b1110111
                                 .equ	T1 = 0b1000100
                                 .equ	T2 = 0b1101011
                                 .equ	T3 = 0b1101101
                                 .equ	T4 = 0b1011100
                                 .equ	T5 = 0b0111101
                                 .equ	T6 = 0b0111111
                                 .equ	T7 = 0b1100100
                                 .equ	T8 = 0b1111111
                                 .equ	T9 = 0b1111100 
                                 
                                 // R16 y R17 quedan como registros temporales
                                 
                                 
                                 // Registros inferiores
                                 .def	T2_AUX_COUNT = R2
                                 
                                 // R16, R17 se utilizan como registros de uso comn
                                 
                                 // Registros auxiliares
                                 .def	MINUTE_COUNT = R18
                                 .def	HOUR_COUNT = R19
                                 .def	DAY_COUNT = R20
                                 .def	MONTH_COUNT = R21
                                 .def	OUT_PORTD = R22									; Salida de PORTD
                                 .def	MUX_SIGNAL = R23								; Salida de PORTC (Multiplexado de seal)
                                 .def	STATE = R24										; Registro de Estado
                                 
                                 // No podemos usar registros ms all del 24 porque son los punteros X, Y y Z
                                 
                                 // --------------------------------------------------------------------
                                 // | TABLAS															  |
                                 // --------------------------------------------------------------------
                                 
                                 // Definir la tabla en la memoria FLASH (Nmeros del 1 al 10 en display de 7 segmentos)
                                 .org	0x500
                                 TABLA:
000500 7777
000501 4477
000502 6b77
000503 6d77
000504 5c77
000505 3d77
000506 3f77
000507 6477
000508 7f77
000509 7c77                      	.db T0, T0, T0, T1, T0, T2, T0, T3, T0, T4, T0, T5, T0, T6, T0, T7, T0, T8, T0, T9
00050a 7744
00050b 4444
00050c 6b44
00050d 6d44
00050e 5c44
00050f 3d44
000510 3f44
000511 6444
000512 7f44
000513 7c44                      	.db T1, T0, T1, T1, T1, T2, T1, T3, T1, T4, T1, T5, T1, T6, T1, T7, T1, T8, T1, T9
000514 776b
000515 446b
000516 6b6b
000517 6d6b
000518 5c6b
000519 3d6b
00051a 3f6b
00051b 646b
00051c 7f6b
00051d 7c6b                      	.db T2, T0, T2, T1, T2, T2, T2, T3, T2, T4, T2, T5, T2, T6, T2, T7, T2, T8, T2, T9
00051e 776d
00051f 446d
000520 6b6d
000521 6d6d
000522 5c6d
000523 3d6d
000524 3f6d
000525 646d
000526 7f6d
000527 7c6d                      	.db T3, T0, T3, T1, T3, T2, T3, T3, T3, T4, T3, T5, T3, T6, T3, T7, T3, T8, T3, T9
000528 775c
000529 445c
00052a 6b5c
00052b 6d5c
00052c 5c5c
00052d 3d5c
00052e 3f5c
00052f 645c
000530 7f5c
000531 7c5c                      	.db T4, T0, T4, T1, T4, T2, T4, T3, T4, T4, T4, T5, T4, T6, T4, T7, T4, T8, T4, T9
000532 773d
000533 443d
000534 6b3d
000535 6d3d
000536 5c3d
000537 3d3d
000538 3f3d
000539 643d
00053a 7f3d
00053b 7c3d                      	.db T5, T0, T5, T1, T5, T2, T5, T3, T5, T4, T5, T5, T5, T6, T5, T7, T5, T8, T5, T9
                                 // Quin tiene tiempo para hacer tantas comparaciones? Mejor hagamos una buena lookup table
                                 // Importante observar que para apuntar a las unidades es necesario usar el doble de un registro
                                 
                                 
                                 // --------------------------------------------------------------------
                                 // | SETUP															  |
                                 // --------------------------------------------------------------------
                                 
                                 START:
                                 	// - CONFIGURACIN DE LA PILA - 
                                 	// Hacemos que el puntero de la pila apunte hacia el final de la RAM
00053c ef0f                      	LDI		R16, LOW(RAMEND)
00053d bf0d                      	OUT		SPL, R16
00053e e008                      	LDI		R16, HIGH(RAMEND)
00053f bf0e                      	OUT		SPH, R16
                                 
                                 	// - INICIALIZACIN DE TABLAS -
000540 e0e0                      	LDI		ZL, LOW(TABLA << 1)
000541 e0fa                      	LDI		ZH, HIGH(TABLA << 1)
000542 9164                      	LPM		OUT_PORTD, Z
000543 b96b                      	OUT		PORTD, OUT_PORTD
                                 	
                                 	// - CONFIGURACIN DE PINES -
                                 	// Configurar los pines PB1-PB4 de PORTB como entradas (Habilitar pull-ups)
000544 e10f                      	LDI		R16, (1 << PB0) | (1 << PB1)  | (1 << PB2) | (1 << PB3) | (1 << PB4)
000545 b905                      	OUT		PORTB, R16
                                 
                                 	// Configurar el pin PB5 como una salida
000546 e200                      	LDI		R16, (1 << PB5)
000547 b904                      	OUT		DDRB, R16
000548 982d                      	CBI		PORTB, PB5
                                 
                                 	// Configurar todos los pines de PORTC como salidas
000549 ef0f                      	LDI		R16, 0XFF
00054a b907                      	OUT		DDRC, R16
00054b e000                      	LDI		R16, 0X00
00054c b908                      	OUT		PORTC, R16
                                 
                                 	// Configurar los pines de PORTD como salidas
00054d ef0f                      	LDI		R16, 0XFF
00054e b90a                      	OUT		DDRD, R16
00054f ef0f                      	LDI		R16, 0XFF
000550 b90b                      	OUT		PORTD, R16
                                 
                                 	// - CONFIGURACIN DEL RELOJ DE SISTEMA - (fclk = 1 MHz)
000551 e800                      	LDI		R16, (1 << CLKPCE)
000552 9300 0061                 	STS		CLKPR, R16
000554 e004                      	LDI		R16, (1 << CLKPS2)
000555 9300 0061                 	STS		CLKPR, R16
                                 	
                                 
                                 	// - HABILITACIN DE INTERRUPCIONES PC -
000557 e001                      	LDI		R16, (1 << PCIE0)																	// Habilitar interrupciones PC en PORTB
000558 9300 0068                 	STS		PCICR, R16
00055a e10f                      	LDI		R16, (1 << PCINT0) | (1 << PCINT1) | (1 << PCINT2) | (1 << PCINT3) | (1 << PCINT4)	// Habilitar Interrupciones en PB1-PB4
00055b 9300 006b                 	STS		PCMSK0, R16
                                 	
                                 	// - REINICIAR TIMERS Y HABILITAR INTERRUPCIONES POR OVERFLOWS DE TIMERS -
00055d 940e 05ad                 	CALL	RESET_TIMER0
00055f 940e 05b5                 	CALL	RESET_TIMER1
000561 940e 05c2                 	CALL	RESET_TIMER2
                                 
                                 	// - HABILITACIN DE INTERRUPCIONES GLOBALES -
000563 9478                      	SEI
                                 
                                 	// - INICIALIZACIN DE REGISTROS -
000564 2422                      	CLR		T2_AUX_COUNT
000565 e071                      	LDI		MUX_SIGNAL, 0X01
000566 2722                      	CLR		MINUTE_COUNT
000567 2733                      	CLR		HOUR_COUNT
000568 e041                      	LDI		DAY_COUNT, 1
000569 e051                      	LDI		MONTH_COUNT,1
00056a e081                      	LDI		STATE, 1										; Registro de Estado
                                 
                                 // --------------------------------------------------------------------
                                 // | MAINLOOP														  |
                                 // --------------------------------------------------------------------
                                 
                                 MAINLOOP:
                                 	// Realizar multiplexado de seales a transistores
00056b 940e 0573                 	CALL	MULTIPLEXADO
00056d b908                      	OUT		PORTC, R16
00056e 940e 0583                 	CALL	MODE_OUTPUT
000570 940e 059d                 	CALL	LOOKUP_TABLE
                                 
                                 	// Mostrar nmero en PORTD
000572 cff8                      	RJMP	MAINLOOP
                                 
                                 
                                 // --------------------------------------------------------------------
                                 // | RUTINA NO DE INTERRUPCIN 1 - MULTIPLEXADO						  |
                                 // --------------------------------------------------------------------
                                 // - ACTUALIZAR DISPLAYS -
                                 MULTIPLEXADO:
000573 3071                      	CPI		MUX_SIGNAL, 0X01
000574 f031                      	BREQ	MUX_DISPLAY4
000575 3072                      	CPI		MUX_SIGNAL, 0X02
000576 f031                      	BREQ	MUX_DISPLAY3
000577 3074                      	CPI		MUX_SIGNAL, 0X04
000578 f031                      	BREQ	MUX_DISPLAY2
000579 3078                      	CPI		MUX_SIGNAL, 0X08
00057a f031                      	BREQ	MUX_DISPLAY1
                                 
                                 // ENCENDER DISPLAYS
                                 MUX_DISPLAY4:
00057b e001                      	LDI		R16, 0X01
00057c 9508                      	RET
                                 
                                 MUX_DISPLAY3:
00057d e002                      	LDI		R16, 0X02
00057e 9508                      	RET
                                 
                                 MUX_DISPLAY2:
00057f e004                      	LDI		R16, 0X04
000580 9508                      	RET
                                 
                                 MUX_DISPLAY1:
000581 e008                      	LDI		R16, 0X08
000582 9508                      	RET
                                 
                                 // --------------------------------------------------------------------
                                 // | RUTINA NO DE INTERRUPCIN 2 - MODE_OUTPUT						  |
                                 // --------------------------------------------------------------------
                                 // CONFIGURACION DE MODOS (Escoger salidas)
                                 MODE_OUTPUT:
000583 3071                      	CPI		MUX_SIGNAL, 0X01
000584 f031                      	BREQ	MODE_DISPLAY43
000585 3072                      	CPI		MUX_SIGNAL, 0X02
000586 f021                      	BREQ	MODE_DISPLAY43
000587 3074                      	CPI		MUX_SIGNAL, 0X04
000588 f059                      	BREQ	MODE_DISPLAY21
000589 3078                      	CPI		MUX_SIGNAL, 0X08
00058a f049                      	BREQ	MODE_DISPLAY21
                                 
                                 // Salida a displays 4 y 3
                                 MODE_DISPLAY43:
00058b fd80                      	SBRC	STATE, 0
00058c 2f63                      	MOV		OUT_PORTD, HOUR_COUNT
00058d fd81                      	SBRC	STATE, 1
00058e 2f63                      	MOV		OUT_PORTD, HOUR_COUNT
00058f fd82                      	SBRC	STATE, 2
000590 2f65                      	MOV		OUT_PORTD, MONTH_COUNT
000591 fd83                      	SBRC	STATE, 3
000592 2f65                      	MOV		OUT_PORTD, MONTH_COUNT
000593 9508                      	RET
                                 
                                 // Salida a displays 2 y 1
                                 MODE_DISPLAY21:
000594 fd81                      	SBRC	STATE, 1
000595 2f62                      	MOV		OUT_PORTD, MINUTE_COUNT
000596 fd82                      	SBRC	STATE, 2
000597 2f62                      	MOV		OUT_PORTD, MINUTE_COUNT
000598 fd83                      	SBRC	STATE, 3
000599 2f64                      	MOV		OUT_PORTD, DAY_COUNT
00059a fd84                      	SBRC	STATE, 4
00059b 2f64                      	MOV		OUT_PORTD, DAY_COUNT
00059c 9508                      	RET
                                 
                                 ; Si se debe mostrar la salida en DISPLAYS 3 y 4, mostrar horas y meses
                                 ; Si se debe mostrar la salida en DISPLAYS 2 y 1, mostrar minutos y das
                                 
                                 // --------------------------------------------------------------------
                                 // | RUTINA NO DE INTERRUPCIN 2 - LOOKUP_TABLE						  |
                                 // --------------------------------------------------------------------
                                 
                                 // LOOKUP TABLE
                                 LOOKUP_TABLE:
                                 	// Guardar bit 7 de PORTD en el Bit T del SREG
00059d b11b                      	IN		R17, PORTD
00059e fb17                      	BST		R17, 7
                                 	
                                 	// Sacar dato de tabla
00059f e0fa                      	LDI		ZH, HIGH(TABLA<<1)
0005a0 e0e0                      	LDI		ZL, LOW(TABLA<<1)
                                 
                                 	// Obtener direccin de tabla (Duplicando OUT_PORTD)
0005a1 2f06                      	MOV		R16, OUT_PORTD
0005a2 0f06                      	ADD		R16, OUT_PORTD
                                 
                                 	// Incrementar puntero Z en 2*OUT_PORTD
0005a3 0fe0                      	ADD		ZL, R16
                                 
                                 	// Sacar el primer dgitooo
0005a4 9104                      	LPM		R16, Z
                                 	
                                 	// Si MUX_SIGNAL es 0x04 o 0x08 sacar el siguiente nmero
0005a5 fd71                      	SBRC	MUX_SIGNAL, 1
0005a6 95e3                      	INC		ZL
0005a7 fd73                      	SBRC	MUX_SIGNAL, 3
0005a8 95e3                      	INC		ZL
0005a9 9104                      	LPM		R16, Z
                                 
                                 	// Cargar bit de leds intermitentes
0005aa f907                      	BLD		R16, 7
                                 
                                 	// Mostrar en PORTD
0005ab b90b                      	OUT		PORTD, R16
                                 
0005ac 9508                      	RET
                                 
                                 // --------------------------------------------------------------------
                                 // | RUTINAS NO DE INTERRUPCIN 3-5 : REINICIO DE TIMERS			  |
                                 // --------------------------------------------------------------------
                                 // Reiniciar Timer0
                                 RESET_TIMER0:
                                 	// - PRESCALER Y VALOR INICIAL -
0005ad e003                      	LDI     R16, PRESCALER0
0005ae bd05                          OUT     TCCR0B, R16
0005af ef0b                          LDI     R16, TIMER_START0
0005b0 bd06                          OUT     TCNT0, R16
                                 
                                 	// - HABILITACIN DE INTERRUPCIONES POR OVERFLOW EN TIMER0 -
0005b1 e001                      	LDI		R16, (1 << TOIE0)
0005b2 9300 006e                 	STS		TIMSK0, R16
0005b4 9508                      	RET
                                 
                                 
                                 // - REINICIAR TIMER1 -
                                 RESET_TIMER1:
                                 	// - PRESCALER Y VALOR INICIAL -
0005b5 e003                      	LDI     R16, PRESCALER1
0005b6 9300 0081                     STS     TCCR1B, R16
0005b8 e90e                          LDI     R16, LOW(TIMER_START1)
0005b9 9300 0084                     STS     TCNT1L, R16
0005bb ef0f                      	LDI     R16, HIGH(TIMER_START1)
0005bc 9300 0085                     STS     TCNT1H, R16
                                 
                                 	// - HABILITACIN DE INTERRUPCIONES POR OVERFLOW EN TIMER1 -
0005be e001                      	LDI		R16, (1 << TOIE1)
0005bf 9300 006f                 	STS		TIMSK1, R16
0005c1 9508                      	RET
                                 
                                 // - REINICIAR TIMER2 -
                                 RESET_TIMER2:
                                 	// - PRESCALER Y VALOR INICIAL -
0005c2 e007                      	LDI     R16, PRESCALER2
0005c3 9300 00b1                     STS     TCCR2B, R16
0005c5 e90e                          LDI     R16, TIMER_START2
0005c6 9300 00b2                     STS     TCNT2, R16
                                 
                                 	// - HABILITACIN DE INTERRUPCIONES POR OVERFLOW EN TIMER2 -
0005c8 e001                      	LDI		R16, (1 << TOIE2)
0005c9 9300 0070                 	STS		TIMSK2, R16
0005cb 9508                      	RET
                                 
                                 // --------------------------------------------------------------------
                                 // | RUTINAS DE INTERRUPCIN POR CAMBIO EN PINES					  |															  |
                                 // --------------------------------------------------------------------
                                 PCINT_ISR:
0005cc 930f                      	PUSH	R16
0005cd b70f                      	IN		R16, SREG
0005ce 930f                      	PUSH	R16
                                 
                                 	// Decrementar contador con botones
0005cf 9918                      	SBIC	PINB, PB0
0005d0 940c 05eb                 	JMP		DECREMENTAR_PC
                                 
                                 	// Incrementar contador con botones
0005d2 9919                      	SBIC	PINB, PB1
0005d3 940c 05ed                 	JMP		INCREMENTAR_PC
                                 
                                 	// Cambiar Estados
0005d5 991a                      	SBIC	PINB, PB2
0005d6 940c 05da                 	JMP		CAMBIAR_ESTADOS
                                 	
                                 	// Si no se detecta nada, ir al final
0005d8 940c 05ef                 	JMP		END_PC_ISR
                                 	
                                 
                                 CAMBIAR_ESTADOS:
                                 	// Leer el SREG
0005da b70f                      	IN		R16, SREG
                                 
                                 	// Cambiar Minutos -> Cambiar Horas
0005db 3081                      	CPI		STATE, MINUTE_CHANGE
0005dc fd01                      	SBRC	R16, SREG_Z
0005dd e082                      	LDI		STATE, HOUR_CHANGE
                                 
                                 	// Cambiar Horas -> Cambiar Dias
0005de 3082                      	CPI		STATE, HOUR_CHANGE
0005df fd01                      	SBRC	R16, SREG_Z
0005e0 e084                      	LDI		STATE, DAY_CHANGE
                                 
                                 	// Cambiar Dias -> Cambiar Meses
0005e1 3084                      	CPI		STATE, DAY_CHANGE
0005e2 fd01                      	SBRC	R16, SREG_Z
0005e3 e088                      	LDI		STATE, MONTH_CHANGE
                                 
                                 	// Cambiar Meses -> Alarma
0005e4 3088                      	CPI		STATE, MONTH_CHANGE
0005e5 fd01                      	SBRC	R16, SREG_Z
0005e6 e180                      	LDI		STATE, ALARM_STATE
                                 
                                 	// Alarma -> Cambiar Minutos
0005e7 3180                      	CPI		STATE, ALARM_STATE
0005e8 fd01                      	SBRC	R16, SREG_Z
0005e9 e081                      	LDI		STATE, MINUTE_CHANGE
                                 	
                                 	// Saltar al final
0005ea c004                      	RJMP	END_PC_ISR
                                 
                                 DECREMENTAR_PC:
0005eb 940c 05ef                 	JMP		END_PC_ISR
                                 
                                 INCREMENTAR_PC:
0005ed 940c 05ef                 	JMP		END_PC_ISR
                                 
                                 END_PC_ISR:
0005ef 910f                      	POP		R16
0005f0 bf0f                      	OUT		SREG, R16
0005f1 910f                      	POP		R16
0005f2 9518                      	RETI
                                 
                                 // --------------------------------------------------------------------
                                 // | RUTINAS DE INTERRUPCIN CON TIMER0								  |
                                 // --------------------------------------------------------------------
                                 TIMER0_ISR:
0005f3 930f                      	PUSH	R16
0005f4 b70f                      	IN		R16, SREG
0005f5 930f                      	PUSH	R16
                                 
                                 	// Reiniciar el TIMER0
0005f6 940e 05ad                 	CALL	RESET_TIMER0
                                 
                                 	// Rotar seal de multiplexado a la izquierda (Valor Inicial 0X01)
0005f8 1f77                      	ROL		MUX_SIGNAL
                                 
                                 	// Aplicar mscara para PC1-PC3
0005f9 707f                      	ANDI	MUX_SIGNAL, 0X0F
                                 
                                 	// Si el bit de encendido desaparece, reiniciar
0005fa 3070                      	CPI		MUX_SIGNAL, 0
0005fb f411                      	BRNE	END_T0_ISR
0005fc e071                      	LDI		MUX_SIGNAL, 0X01
0005fd c000                      	RJMP	END_T0_ISR
                                 
                                 
                                 END_T0_ISR:
0005fe 910f                      	POP		R16
0005ff bf0f                      	OUT		SREG, R16
000600 910f                      	POP		R16
000601 9518                      	RETI
                                 
                                 
                                 // --------------------------------------------------------------------
                                 // | RUTINAS DE INTERRUPCIN CON TIMER1								  |
                                 // --------------------------------------------------------------------
                                 TIMER1_ISR:
000602 930f                      	PUSH	R16
000603 b70f                      	IN		R16, SREG
000604 930f                      	PUSH	R16
                                 
                                 	// Reiniciar el TIMER1
000605 940e 05b5                 	CALL	RESET_TIMER1
                                 
                                 	// INCREMENTO DE MINUTOS
000607 9523                      	INC		MINUTE_COUNT
                                 	
                                 	// INCREMENTO DE HORAS
                                 	// Si MINUTE_TENS es mayor o igual a 60, limpiarlo e incrementar HOUR_COUNT
000608 332c                      	CPI		MINUTE_COUNT, 60
000609 f048                      	BRLO	INTERMEDIATE_JUMP1
00060a 2722                      	CLR		MINUTE_COUNT
00060b 9533                      	INC		HOUR_COUNT
                                 
                                 	// INCREMENTO DE DAS
                                 	// Si HOUR_COUNT es mayor o igual a 24, limpiarlo e incrementar DAY_COUNT
00060c 3138                      	CPI		HOUR_COUNT, 24
00060d f028                      	BRLO	INTERMEDIATE_JUMP1
00060e 2733                      	CLR		HOUR_COUNT
00060f 9543                      	INC		DAY_COUNT
                                 
                                 	// Si el nmero de das no excede 28 (El mnimo para cambiar de mes) salir para
                                 	// evitar comparaciones innecesarias
000610 314c                      	CPI		DAY_COUNT, 28
000611 f008                      	BRLO	INTERMEDIATE_JUMP1
                                 		
                                 	// Pero, si ese no es el caso
                                 	// "Goku eta vaina se puso seria"
                                 	// Si el nmero de das excede 29, incrementar mes (Muchas comparaciones)
000612 c002                      	RJMP	COMPARACIONES_MES
                                 
                                 INTERMEDIATE_JUMP1:
000613 940c 0634                 	JMP	END_T1_ISR
                                 
                                 	
                                 // COMPARACIONES PARA INCREMENTO DE MESES
                                 COMPARACIONES_MES:	
                                 	// Verificar si el mes es febrero
000615 3052                      	CPI		MONTH_COUNT, 2
000616 f049                      	BREQ	FEBRERO
                                 
                                 	// Meses con 30 das (abril, junio, septiembre, noviembre)
000617 3054                          CPI		MONTH_COUNT, 4
000618 f059                          BREQ	MESES_30
000619 3056                          CPI		MONTH_COUNT, 6
00061a f049                          BREQ	MESES_30
00061b 3059                          CPI		MONTH_COUNT, 9
00061c f039                          BREQ	MESES_30
00061d 305b                          CPI		MONTH_COUNT, 11
00061e f029                          BREQ	MESES_30
                                 
                                 	// Si el mes no es de 30 das y no es febrero, es de 31 das
00061f c008                      	RJMP	MESES_31
                                 
                                 FEBRERO:
                                 	// Verificar si el contador de das pasa de 28
000620 314c                      	CPI		DAY_COUNT, 28
000621 f090                          BRLO	END_T1_ISR
                                 
                                 	// Si han pasado ms de 28 das, reiniciar contador de das
000622 e041                          LDI		DAY_COUNT, 1
000623 c008                          RJMP	AUMENTAR_MES
                                 
                                 MESES_30:
                                 	// Verificar si el contador de das pasa de 30
000624 314e                      	CPI		DAY_COUNT, 30
000625 f070                          BRLO	END_T1_ISR
                                 
                                 	// Si han pasado ms de 30 das, reiniciar contador de das
000626 e041                          LDI		DAY_COUNT, 1
000627 c004                      	RJMP	AUMENTAR_MES
                                 
                                 MESES_31:
                                 	// Verificar si el contador pasa de 31
000628 314f                      	CPI		DAY_COUNT, 31
000629 f050                          BRLO	END_T1_ISR
                                 
                                 	// Si han pasado ms de 31 das, reiniciar contadores de das
00062a e041                          LDI		DAY_COUNT, 1
00062b c000                      	RJMP	AUMENTAR_MES
                                 
                                 
                                 // AUMENTAR MES
                                 AUMENTAR_MES:
                                 	// Aumentar contador de meses
00062c 9553                      	INC		MONTH_COUNT
00062d 305c                      	CPI		MONTH_COUNT, 12
00062e f018                      	BRLO	NO_DICIEMBRE
                                 
                                 	// Si las unidades de meses excenden 12, reiniciar ambos contadores
00062f 305c                      	CPI		MONTH_COUNT, 12
000630 e051                      	LDI		MONTH_COUNT, 1
000631 c002                      	RJMP	END_T1_ISR
                                 
                                 // Meses que NO son diciembre
                                 NO_DICIEMBRE:
000632 9553                      	INC		MONTH_COUNT
000633 f000                      	BRLO	END_T1_ISR
                                 
                                 
                                 // Terminar Rutina de Interrupcin
                                 END_T1_ISR:
000634 910f                      	POP		R16
000635 bf0f                      	OUT		SREG, R16
000636 910f                      	POP		R16
000637 9518                      	RETI
                                 
                                 
                                 // --------------------------------------------------------------------
                                 // | RUTINAS DE INTERRUPCIN CON TIMER2								  |
                                 // --------------------------------------------------------------------
                                 TIMER2_ISR:
000638 930f                      	PUSH	R16
000639 b70f                      	IN		R16, SREG
00063a 930f                      	PUSH	R16
                                 
                                 	// Reiniciar el TIMER2
00063b 940e 05c2                 	CALL	RESET_TIMER2
                                 
                                 	
                                 
                                 	// Incrementar el contador auxiliar hasta 6
00063d 9423                      	INC		T2_AUX_COUNT
                                 	
                                 	// Leer T2_AUX_COUNT y comparar
00063e 2d02                      	MOV		R16, T2_AUX_COUNT 
00063f 3006                      	CPI		R16, 6
000640 f028                      	BRLO	END_T2_ISR
                                 
                                 	// Si el contador rebasa 6, reiniciar y alternar el bit PD7
000641 2422                      	CLR		T2_AUX_COUNT		; Guardar el reinicio del contador
000642 b10b                      	IN		R16, PORTD			; Leer estado actual de PORTD
000643 e810                      	LDI		R17, (1 << PD7)
000644 2701                          EOR		R16, R17			; Alternar bit PD7 (D7)
000645 b90b                          OUT		PORTD, R16			; Escribir nuevo estado
                                 	
                                 
                                 // Terminar Rutina de Interrupcin
                                 END_T2_ISR:
000646 910f                      	POP		R16
000647 bf0f                      	OUT		SREG, R16
000648 910f                      	POP		R16
000649 9518                      	RETI


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   3 r0 :   0 r1 :   0 r2 :   4 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  91 r17:   4 r18:   6 r19:   6 r20:  11 
r21:  13 r22:  12 r23:  15 r24:  19 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   5 r31:   2 
Registers used: 13 out of 35 (37.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   2 adiw  :   0 and   :   0 
andi  :   1 asr   :   0 bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  13 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   9 brlt  :   0 brmi  :   0 
brne  :   1 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   1 call  :   9 cbi   :   1 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   6 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  28 cpse  :   0 dec   :   0 eor   :   1 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   7 inc   :   8 jmp   :   7 
ld    :   0 ldd   :   0 ldi   :  45 lds   :   0 lpm   :   6 lsl   :   0 
lsr   :   0 mov   :  10 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  18 pop   :   8 
push  :   8 rcall :   0 ret   :  10 reti  :   4 rjmp  :  14 rol   :   1 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   3 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :  15 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  12 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 29 out of 113 (25.7%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000c94    550    120    670   32768   2.0%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
