# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ip_repo/spi_to_ip_1_0/hdl/axis_master.v" \
"../../../../spi_to_axis_development.srcs/sources_1/new/spi_master_fsmd.v" \
"../../../../spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_fifo_generator_0_0/sim/spi_fifo_axis_module_fifo_generator_0_0.v" \
"../../../../spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_reset_not_gate_0/sim/spi_fifo_axis_module_reset_not_gate_0.v" \
"../../../../spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_axi_stream_master_0_0/sim/spi_fifo_axis_module_axi_stream_master_0_0.v" \
"../../../../spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_spi_master_1_0/sim/spi_fifo_axis_module_spi_master_1_0.v" \
"../../../../spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/sim/spi_fifo_axis_module.v" \
"../../../../spi_to_axis_development.gen/sources_1/bd/spi_fifo_axis_module/hdl/spi_fifo_axis_module_wrapper.v" \
"../../../../spi_to_axis_development.srcs/sim_spi_fifo_axis/new/tb_spi_fifo_axis.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
