#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 18 18:15:13 2023
# Process ID: 22636
# Current directory: C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.runs/synth_1
# Command line: vivado.exe -log lab03_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab03_top.tcl
# Log file: C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.runs/synth_1/lab03_top.vds
# Journal file: C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab03_top.tcl -notrace
Command: synth_design -top lab03_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23984
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1088.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab03_top' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:23]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TempSensorCtl.vhd:59]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:68' bound to instance 'Inst_TWICtl' of component 'TWICtl' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TempSensorCtl.vhd:164]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:132]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:357]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:375]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:393]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:411]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:429]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:447]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TWICtl.vhd:132]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TempSensorCtl.vhd:329]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TempSensorCtl.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/TempSensorCtl.vhd:59]
INFO: [Synth 8-6157] synthesizing module 'tdisplay' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tdisplay.sv:19]
INFO: [Synth 8-6157] synthesizing module 'tconvert' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'tconvert' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv:22]
INFO: [Synth 8-6157] synthesizing module 'conv_sgnmag' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/conv_sgnmag.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_sgnmag' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/conv_sgnmag.sv:21]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/round.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'round' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/round.sv:3]
INFO: [Synth 8-6157] synthesizing module 'dbl_dabble_ext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:15]
INFO: [Synth 8-251] dbl_dabble input: x [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:22]
INFO: [Synth 8-251] add3o 4 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 5 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 6 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 7 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 7 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 8 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 8 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 9 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 9 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:41]
INFO: [Synth 8-251] result    x    x   x   x [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'dbl_dabble_ext' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'tdisplay' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tdisplay.sv:19]
WARNING: [Synth 8-689] width (7) of port connection 'ones' does not match port width (4) of module 'tdisplay' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:52]
WARNING: [Synth 8-689] width (7) of port connection 'tens' does not match port width (4) of module 'tdisplay' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:52]
WARNING: [Synth 8-689] width (7) of port connection 'hund' does not match port width (4) of module 'tdisplay' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:52]
WARNING: [Synth 8-689] width (7) of port connection 'thou' does not match port width (4) of module 'tdisplay' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:52]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/sevenseg_ctl.sv:18]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/period_enb.sv:1]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 10 - type: integer 
	Parameter PERIOD_NS bound to: 10 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 1 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/period_enb.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/counter.sv:23]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8_n' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dec_3_8.sv:11]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dec_3_8.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8_n' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dec_3_8.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/mux8.sv:11]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/mux8.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/mux8.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/sevenseg_ext.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext' (12#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/sevenseg_ext.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (13#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/sevenseg_ext_n.sv:23]
WARNING: [Synth 8-7071] port 'an_n' of module 'sevenseg_ext_n' is unconnected for instance 'U_SSEG' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/sevenseg_ctl.sv:40]
WARNING: [Synth 8-7023] instance 'U_SSEG' of module 'sevenseg_ext_n' has 4 connections declared, but only 3 given [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/sevenseg_ctl.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (14#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/sevenseg_ctl.sv:18]
WARNING: [Synth 8-689] width (10) of port connection 'd2' does not match port width (7) of module 'sevenseg_ctl' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:62]
WARNING: [Synth 8-689] width (10) of port connection 'd1' does not match port width (7) of module 'sevenseg_ctl' [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:63]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'lab03_top' (15#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/Lab03_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1088.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1088.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1088.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             1111 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0111 |                             0010
            stmnackstart |                             0110 |                             1001
                  stmack |                             0100 |                             0111
             stmnackstop |                             0101 |                             1000
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.527 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 23    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 3     
	  17 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	  27 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 22    
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	   4 Input    1 Bit        Muxes := 20    
	   8 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |    40|
|4     |LUT2   |    17|
|5     |LUT3   |    84|
|6     |LUT4   |    37|
|7     |LUT5   |    65|
|8     |LUT6   |   118|
|9     |FDRE   |    93|
|10    |FDSE   |    26|
|11    |IBUF   |    17|
|12    |IOBUF  |     2|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   542|
|2     |  U_DISPLAY     |tdisplay      |   121|
|3     |    U_ROUND     |round         |    69|
|4     |    U_TCONV     |tconvert      |    52|
|5     |  U_SEV_CTL     |sevenseg_ctl  |    25|
|6     |    U_CT        |counter       |    21|
|7     |    U_ENB       |period_enb    |     4|
|8     |  U_TSCTL       |TempSensorCtl |   360|
|9     |    Inst_TWICtl |TWICtl        |   216|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1239.578 ; gain = 151.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1239.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1239.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.578 ; gain = 151.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.runs/synth_1/lab03_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab03_top_utilization_synth.rpt -pb lab03_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 18:15:40 2023...
