0.6
2019.1
May 24 2019
15:06:07
D:/CodeTry/CODExperiment/Lab2/HexToSeg.v,1648444393,verilog,,D:/CodeTry/CODExperiment/Lab2/InputProcessing.v,,HexToSeg,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/InputProcessing.v,1648450740,verilog,,D:/CodeTry/CODExperiment/Lab2/encoder.v,,IP;IP_BothEdge;jitter_clr;signal_both_edge;signal_edge,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/SortSim.v,1648532760,verilog,,,,sortSim,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/encoder.v,1648384082,verilog,,D:/CodeTry/CODExperiment/Lab2/sort.v,,encoder_16bits,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sim_1/new/asd.v,1648733769,verilog,,,,asd,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/sim/dist_mem_256_16.v,1649127722,verilog,,D:/CodeTry/CODExperiment/Lab2/encoder.v,,dist_mem_256_16,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_2/sim/dist_mem_gen_2.v,1648727804,verilog,,D:/CodeTry/CODExperiment/Lab2/encoder.v,,dist_mem_gen_2,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v,1648557119,verilog,,,,sort22;testsort,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/registerSim.v,1648374700,verilog,,,,registerSim,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/register_32_32.v,1648727523,verilog,,D:/CodeTry/CODExperiment/Lab2/registerSim.v,,register_file,,,,,,,,
D:/CodeTry/CODExperiment/Lab2/sort.v,1648559990,verilog,,D:/CodeTry/CODExperiment/Lab2/SortSim.v,,sort,,,,,,,,
