/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/sbefw/core/sbeConsole.C $                                 */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2018-2020                        */
/* [+] International Business Machines Corp.                              */
/* [+] Raptor Engineering, LLC                                            */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#include "sbetrace.H"
#include "fapi2.H"

#include "sbeEarlyLPC.H"

#include "p9_perv_scom_addresses.H"
#include "p9_perv_scom_addresses_fld.H"
#include "p9_misc_scom_addresses.H"
#include "p9_misc_scom_addresses_fld.H"

#include "sberegaccess.H"
#include "sbeglobals.H"
#include "p9_lpc_utils.H"

using namespace fapi2;

uint32_t readLPCReg(uint16_t i_addr,
                  uint8_t &o_data)
{
    uint32_t rc = SBE_SEC_OPERATION_SUCCESSFUL;
    if (!o_data)
        return SBE_SEC_INVALID_PARAMS;

    do {
        Target<TARGET_TYPE_PROC_CHIP > proc = plat_getChipTarget();

        buffer<uint32_t> data = 0;
        ReturnCode fapiRc = lpc_rw(proc,
                                   LPC_IO_SPACE + i_addr,
                                   sizeof(uint8_t),
                                   true,
                                   false,
                                   data);
        if(fapiRc != FAPI2_RC_SUCCESS)
        {
            rc = SBE_SEC_LPC_ACCESS_FAILED;
            o_data = 0xff;
            break;
        }
        data.extract(o_data, 0, 8);
    } while(0);

    return rc;
}

uint32_t writeLPCReg(uint16_t i_addr,
                  uint8_t i_data)
{
    uint32_t rc = SBE_SEC_OPERATION_SUCCESSFUL;

    do {
        Target<TARGET_TYPE_PROC_CHIP > proc = plat_getChipTarget();

        buffer<uint32_t> data = 0;
        data.insert(i_data, 0, 8);

        ReturnCode fapiRc = lpc_rw(proc,
                                   LPC_IO_SPACE + i_addr,
                                   sizeof(uint8_t),
                                   false,
                                   false,
                                   data);
        if(fapiRc != FAPI2_RC_SUCCESS)
        {
            rc = SBE_SEC_LPC_ACCESS_FAILED;
            break;
        }
    } while(0);

    return rc;
}

uint32_t readLPCRegIndexed(uint8_t i_addr,
                  uint8_t i_index, uint8_t &o_data)
{
    uint32_t rc = SBE_SEC_OPERATION_SUCCESSFUL;

    do {
        rc = writeLPCReg(i_addr, i_index);
        if (rc != SBE_SEC_OPERATION_SUCCESSFUL)
        {
            o_data = 0xff;
            break;
        }
        rc = readLPCReg(i_addr + 1, o_data);
        if (rc != SBE_SEC_OPERATION_SUCCESSFUL)
        {
            break;
        }
    } while(0);

    return rc;
}

uint32_t writeLPCRegIndexed(uint8_t i_addr,
                  uint8_t i_index, uint8_t i_data)
{
    uint32_t rc = SBE_SEC_OPERATION_SUCCESSFUL;

    do {
        rc = writeLPCReg(i_addr, i_index);
        if (rc != SBE_SEC_OPERATION_SUCCESSFUL)
        {
            break;
        }
        rc = writeLPCReg(i_addr + 1, i_data);
        if (rc != SBE_SEC_OPERATION_SUCCESSFUL)
        {
            break;
        }
    } while(0);

    return rc;
}

uint32_t clearLPCErrorStatusRegister()
{
    uint32_t rc = SBE_SEC_OPERATION_SUCCESSFUL;

    do {
        Target<TARGET_TYPE_PROC_CHIP > proc = plat_getChipTarget();

        buffer<uint32_t> data;
        ReturnCode fapiRc;

        fapiRc = lpc_read(proc, LPCM_OPB_MASTER_STATUS_REG, data);
        if(fapiRc != FAPI2_RC_SUCCESS)
        {
            rc = SBE_SEC_LPC_ACCESS_FAILED;
            break;
        }
        if (data & LPCM_OPB_MASTER_STATUS_ERROR_BITS)
        {
            // Error bits set -- clear them
            data = LPCM_OPB_MASTER_STATUS_ERROR_BITS;
            fapiRc = lpc_write(proc,
                               LPCM_OPB_MASTER_ACTUAL_STATUS_REG,
                               data);
            if(fapiRc != FAPI2_RC_SUCCESS)
            {
                rc = SBE_SEC_LPC_ACCESS_FAILED;
                break;
            }

            data = LPCM_OPB_MASTER_STATUS_ERROR_BITS;
            fapiRc = lpc_write(proc,
                               LPCM_OPB_MASTER_STATUS_REG,
                               data);
            if(fapiRc != FAPI2_RC_SUCCESS)
            {
                rc = SBE_SEC_LPC_ACCESS_FAILED;
                break;
            }

            data = LPCHC_IRQSTAT_ERROR_BITS;
            fapiRc = lpc_write(proc,
                           LPC_REG_HC_IRQSTAT,
                           data);
            if(fapiRc != FAPI2_RC_SUCCESS)
            {
                rc = SBE_SEC_LPC_ACCESS_FAILED;
                break;
            }
        }
    } while(0);

    return rc;
}
