 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline
Version: D-2010.03-SP5
Date   : Thu Mar 17 13:52:55 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rst (input port clocked by clk)
  Endpoint: ex_mem/dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3692/ZN (INV_X4)                        0.01       0.01 f
  U3128/ZN (INV_X4)                        0.08       0.09 r
  U3538/ZN (AND2_X4)                       0.07       0.16 r
  U4920/Z (MUX2_X2)                        0.13       0.29 f
  ex_mem/dSize_q_reg[0]/D (DFF_X2)         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/dSize_q_reg[0]/CK (DFF_X2)        0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rst (input port clocked by clk)
  Endpoint: ex_mem/dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3692/ZN (INV_X4)                        0.01       0.01 f
  U3128/ZN (INV_X4)                        0.08       0.09 r
  U3538/ZN (AND2_X4)                       0.07       0.16 r
  U4917/Z (MUX2_X2)                        0.13       0.29 f
  ex_mem/dSize_q_reg[1]/D (DFF_X2)         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/dSize_q_reg[1]/CK (DFF_X2)        0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6339/Z (MUX2_X1)                        0.13       0.24 f
  U6338/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[8]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[8]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3132/ZN (INV_X4)                        0.10       0.10 r
  U6381/Z (MUX2_X1)                        0.13       0.24 f
  U6380/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[11]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[11]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3132/ZN (INV_X4)                        0.10       0.10 r
  U6379/Z (MUX2_X1)                        0.13       0.24 f
  U6378/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[12]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[12]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3132/ZN (INV_X4)                        0.10       0.10 r
  U6377/Z (MUX2_X1)                        0.13       0.24 f
  U6376/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[13]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[13]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3132/ZN (INV_X4)                        0.10       0.10 r
  U6373/Z (MUX2_X1)                        0.13       0.24 f
  U6372/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[15]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[15]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6371/Z (MUX2_X1)                        0.13       0.24 f
  U6370/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[16]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[16]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6341/Z (MUX2_X1)                        0.13       0.24 f
  U6340/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[31]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[31]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6361/Z (MUX2_X1)                        0.13       0.24 f
  U6360/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[21]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[21]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6347/Z (MUX2_X1)                        0.13       0.24 f
  U6346/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[28]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[28]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6343/Z (MUX2_X1)                        0.13       0.24 f
  U6342/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[30]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[30]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6337/Z (MUX2_X1)                        0.13       0.24 f
  U6336/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[9]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[9]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6363/Z (MUX2_X1)                        0.13       0.24 f
  U6362/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[20]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[20]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6359/Z (MUX2_X1)                        0.13       0.24 f
  U6358/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[22]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[22]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6367/Z (MUX2_X1)                        0.13       0.24 f
  U6366/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[18]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[18]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6351/Z (MUX2_X1)                        0.13       0.24 f
  U6350/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[26]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[26]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3132/ZN (INV_X4)                        0.10       0.10 r
  U6375/Z (MUX2_X1)                        0.13       0.24 f
  U6374/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[14]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[14]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6353/Z (MUX2_X1)                        0.13       0.24 f
  U6352/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[25]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[25]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6345/Z (MUX2_X1)                        0.13       0.24 f
  U6344/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[29]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[29]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6369/Z (MUX2_X1)                        0.13       0.24 f
  U6368/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[17]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[17]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3132/ZN (INV_X4)                        0.10       0.10 r
  U6383/Z (MUX2_X1)                        0.13       0.24 f
  U6382/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[10]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[10]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6365/Z (MUX2_X1)                        0.13       0.24 f
  U6364/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[19]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[19]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6357/Z (MUX2_X1)                        0.13       0.24 f
  U6356/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[23]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[23]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6355/Z (MUX2_X1)                        0.13       0.24 f
  U6354/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[24]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[24]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3129/ZN (INV_X4)                        0.10       0.10 r
  U6349/Z (MUX2_X1)                        0.13       0.24 f
  U6348/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[27]/D (DFF_X2)       0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[27]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6470/Z (MUX2_X1)                        0.13       0.23 f
  U6469/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[5]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[5]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6431/Z (MUX2_X1)                        0.13       0.23 f
  U6430/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[7]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[7]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6423/Z (MUX2_X1)                        0.13       0.23 f
  U6422/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[2]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[2]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6429/Z (MUX2_X1)                        0.13       0.23 f
  U6428/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[6]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[6]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6419/Z (MUX2_X1)                        0.13       0.23 f
  U6418/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[0]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[0]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6421/Z (MUX2_X1)                        0.13       0.23 f
  U6420/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[4]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[4]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6427/Z (MUX2_X1)                        0.13       0.23 f
  U6426/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[3]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[3]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6425/Z (MUX2_X1)                        0.13       0.23 f
  U6424/ZN (INV_X1)                        0.03       0.27 r
  mem_wb/aluRes_q_reg[1]/D (DFF_X2)        0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[1]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6389/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[3]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[3]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6398/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[12]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[12]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6413/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[27]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[27]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6403/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[17]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[17]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6395/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[9]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[9]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6402/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[16]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[16]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6396/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[10]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[10]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6408/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[22]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[22]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6409/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[23]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[23]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6386/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[0]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[0]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6390/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[4]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[4]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6392/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[6]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[6]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6393/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[7]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[7]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6412/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[26]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[26]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6400/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[14]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[14]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6401/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[15]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[15]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6404/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[18]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[18]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6405/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[19]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[19]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6414/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[28]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[28]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6397/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[11]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[11]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6407/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[21]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[21]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6411/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[25]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[25]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6388/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[2]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[2]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6391/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[5]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[5]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6410/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[24]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[24]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6399/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[13]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[13]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3131/ZN (INV_X4)                                       0.10       0.10 r
  U6406/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[20]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[20]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6387/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[1]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[1]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3131/ZN (INV_X4)                        0.10       0.10 r
  U6329/Z (MUX2_X1)                        0.14       0.24 f
  mem_wb/reg31Val_q_reg[1]/D (DFF_X2)      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[1]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3132/ZN (INV_X4)                                       0.10       0.10 r
  U6394/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[8]/D (DFF_X2)                    0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[8]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3130/ZN (INV_X4)                                       0.10       0.10 r
  U6415/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[29]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[29]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U3130/ZN (INV_X4)                        0.10       0.10 r
  U6468/Z (MUX2_X1)                        0.14       0.24 f
  mem_wb/reg31Val_q_reg[2]/D (DFF_X2)      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[2]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3130/ZN (INV_X4)                                       0.10       0.10 r
  U6416/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[30]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[30]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  rst (in)                                                0.00       0.00 f
  U3130/ZN (INV_X4)                                       0.10       0.10 r
  U6417/Z (MUX2_X1)                                       0.14       0.24 f
  mem_wb/memRdData_q_reg[31]/D (DFF_X2)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[31]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4823/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[20]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[20]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4818/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[15]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[15]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4824/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[21]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[21]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4814/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[12]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[12]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4821/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[18]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[18]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4815/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[13]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[13]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4822/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[19]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[19]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4820/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[17]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[17]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4817/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[14]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[14]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U3226/ZN (INV_X4)                                       0.08       0.10 r
  U4819/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[16]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[16]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4829/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[25]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[25]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4825/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[22]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[22]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3135/ZN (INV_X4)                        0.01       0.01 f
  U2825/ZN (INV_X4)                        0.08       0.09 r
  U4838/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[5]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[5]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4841/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[26]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[26]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3135/ZN (INV_X4)                        0.01       0.01 f
  U2825/ZN (INV_X4)                        0.08       0.09 r
  U4839/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[6]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[6]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4826/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[23]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[23]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4830/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[10]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[10]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3135/ZN (INV_X4)                        0.01       0.01 f
  U2825/ZN (INV_X4)                        0.08       0.09 r
  U4833/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[7]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[7]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3135/ZN (INV_X4)                        0.01       0.01 f
  U2825/ZN (INV_X4)                        0.08       0.09 r
  U4835/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[8]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[8]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4828/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[24]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[24]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4844/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[28]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[28]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4831/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[11]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[11]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3135/ZN (INV_X4)                        0.01       0.01 f
  U2825/ZN (INV_X4)                        0.08       0.09 r
  U4832/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[9]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[9]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3135/ZN (INV_X4)                                       0.01       0.01 f
  U2825/ZN (INV_X4)                                       0.08       0.09 r
  U4842/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[27]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[27]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3692/ZN (INV_X4)                        0.01       0.01 f
  U3128/ZN (INV_X4)                        0.08       0.09 r
  U4858/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[4]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[4]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3692/ZN (INV_X4)                        0.01       0.01 f
  U3128/ZN (INV_X4)                        0.08       0.09 r
  U4866/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/memRd_q_reg/D (DFF_X2)            0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3692/ZN (INV_X4)                                       0.01       0.01 f
  U3128/ZN (INV_X4)                                       0.08       0.09 r
  U4927/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3692/ZN (INV_X4)                        0.01       0.01 f
  U3128/ZN (INV_X4)                        0.08       0.09 r
  U4860/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/reg31Val_q_reg[3]/D (DFF_X2)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[3]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U3692/ZN (INV_X4)                                       0.01       0.01 f
  U3128/ZN (INV_X4)                                       0.08       0.09 r
  U4845/Z (MUX2_X2)                                       0.14       0.23 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X2)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/fp_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3692/ZN (INV_X4)                        0.01       0.01 f
  U3128/ZN (INV_X4)                        0.08       0.09 r
  U4921/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/fp_q_reg/D (DFF_X2)               0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/link_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3692/ZN (INV_X4)                        0.01       0.01 f
  U3128/ZN (INV_X4)                        0.08       0.09 r
  U4867/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/link_q_reg/D (DFF_X2)             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U3692/ZN (INV_X4)                        0.01       0.01 f
  U3128/ZN (INV_X4)                        0.08       0.09 r
  U4919/Z (MUX2_X2)                        0.14       0.23 f
  mem_wb/dSize_q_reg[0]/D (DFF_X2)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/dSize_q_reg[0]/CK (DFF_X2)        0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.08       0.22 r
  U2600/ZN (NAND2_X4)                      0.02       0.24 f
  U3801/ZN (NAND2_X4)                      0.03       0.27 r
  U4585/ZN (INV_X4)                        0.02       0.29 f
  U4189/ZN (NAND2_X4)                      0.02       0.31 r
  U3857/ZN (NAND3_X2)                      0.02       0.33 f
  U3047/ZN (NAND3_X2)                      0.03       0.37 r
  U4592/ZN (OAI21_X4)                      0.03       0.40 f
  U4187/ZN (NAND2_X4)                      0.03       0.42 r
  U4595/ZN (OAI21_X4)                      0.03       0.45 f
  U2595/ZN (INV_X8)                        0.02       0.47 r
  U4596/ZN (NOR2_X4)                       0.01       0.49 f
  U4597/ZN (NOR2_X4)                       0.03       0.52 r
  U2676/ZN (NOR2_X2)                       0.02       0.54 f
  U2674/ZN (NOR2_X2)                       0.04       0.58 r
  U2677/ZN (OAI22_X2)                      0.04       0.62 f
  U4370/ZN (NAND2_X4)                      0.03       0.65 r
  U4369/ZN (NAND2_X4)                      0.02       0.67 f
  U3048/ZN (INV_X4)                        0.02       0.69 r
  U4656/ZN (NAND3_X4)                      0.03       0.72 f
  U4657/ZN (NAND3_X4)                      0.03       0.75 r
  U4658/ZN (OAI21_X4)                      0.03       0.78 f
  U3049/ZN (NOR2_X2)                       0.05       0.83 r
  U4662/ZN (OAI21_X4)                      0.02       0.86 f
  U4663/ZN (NAND2_X2)                      0.04       0.90 r
  U2823/ZN (OAI21_X2)                      0.03       0.93 f
  U4664/ZN (XNOR2_X2)                      0.07       1.00 f
  U3825/ZN (OAI21_X2)                      0.05       1.05 r
  iAddr[31] (out)                          0.00       1.05 r
  data arrival time                                   1.05

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -1.05
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.08       0.22 r
  U2600/ZN (NAND2_X4)                      0.02       0.24 f
  U3801/ZN (NAND2_X4)                      0.03       0.27 r
  U4585/ZN (INV_X4)                        0.02       0.29 f
  U4189/ZN (NAND2_X4)                      0.02       0.31 r
  U3857/ZN (NAND3_X2)                      0.02       0.33 f
  U3047/ZN (NAND3_X2)                      0.03       0.37 r
  U4592/ZN (OAI21_X4)                      0.03       0.40 f
  U4187/ZN (NAND2_X4)                      0.03       0.42 r
  U4595/ZN (OAI21_X4)                      0.03       0.45 f
  U2595/ZN (INV_X8)                        0.02       0.47 r
  U4596/ZN (NOR2_X4)                       0.01       0.49 f
  U4597/ZN (NOR2_X4)                       0.03       0.52 r
  U2676/ZN (NOR2_X2)                       0.02       0.54 f
  U2674/ZN (NOR2_X2)                       0.04       0.58 r
  U2677/ZN (OAI22_X2)                      0.04       0.62 f
  U4370/ZN (NAND2_X4)                      0.03       0.65 r
  U4369/ZN (NAND2_X4)                      0.02       0.67 f
  U3048/ZN (INV_X4)                        0.02       0.69 r
  U4656/ZN (NAND3_X4)                      0.03       0.72 f
  U4657/ZN (NAND3_X4)                      0.03       0.75 r
  U4658/ZN (OAI21_X4)                      0.03       0.78 f
  U3049/ZN (NOR2_X2)                       0.05       0.83 r
  U4662/ZN (OAI21_X4)                      0.02       0.86 f
  U4795/ZN (INV_X4)                        0.02       0.87 r
  U4796/ZN (NAND2_X2)                      0.02       0.89 f
  U3826/ZN (NAND3_X1)                      0.06       0.95 r
  U4913/ZN (NAND3_X2)                      0.03       0.98 f
  iAddr[30] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.08       0.22 r
  U2600/ZN (NAND2_X4)                      0.02       0.24 f
  U3801/ZN (NAND2_X4)                      0.03       0.27 r
  U4585/ZN (INV_X4)                        0.02       0.29 f
  U4189/ZN (NAND2_X4)                      0.02       0.31 r
  U3857/ZN (NAND3_X2)                      0.02       0.33 f
  U3047/ZN (NAND3_X2)                      0.03       0.37 r
  U4592/ZN (OAI21_X4)                      0.03       0.40 f
  U4187/ZN (NAND2_X4)                      0.03       0.42 r
  U4595/ZN (OAI21_X4)                      0.03       0.45 f
  U2595/ZN (INV_X8)                        0.02       0.47 r
  U4596/ZN (NOR2_X4)                       0.01       0.49 f
  U4597/ZN (NOR2_X4)                       0.03       0.52 r
  U2676/ZN (NOR2_X2)                       0.02       0.54 f
  U2674/ZN (NOR2_X2)                       0.04       0.58 r
  U2677/ZN (OAI22_X2)                      0.04       0.62 f
  U4370/ZN (NAND2_X4)                      0.03       0.65 r
  U4369/ZN (NAND2_X4)                      0.02       0.67 f
  U3048/ZN (INV_X4)                        0.02       0.69 r
  U4656/ZN (NAND3_X4)                      0.03       0.72 f
  U4657/ZN (NAND3_X4)                      0.03       0.75 r
  U4658/ZN (OAI21_X4)                      0.03       0.78 f
  U2587/ZN (NAND2_X4)                      0.03       0.81 r
  U4788/ZN (NAND2_X2)                      0.02       0.83 f
  U4789/ZN (XNOR2_X2)                      0.07       0.90 f
  U4368/ZN (OAI211_X4)                     0.06       0.96 r
  iAddr[29] (out)                          0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.04       0.18 f
  U2600/ZN (NAND2_X4)                      0.03       0.21 r
  U3801/ZN (NAND2_X4)                      0.02       0.23 f
  U4585/ZN (INV_X4)                        0.02       0.25 r
  U4189/ZN (NAND2_X4)                      0.02       0.27 f
  U3857/ZN (NAND3_X2)                      0.04       0.31 r
  U3047/ZN (NAND3_X2)                      0.02       0.33 f
  U4592/ZN (OAI21_X4)                      0.04       0.37 r
  U4187/ZN (NAND2_X4)                      0.02       0.39 f
  U4595/ZN (OAI21_X4)                      0.04       0.43 r
  U2595/ZN (INV_X8)                        0.01       0.44 f
  U4596/ZN (NOR2_X4)                       0.03       0.47 r
  U4597/ZN (NOR2_X4)                       0.02       0.49 f
  U2676/ZN (NOR2_X2)                       0.04       0.52 r
  U2674/ZN (NOR2_X2)                       0.02       0.55 f
  U2677/ZN (OAI22_X2)                      0.08       0.62 r
  U4370/ZN (NAND2_X4)                      0.02       0.64 f
  U4369/ZN (NAND2_X4)                      0.02       0.67 r
  U3048/ZN (INV_X4)                        0.02       0.68 f
  U4656/ZN (NAND3_X4)                      0.03       0.71 r
  U4657/ZN (NAND3_X4)                      0.03       0.74 f
  U4658/ZN (OAI21_X4)                      0.04       0.78 r
  U2588/ZN (INV_X1)                        0.02       0.81 f
  U4785/ZN (NAND2_X2)                      0.03       0.83 r
  U2579/ZN (NAND3_X2)                      0.02       0.86 f
  U4787/ZN (NAND3_X2)                      0.06       0.92 r
  iAddr[28] (out)                          0.00       0.92 r
  data arrival time                                   0.92

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.04       0.18 f
  U2600/ZN (NAND2_X4)                      0.03       0.21 r
  U3801/ZN (NAND2_X4)                      0.02       0.23 f
  U4585/ZN (INV_X4)                        0.02       0.25 r
  U4189/ZN (NAND2_X4)                      0.02       0.27 f
  U3857/ZN (NAND3_X2)                      0.04       0.31 r
  U3047/ZN (NAND3_X2)                      0.02       0.33 f
  U4592/ZN (OAI21_X4)                      0.04       0.37 r
  U4187/ZN (NAND2_X4)                      0.02       0.39 f
  U4595/ZN (OAI21_X4)                      0.04       0.43 r
  U2595/ZN (INV_X8)                        0.01       0.44 f
  U4596/ZN (NOR2_X4)                       0.03       0.47 r
  U4597/ZN (NOR2_X4)                       0.02       0.49 f
  U2676/ZN (NOR2_X2)                       0.04       0.52 r
  U2674/ZN (NOR2_X2)                       0.02       0.55 f
  U2677/ZN (OAI22_X2)                      0.08       0.62 r
  U4370/ZN (NAND2_X4)                      0.02       0.64 f
  U4369/ZN (NAND2_X4)                      0.02       0.67 r
  U3048/ZN (INV_X4)                        0.02       0.68 f
  U4656/ZN (NAND3_X4)                      0.03       0.71 r
  U4778/ZN (NAND2_X2)                      0.02       0.73 f
  U4779/ZN (XNOR2_X2)                      0.06       0.79 f
  U4782/ZN (OAI211_X2)                     0.08       0.86 r
  iAddr[27] (out)                          0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4684/ZN (NAND2_X2)                      0.03       0.68 r
  U4088/ZN (OAI21_X1)                      0.03       0.72 f
  U4685/ZN (XNOR2_X2)                      0.07       0.78 f
  U4688/ZN (OAI211_X2)                     0.07       0.85 r
  iAddr[23] (out)                          0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  iAddr[19] (out)                          0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U4132/ZN (NAND3_X1)                      0.04       0.61 r
  U4667/ZN (NAND2_X2)                      0.03       0.64 f
  U4668/ZN (NAND2_X2)                      0.03       0.68 r
  U4773/ZN (NAND2_X2)                      0.02       0.70 f
  U4774/ZN (XNOR2_X2)                      0.06       0.77 f
  U4777/ZN (OAI211_X2)                     0.08       0.85 r
  iAddr[17] (out)                          0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.04       0.18 f
  U2600/ZN (NAND2_X4)                      0.03       0.21 r
  U3801/ZN (NAND2_X4)                      0.02       0.23 f
  U4585/ZN (INV_X4)                        0.02       0.25 r
  U4189/ZN (NAND2_X4)                      0.02       0.27 f
  U3857/ZN (NAND3_X2)                      0.04       0.31 r
  U3047/ZN (NAND3_X2)                      0.02       0.33 f
  U4592/ZN (OAI21_X4)                      0.04       0.37 r
  U4187/ZN (NAND2_X4)                      0.02       0.39 f
  U4595/ZN (OAI21_X4)                      0.04       0.43 r
  U2595/ZN (INV_X8)                        0.01       0.44 f
  U4596/ZN (NOR2_X4)                       0.03       0.47 r
  U4597/ZN (NOR2_X4)                       0.02       0.49 f
  U2676/ZN (NOR2_X2)                       0.04       0.52 r
  U2674/ZN (NOR2_X2)                       0.02       0.55 f
  U2677/ZN (OAI22_X2)                      0.08       0.62 r
  U4370/ZN (NAND2_X4)                      0.02       0.64 f
  U3623/ZN (AND3_X4)                       0.06       0.71 f
  U4689/ZN (XNOR2_X2)                      0.06       0.77 f
  U4692/ZN (OAI211_X2)                     0.08       0.84 r
  iAddr[25] (out)                          0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2818/ZN (OAI21_X2)                      0.03       0.71 f
  U4677/ZN (INV_X4)                        0.02       0.73 r
  U2695/ZN (OAI21_X2)                      0.02       0.75 f
  U4680/ZN (OAI211_X2)                     0.07       0.82 r
  iAddr[24] (out)                          0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.04       0.18 f
  U2600/ZN (NAND2_X4)                      0.03       0.21 r
  U3801/ZN (NAND2_X4)                      0.02       0.23 f
  U4585/ZN (INV_X4)                        0.02       0.25 r
  U4189/ZN (NAND2_X4)                      0.02       0.27 f
  U3857/ZN (NAND3_X2)                      0.04       0.31 r
  U3047/ZN (NAND3_X2)                      0.02       0.33 f
  U4592/ZN (OAI21_X4)                      0.04       0.37 r
  U4187/ZN (NAND2_X4)                      0.02       0.39 f
  U4595/ZN (OAI21_X4)                      0.04       0.43 r
  U2595/ZN (INV_X8)                        0.01       0.44 f
  U4596/ZN (NOR2_X4)                       0.03       0.47 r
  U4597/ZN (NOR2_X4)                       0.02       0.49 f
  U2676/ZN (NOR2_X2)                       0.04       0.52 r
  U2674/ZN (NOR2_X2)                       0.02       0.55 f
  U2677/ZN (OAI22_X2)                      0.08       0.62 r
  U4370/ZN (NAND2_X4)                      0.02       0.64 f
  U4369/ZN (NAND2_X4)                      0.02       0.67 r
  U3048/ZN (INV_X4)                        0.02       0.68 f
  U2821/ZN (AOI21_X1)                      0.05       0.74 r
  U2820/ZN (NOR2_X2)                       0.02       0.76 f
  U3205/ZN (AOI21_X2)                      0.04       0.80 r
  U4683/ZN (NAND2_X2)                      0.02       0.82 f
  iAddr[26] (out)                          0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U3853/ZN (NAND2_X2)                      0.03       0.43 f
  U4620/ZN (NAND2_X2)                      0.04       0.47 r
  U4621/ZN (INV_X4)                        0.01       0.48 f
  U2751/ZN (OAI21_X2)                      0.06       0.53 r
  U4623/ZN (INV_X4)                        0.02       0.55 f
  U4024/ZN (NAND3_X4)                      0.03       0.58 r
  U4022/ZN (NAND2_X4)                      0.02       0.60 f
  U4304/ZN (NOR2_X1)                       0.05       0.65 r
  U2596/ZN (AOI21_X1)                      0.04       0.68 f
  U4769/ZN (XNOR2_X2)                      0.06       0.75 f
  U4772/ZN (OAI211_X2)                     0.08       0.82 r
  iAddr[21] (out)                          0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4684/ZN (NAND2_X2)                      0.03       0.68 r
  U2693/ZN (OAI21_X2)                      0.03       0.71 f
  U4753/ZN (INV_X4)                        0.02       0.73 r
  U2817/ZN (OAI21_X2)                      0.02       0.75 f
  U4756/ZN (OAI211_X2)                     0.06       0.82 r
  iAddr[22] (out)                          0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U3853/ZN (NAND2_X2)                      0.03       0.43 f
  U4620/ZN (NAND2_X2)                      0.04       0.47 r
  U4621/ZN (INV_X4)                        0.01       0.48 f
  U2751/ZN (OAI21_X2)                      0.06       0.53 r
  U4623/ZN (INV_X4)                        0.02       0.55 f
  U4024/ZN (NAND3_X4)                      0.03       0.58 r
  U4132/ZN (NAND3_X1)                      0.03       0.61 f
  U4667/ZN (NAND2_X2)                      0.04       0.65 r
  U4669/ZN (INV_X4)                        0.01       0.66 f
  U4292/ZN (NAND2_X1)                      0.03       0.69 r
  U4670/ZN (NAND3_X2)                      0.03       0.72 f
  U4672/ZN (NAND3_X2)                      0.07       0.79 r
  iAddr[16] (out)                          0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U3853/ZN (NAND2_X2)                      0.03       0.43 f
  U4620/ZN (NAND2_X2)                      0.04       0.47 r
  U4621/ZN (INV_X4)                        0.01       0.48 f
  U2751/ZN (OAI21_X2)                      0.06       0.53 r
  U4623/ZN (INV_X4)                        0.02       0.55 f
  U4024/ZN (NAND3_X4)                      0.03       0.58 r
  U4022/ZN (NAND2_X4)                      0.02       0.60 f
  U4758/ZN (INV_X4)                        0.02       0.61 r
  U4759/ZN (NAND4_X2)                      0.03       0.64 f
  U2815/ZN (NAND2_X2)                      0.05       0.69 r
  U3855/ZN (AOI21_X4)                      0.02       0.71 f
  U4760/ZN (OAI21_X2)                      0.04       0.75 r
  U3202/ZN (NAND3_X2)                      0.04       0.79 f
  iAddr[20] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  iAddr[11] (out)                          0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4131/ZN (INV_X2)                        0.01       0.56 f
  U4058/ZN (OAI21_X1)                      0.07       0.63 r
  U4703/ZN (INV_X4)                        0.01       0.64 f
  U3107/ZN (NOR2_X2)                       0.03       0.68 r
  U4704/ZN (XNOR2_X2)                      0.02       0.70 f
  U4707/ZN (OAI211_X2)                     0.08       0.78 r
  iAddr[15] (out)                          0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U4130/ZN (NAND4_X1)                      0.05       0.62 r
  U4763/ZN (NAND2_X2)                      0.03       0.65 f
  U2814/ZN (AOI21_X2)                      0.04       0.69 r
  U4764/ZN (OAI21_X2)                      0.03       0.72 f
  U3200/ZN (NAND3_X2)                      0.05       0.77 r
  iAddr[18] (out)                          0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U4407/ZN (OAI21_X1)                      0.07       0.65 r
  U4702/ZN (OAI211_X2)                     0.03       0.68 f
  U3199/ZN (NAND3_X2)                      0.06       0.74 r
  iAddr[12] (out)                          0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U4744/ZN (XNOR2_X2)                      0.07       0.70 r
  U4366/ZN (OAI211_X4)                     0.03       0.73 f
  iAddr[10] (out)                          0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4131/ZN (INV_X2)                        0.01       0.56 f
  U4058/ZN (OAI21_X1)                      0.07       0.63 r
  U4709/ZN (NAND3_X2)                      0.03       0.66 f
  U4711/ZN (NAND3_X2)                      0.06       0.72 r
  iAddr[14] (out)                          0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U3844/ZN (INV_X2)                        0.02       0.56 r
  U3106/ZN (AOI21_X2)                      0.02       0.58 f
  U4712/ZN (XNOR2_X2)                      0.06       0.64 f
  U4715/ZN (OAI211_X2)                     0.07       0.71 r
  iAddr[13] (out)                          0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4748/ZN (INV_X4)                        0.01       0.58 f
  U4749/ZN (NAND2_X2)                      0.02       0.60 r
  U4750/ZN (NAND3_X2)                      0.02       0.62 f
  U3198/ZN (NAND3_X2)                      0.06       0.68 r
  iAddr[9] (out)                           0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U4735/ZN (INV_X4)                        0.01       0.53 f
  U4736/ZN (XNOR2_X2)                      0.05       0.58 f
  U4739/ZN (OAI211_X2)                     0.07       0.65 r
  iAddr[8] (out)                           0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/Q (DFFR_X1)             0.18       0.18 f
  U4521/ZN (XNOR2_X2)                      0.06       0.24 f
  U2986/ZN (OAI21_X2)                      0.05       0.29 r
  U2985/ZN (INV_X4)                        0.02       0.31 f
  U2777/ZN (INV_X4)                        0.03       0.33 r
  U2697/ZN (NAND2_X2)                      0.05       0.38 f
  U2696/ZN (INV_X4)                        0.09       0.47 r
  U3125/ZN (NAND3_X2)                      0.03       0.50 f
  U3124/ZN (OAI21_X2)                      0.05       0.54 r
  U4864/ZN (INV_X4)                        0.01       0.56 f
  U3190/ZN (OAI21_X2)                      0.04       0.59 r
  iAddr[0] (out)                           0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4741/ZN (INV_X4)                        0.01       0.47 f
  U4742/ZN (NAND2_X2)                      0.02       0.49 r
  U4194/ZN (NAND3_X1)                      0.03       0.52 f
  U3197/ZN (NAND3_X2)                      0.07       0.59 r
  iAddr[7] (out)                           0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.07       0.27 f
  U3854/ZN (NAND2_X4)                      0.03       0.30 r
  U4610/ZN (NAND4_X2)                      0.03       0.33 f
  U4611/ZN (INV_X4)                        0.02       0.35 r
  U4618/ZN (OAI21_X4)                      0.02       0.38 f
  U3853/ZN (NAND2_X2)                      0.04       0.42 r
  U4620/ZN (NAND2_X2)                      0.03       0.45 f
  U4727/ZN (XNOR2_X2)                      0.06       0.51 f
  U4730/ZN (OAI211_X2)                     0.06       0.57 r
  iAddr[6] (out)                           0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/Q (DFFR_X1)             0.18       0.18 f
  U4521/ZN (XNOR2_X2)                      0.06       0.24 f
  U2986/ZN (OAI21_X2)                      0.05       0.29 r
  U2985/ZN (INV_X4)                        0.02       0.31 f
  U2777/ZN (INV_X4)                        0.03       0.33 r
  U2697/ZN (NAND2_X2)                      0.05       0.38 f
  U2696/ZN (INV_X4)                        0.09       0.47 r
  U4733/ZN (NAND3_X2)                      0.03       0.50 f
  U3196/ZN (NAND3_X2)                      0.06       0.56 r
  iAddr[5] (out)                           0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/Q (DFFR_X1)             0.18       0.18 f
  U4521/ZN (XNOR2_X2)                      0.06       0.24 f
  U2986/ZN (OAI21_X2)                      0.05       0.29 r
  U2985/ZN (INV_X4)                        0.02       0.31 f
  U2777/ZN (INV_X4)                        0.03       0.33 r
  U2697/ZN (NAND2_X2)                      0.05       0.38 f
  U2696/ZN (INV_X4)                        0.09       0.47 r
  U3121/ZN (AOI21_X2)                      0.04       0.51 f
  U3191/ZN (OAI21_X2)                      0.05       0.55 r
  iAddr[1] (out)                           0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/Q (DFFR_X1)             0.18       0.18 f
  U4521/ZN (XNOR2_X2)                      0.06       0.24 f
  U2986/ZN (OAI21_X2)                      0.05       0.29 r
  U2985/ZN (INV_X4)                        0.02       0.31 f
  U3540/ZN (INV_X2)                        0.04       0.34 r
  U2822/ZN (NAND2_X2)                      0.06       0.40 f
  U3544/ZN (INV_X4)                        0.07       0.47 r
  U3192/ZN (NAND2_X2)                      0.03       0.49 f
  U4411/ZN (OAI211_X4)                     0.05       0.55 r
  iAddr[2] (out)                           0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/Q (DFFR_X1)             0.18       0.18 f
  U4521/ZN (XNOR2_X2)                      0.06       0.24 f
  U2986/ZN (OAI21_X2)                      0.05       0.29 r
  U2985/ZN (INV_X4)                        0.02       0.31 f
  U3540/ZN (INV_X2)                        0.04       0.34 r
  U2822/ZN (NAND2_X2)                      0.06       0.40 f
  U3544/ZN (INV_X4)                        0.07       0.47 r
  U4245/ZN (NAND2_X4)                      0.02       0.48 f
  U3193/ZN (OAI211_X2)                     0.06       0.55 r
  iAddr[3] (out)                           0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X1)            0.00       0.00 r
  ex_mem/op0_q_reg/Q (DFFR_X1)             0.18       0.18 f
  U4521/ZN (XNOR2_X2)                      0.06       0.24 f
  U2986/ZN (OAI21_X2)                      0.05       0.29 r
  U2985/ZN (INV_X4)                        0.02       0.31 f
  U3540/ZN (INV_X2)                        0.04       0.34 r
  U2822/ZN (NAND2_X2)                      0.06       0.40 f
  U3544/ZN (INV_X4)                        0.07       0.47 r
  U3195/ZN (NAND2_X2)                      0.02       0.49 f
  U3194/ZN (OAI211_X2)                     0.06       0.54 r
  iAddr[4] (out)                           0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/Q (DFF_X2)             0.17       0.17 f
  U4106/ZN (NOR2_X4)                       0.04       0.21 r
  U4007/ZN (INV_X8)                        0.02       0.23 f
  U4474/ZN (INV_X32)                       0.02       0.26 r
  U4515/ZN (NAND2_X4)                      0.05       0.30 f
  U3556/ZN (INV_X4)                        0.04       0.34 r
  U5264/ZN (NAND2_X2)                      0.02       0.37 f
  U3664/ZN (AND2_X4)                       0.06       0.43 f
  U4394/ZN (NAND3_X1)                      0.08       0.51 r
  regWrData[12] (out)                      0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/Q (DFF_X2)             0.17       0.17 f
  U4106/ZN (NOR2_X4)                       0.04       0.21 r
  U4007/ZN (INV_X8)                        0.02       0.23 f
  U4474/ZN (INV_X32)                       0.02       0.26 r
  U3782/ZN (INV_X8)                        0.01       0.27 f
  U4279/ZN (NOR2_X1)                       0.05       0.33 r
  U5235/ZN (NAND2_X2)                      0.04       0.37 f
  U5236/ZN (NAND2_X2)                      0.03       0.40 r
  U5237/ZN (INV_X4)                        0.02       0.42 f
  U2936/ZN (NAND3_X1)                      0.08       0.50 r
  regWrData[2] (out)                       0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: if_id/instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[28]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[28]/QN (DFFR_X1)       0.20       0.20 r
  U4141/ZN (NAND2_X2)                      0.04       0.24 f
  U4140/ZN (NOR3_X2)                       0.08       0.32 r
  U2623/ZN (NAND2_X2)                      0.04       0.36 f
  U4392/ZN (INV_X4)                        0.04       0.40 r
  U6623/ZN (NOR2_X1)                       0.03       0.42 f
  U2626/ZN (INV_X2)                        0.03       0.45 r
  U2627/ZN (INV_X4)                        0.01       0.46 f
  U6622/ZN (INV_X1)                        0.03       0.50 r
  rs2[1] (out)                             0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: if_id/instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[28]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[28]/QN (DFFR_X1)       0.20       0.20 r
  U4141/ZN (NAND2_X2)                      0.04       0.24 f
  U4140/ZN (NOR3_X2)                       0.08       0.32 r
  U2623/ZN (NAND2_X2)                      0.04       0.36 f
  U4392/ZN (INV_X4)                        0.04       0.40 r
  U6621/ZN (NOR2_X1)                       0.03       0.43 f
  U6620/ZN (INV_X1)                        0.06       0.49 r
  rs2[2] (out)                             0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: if_id/instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[28]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[28]/QN (DFFR_X1)       0.20       0.20 r
  U4141/ZN (NAND2_X2)                      0.04       0.24 f
  U4140/ZN (NOR3_X2)                       0.08       0.32 r
  U2623/ZN (NAND2_X2)                      0.04       0.36 f
  U4392/ZN (INV_X4)                        0.04       0.40 r
  U6619/ZN (NOR2_X1)                       0.03       0.43 f
  U6618/ZN (INV_X1)                        0.06       0.49 r
  rs2[3] (out)                             0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: if_id/instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[28]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[28]/QN (DFFR_X1)       0.20       0.20 r
  U4141/ZN (NAND2_X2)                      0.04       0.24 f
  U4140/ZN (NOR3_X2)                       0.08       0.32 r
  U2623/ZN (NAND2_X2)                      0.04       0.36 f
  U4392/ZN (INV_X4)                        0.04       0.40 r
  U3138/ZN (NOR2_X2)                       0.03       0.42 f
  U6624/ZN (INV_X1)                        0.04       0.47 r
  rs2[0] (out)                             0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/Q (DFF_X2)             0.17       0.17 f
  U4106/ZN (NOR2_X4)                       0.04       0.21 r
  U4007/ZN (INV_X8)                        0.02       0.23 f
  U4278/ZN (NOR3_X1)                       0.15       0.38 r
  U3182/ZN (NOR2_X2)                       0.02       0.40 f
  U3181/ZN (NAND3_X2)                      0.06       0.47 r
  regWrData[0] (out)                       0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U2797/ZN (NAND2_X2)                      0.04       0.29 f
  U3757/ZN (OAI21_X1)                      0.08       0.37 r
  U5239/ZN (INV_X4)                        0.02       0.38 f
  U5240/ZN (NAND4_X2)                      0.07       0.45 r
  regWrData[1] (out)                       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U3760/ZN (INV_X4)                        0.03       0.14 f
  U4371/ZN (NAND2_X4)                      0.03       0.17 r
  U2812/ZN (INV_X4)                        0.02       0.18 f
  U4510/ZN (NAND2_X4)                      0.02       0.21 r
  U4468/ZN (INV_X8)                        0.01       0.22 f
  U3539/ZN (INV_X8)                        0.03       0.25 r
  U2655/ZN (INV_X16)                       0.03       0.28 f
  U4513/ZN (NAND2_X4)                      0.03       0.31 r
  U4154/ZN (INV_X8)                        0.02       0.33 f
  U3709/ZN (INV_X16)                       0.03       0.35 r
  U3098/ZN (NOR2_X2)                       0.02       0.37 f
  U4028/ZN (NOR2_X1)                       0.05       0.42 r
  U5289/ZN (NAND2_X2)                      0.03       0.45 f
  regWrData[14] (out)                      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3749/ZN (OAI222_X1)                     0.13       0.44 r
  regWrData[21] (out)                      0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3746/ZN (OAI222_X1)                     0.13       0.44 r
  regWrData[23] (out)                      0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3748/ZN (OAI222_X1)                     0.13       0.44 r
  regWrData[24] (out)                      0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3745/ZN (OAI222_X1)                     0.13       0.44 r
  regWrData[25] (out)                      0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3743/ZN (OAI222_X1)                     0.13       0.44 r
  regWrData[27] (out)                      0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3744/ZN (OAI222_X1)                     0.13       0.44 r
  regWrData[28] (out)                      0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3747/ZN (OAI222_X1)                     0.13       0.44 r
  regWrData[29] (out)                      0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U3760/ZN (INV_X4)                        0.03       0.14 f
  U4371/ZN (NAND2_X4)                      0.03       0.17 r
  U2812/ZN (INV_X4)                        0.02       0.18 f
  U4510/ZN (NAND2_X4)                      0.02       0.21 r
  U4468/ZN (INV_X8)                        0.01       0.22 f
  U3539/ZN (INV_X8)                        0.03       0.25 r
  U2655/ZN (INV_X16)                       0.03       0.28 f
  U4513/ZN (NAND2_X4)                      0.03       0.31 r
  U4154/ZN (INV_X8)                        0.02       0.33 f
  U3709/ZN (INV_X16)                       0.03       0.35 r
  U3102/ZN (NOR2_X2)                       0.02       0.37 f
  U3490/ZN (NOR2_X2)                       0.04       0.41 r
  U3489/ZN (NAND3_X2)                      0.03       0.44 f
  regWrData[15] (out)                      0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U4171/ZN (INV_X4)                        0.02       0.14 f
  U2692/ZN (INV_X4)                        0.06       0.20 r
  U2691/ZN (INV_X4)                        0.05       0.25 f
  U2796/ZN (NAND3_X1)                      0.09       0.34 r
  U5224/ZN (AND2_X2)                       0.06       0.40 r
  U3185/ZN (NAND3_X2)                      0.03       0.43 f
  regWrData[4] (out)                       0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U5248/ZN (NAND2_X2)                      0.03       0.28 f
  U2802/ZN (NOR2_X2)                       0.04       0.32 r
  U2800/ZN (AOI21_X2)                      0.03       0.35 f
  U5249/ZN (NAND4_X2)                      0.07       0.42 r
  regWrData[6] (out)                       0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U4171/ZN (INV_X4)                        0.02       0.14 f
  U2692/ZN (INV_X4)                        0.06       0.20 r
  U2691/ZN (INV_X4)                        0.05       0.25 f
  U3040/ZN (NAND3_X2)                      0.05       0.30 r
  U4137/ZN (NAND3_X2)                      0.03       0.33 f
  U4072/ZN (NOR2_X2)                       0.06       0.39 r
  U4073/ZN (INV_X1)                        0.03       0.42 f
  regWrData[5] (out)                       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: if_id/instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[28]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[28]/QN (DFFR_X1)       0.20       0.20 r
  U4141/ZN (NAND2_X2)                      0.04       0.24 f
  U4140/ZN (NOR3_X2)                       0.08       0.32 r
  U2623/ZN (NAND2_X2)                      0.04       0.36 f
  U4139/ZN (NAND2_X2)                      0.05       0.40 r
  rs2[4] (out)                             0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3723/ZN (OAI222_X2)                     0.09       0.40 r
  regWrData[18] (out)                      0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3708/ZN (OAI222_X2)                     0.09       0.40 r
  regWrData[20] (out)                      0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U5323/ZN (OAI222_X2)                     0.09       0.40 r
  regWrData[22] (out)                      0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U2797/ZN (NAND2_X2)                      0.04       0.29 f
  U2795/ZN (NOR2_X2)                       0.04       0.33 r
  U3891/ZN (INV_X2)                        0.02       0.35 f
  U3183/ZN (NAND3_X2)                      0.05       0.40 r
  regWrData[3] (out)                       0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U3760/ZN (INV_X4)                        0.03       0.14 f
  U4371/ZN (NAND2_X4)                      0.03       0.17 r
  U2812/ZN (INV_X4)                        0.02       0.18 f
  U4510/ZN (NAND2_X4)                      0.02       0.21 r
  U4468/ZN (INV_X8)                        0.01       0.22 f
  U3539/ZN (INV_X8)                        0.03       0.25 r
  U2655/ZN (INV_X16)                       0.03       0.28 f
  U4134/ZN (NAND2_X4)                      0.03       0.31 r
  U3095/ZN (INV_X4)                        0.01       0.32 f
  U2938/ZN (AOI22_X2)                      0.04       0.36 r
  U3878/ZN (NAND3_X2)                      0.04       0.40 f
  regWrData[8] (out)                       0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U3760/ZN (INV_X4)                        0.03       0.14 f
  U4371/ZN (NAND2_X4)                      0.03       0.17 r
  U2812/ZN (INV_X4)                        0.02       0.18 f
  U4510/ZN (NAND2_X4)                      0.02       0.21 r
  U4468/ZN (INV_X8)                        0.01       0.22 f
  U3539/ZN (INV_X8)                        0.03       0.25 r
  U2655/ZN (INV_X16)                       0.03       0.28 f
  U4513/ZN (NAND2_X4)                      0.03       0.31 r
  U4154/ZN (INV_X8)                        0.02       0.33 f
  U2942/ZN (NAND2_X2)                      0.03       0.36 r
  U2939/ZN (NAND4_X2)                      0.04       0.40 f
  regWrData[13] (out)                      0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3463/ZN (OAI222_X2)                     0.09       0.40 r
  regWrData[19] (out)                      0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4514/ZN (NAND2_X4)                      0.02       0.27 f
  U3633/ZN (INV_X8)                        0.02       0.29 r
  U3632/ZN (INV_X16)                       0.02       0.31 f
  U3711/ZN (OAI222_X2)                     0.09       0.40 r
  regWrData[26] (out)                      0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U3760/ZN (INV_X4)                        0.03       0.14 f
  U4371/ZN (NAND2_X4)                      0.03       0.17 r
  U2812/ZN (INV_X4)                        0.02       0.18 f
  U4510/ZN (NAND2_X4)                      0.02       0.21 r
  U4468/ZN (INV_X8)                        0.01       0.22 f
  U3539/ZN (INV_X8)                        0.03       0.25 r
  U2655/ZN (INV_X16)                       0.03       0.28 f
  U3991/ZN (NAND3_X2)                      0.05       0.33 r
  U3988/ZN (NAND3_X2)                      0.03       0.36 f
  U3989/ZN (INV_X4)                        0.02       0.38 r
  U2937/ZN (NAND2_X2)                      0.02       0.40 f
  regWrData[7] (out)                       0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3599/ZN (AND2_X4)                                      0.07       0.25 f
  U3535/ZN (INV_X4)                                       0.08       0.33 r
  U6550/ZN (OAI222_X1)                                    0.06       0.39 f
  memWrData[0] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3599/ZN (AND2_X4)                                      0.07       0.25 f
  U3535/ZN (INV_X4)                                       0.08       0.33 r
  U6540/ZN (OAI222_X1)                                    0.06       0.39 f
  memWrData[4] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3599/ZN (AND2_X4)                                      0.07       0.25 f
  U3535/ZN (INV_X4)                                       0.08       0.33 r
  U6538/ZN (OAI222_X1)                                    0.06       0.39 f
  memWrData[6] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3599/ZN (AND2_X4)                                      0.07       0.25 f
  U3535/ZN (INV_X4)                                       0.08       0.33 r
  U6536/ZN (OAI222_X1)                                    0.06       0.39 f
  memWrData[8] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6543/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[1] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6542/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[2] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6541/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[3] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6539/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[5] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6537/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[7] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6535/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[9] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6549/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[10] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6548/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[11] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6547/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[12] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6546/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[13] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6545/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[14] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6544/ZN (OAI222_X1)                                    0.07       0.39 f
  memWrData[15] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U4171/ZN (INV_X4)                        0.02       0.14 f
  U4333/ZN (INV_X16)                       0.02       0.15 r
  U3776/ZN (NAND4_X2)                      0.03       0.18 f
  U2647/ZN (INV_X4)                        0.02       0.21 r
  U2646/ZN (INV_X8)                        0.02       0.22 f
  U4283/ZN (NOR2_X2)                       0.04       0.26 r
  U2806/ZN (NAND2_X2)                      0.03       0.29 f
  U4127/ZN (NAND4_X1)                      0.10       0.39 r
  regWrData[11] (out)                      0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U3760/ZN (INV_X4)                        0.03       0.14 f
  U4371/ZN (NAND2_X4)                      0.03       0.17 r
  U2812/ZN (INV_X4)                        0.02       0.18 f
  U4510/ZN (NAND2_X4)                      0.02       0.21 r
  U4468/ZN (INV_X8)                        0.01       0.22 f
  U3539/ZN (INV_X8)                        0.03       0.25 r
  U2655/ZN (INV_X16)                       0.03       0.28 f
  U3627/ZN (AND2_X4)                       0.06       0.34 f
  U5218/ZN (NAND2_X2)                      0.02       0.36 r
  U3189/ZN (NAND3_X2)                      0.03       0.39 f
  regWrData[31] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/Q (DFF_X2)             0.17       0.17 f
  U4106/ZN (NOR2_X4)                       0.04       0.21 r
  U4007/ZN (INV_X8)                        0.02       0.23 f
  U4474/ZN (INV_X32)                       0.02       0.26 r
  U3782/ZN (INV_X8)                        0.01       0.27 f
  U4082/ZN (NOR2_X1)                       0.05       0.33 r
  U5295/ZN (NAND2_X2)                      0.03       0.36 f
  U5298/ZN (NAND3_X4)                      0.02       0.38 r
  regWrData[17] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6313/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[16] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6314/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[17] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6315/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[18] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6316/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[19] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6317/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[20] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6318/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[21] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6319/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[22] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6320/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[23] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6321/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[24] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6322/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[25] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3619/ZN (INV_X4)                                       0.08       0.33 r
  U6323/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[26] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6324/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[27] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6325/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[28] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6326/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[29] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6327/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[30] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U3571/ZN (AND2_X4)                                      0.07       0.25 f
  U3620/ZN (INV_X4)                                       0.08       0.33 r
  U6328/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[31] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U4171/ZN (INV_X4)                        0.02       0.14 f
  U4333/ZN (INV_X16)                       0.02       0.15 r
  U3776/ZN (NAND4_X2)                      0.03       0.18 f
  U2647/ZN (INV_X4)                        0.02       0.21 r
  U2646/ZN (INV_X8)                        0.02       0.22 f
  U2805/ZN (NOR2_X1)                       0.05       0.28 r
  U2804/ZN (NAND2_X2)                      0.03       0.31 f
  U5273/ZN (NAND4_X2)                      0.05       0.36 r
  regWrData[10] (out)                      0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U3760/ZN (INV_X4)                        0.03       0.14 f
  U4371/ZN (NAND2_X4)                      0.03       0.17 r
  U2812/ZN (INV_X4)                        0.02       0.18 f
  U4510/ZN (NAND2_X4)                      0.02       0.21 r
  U4468/ZN (INV_X8)                        0.01       0.22 f
  U3539/ZN (INV_X8)                        0.03       0.25 r
  U2655/ZN (INV_X16)                       0.03       0.28 f
  U5321/ZN (NAND3_X2)                      0.04       0.32 r
  U5322/ZN (OAI211_X2)                     0.04       0.36 f
  regWrData[30] (out)                      0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: mem_wb/fp_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       0.00 r
  mem_wb/fp_q_reg/Q (DFF_X2)               0.17       0.17 f
  U4350/ZN (NAND2_X4)                      0.03       0.21 r
  U4428/ZN (INV_X8)                        0.02       0.23 f
  U4518/ZN (INV_X32)                       0.03       0.25 r
  U4488/ZN (NAND4_X1)                      0.04       0.30 f
  U5319/ZN (NAND4_X2)                      0.06       0.35 r
  regWrData[9] (out)                       0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U3765/ZN (INV_X4)                                       0.01       0.14 f
  U3766/ZN (INV_X8)                                       0.03       0.16 r
  U4344/ZN (INV_X4)                                       0.02       0.18 f
  U4512/ZN (NAND2_X4)                                     0.03       0.21 r
  U4267/ZN (INV_X8)                                       0.02       0.23 f
  U4511/ZN (INV_X32)                                      0.02       0.25 r
  U4099/ZN (NOR2_X1)                                      0.03       0.28 f
  U5196/ZN (NOR3_X4)                                      0.06       0.35 r
  U5200/ZN (NAND3_X4)                                     0.03       0.38 f
  U5403/Z (MUX2_X2)                                       0.14       0.51 f
  U5404/ZN (INV_X4)                                       0.03       0.54 r
  U5903/ZN (XNOR2_X2)                                     0.07       0.61 r
  U5908/ZN (INV_X4)                                       0.01       0.63 f
  U2739/ZN (NAND2_X2)                                     0.06       0.69 r
  U2660/ZN (NAND2_X2)                                     0.02       0.71 f
  U2659/ZN (NOR3_X2)                                      0.05       0.76 r
  U2658/ZN (NAND2_X2)                                     0.03       0.79 f
  U5919/ZN (NOR2_X4)                                      0.05       0.84 r
  U4501/ZN (NAND2_X4)                                     0.02       0.87 f
  U4495/ZN (NAND2_X4)                                     0.04       0.90 r
  U4342/ZN (NAND4_X2)                                     0.03       0.94 f
  U4473/ZN (NAND2_X4)                                     0.03       0.96 r
  U5963/ZN (XNOR2_X2)                                     0.07       1.03 r
  U5964/ZN (INV_X4)                                       0.02       1.05 f
  U6295/ZN (NOR2_X4)                                      0.03       1.07 r
  U6296/ZN (AOI21_X4)                                     0.02       1.09 f
  U6297/ZN (AOI211_X4)                                    0.07       1.17 r
  U4417/ZN (AOI21_X4)                                     0.02       1.19 f
  ex_mem/aluRes_q_reg[0]/D (DFFR_X1)                      0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[0]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  U4309/ZN (NAND2_X4)                      0.02       0.81 f
  U3946/ZN (INV_X8)                        0.02       0.82 r
  U4800/ZN (NAND3_X4)                      0.03       0.86 f
  U4244/ZN (INV_X8)                        0.02       0.88 r
  U4801/ZN (NAND3_X2)                      0.03       0.90 f
  U4804/ZN (NOR3_X4)                       0.03       0.94 r
  U4447/ZN (NAND2_X4)                      0.03       0.97 f
  U2598/ZN (INV_X16)                       0.02       0.99 r
  U2597/ZN (NAND4_X4)                      0.03       1.02 f
  U4811/ZN (XNOR2_X2)                      0.07       1.08 f
  U4813/Z (MUX2_X2)                        0.11       1.20 f
  ifetch/dffa/q_reg[31]/D (DFFRS_X2)       0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[31]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/incPC_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[7]/CK (DFFR_X2)                      0.00       0.00 r
  ex_mem/incPC_q_reg[7]/Q (DFFR_X2)                       0.20       0.20 f
  U2622/ZN (NAND2_X4)                                     0.04       0.24 r
  U2619/ZN (INV_X8)                                       0.01       0.25 f
  U2618/ZN (NAND2_X4)                                     0.02       0.27 r
  U4545/ZN (INV_X4)                                       0.01       0.28 f
  U3118/ZN (NAND2_X2)                                     0.02       0.31 r
  U4547/ZN (INV_X4)                                       0.02       0.32 f
  U2625/ZN (NAND2_X4)                                     0.02       0.35 r
  U4548/ZN (INV_X4)                                       0.01       0.36 f
  U3112/ZN (NAND2_X2)                                     0.02       0.38 r
  U3111/ZN (INV_X4)                                       0.02       0.40 f
  U2636/ZN (NAND2_X4)                                     0.03       0.42 r
  U2635/ZN (NOR2_X4)                                      0.02       0.44 f
  U4491/ZN (NAND2_X4)                                     0.03       0.47 r
  U4549/ZN (INV_X4)                                       0.01       0.48 f
  U3113/ZN (NAND2_X2)                                     0.02       0.51 r
  U4550/ZN (INV_X4)                                       0.01       0.52 f
  U3114/ZN (NAND2_X2)                                     0.03       0.55 r
  U4551/ZN (INV_X4)                                       0.01       0.57 f
  U4413/ZN (NAND2_X4)                                     0.02       0.59 r
  U4018/ZN (INV_X4)                                       0.01       0.60 f
  U4461/ZN (NAND2_X4)                                     0.02       0.62 r
  U4552/ZN (INV_X4)                                       0.01       0.63 f
  U3116/ZN (NAND2_X2)                                     0.02       0.66 r
  U3115/ZN (INV_X4)                                       0.02       0.67 f
  U2594/ZN (NAND2_X4)                                     0.02       0.70 r
  U4553/ZN (INV_X4)                                       0.01       0.71 f
  U4459/ZN (NAND2_X4)                                     0.02       0.73 r
  U4158/ZN (INV_X4)                                       0.02       0.74 f
  U4492/ZN (NAND2_X4)                                     0.02       0.77 r
  U4554/ZN (INV_X4)                                       0.01       0.78 f
  U3117/ZN (NAND2_X2)                                     0.02       0.80 r
  U4084/ZN (INV_X4)                                       0.02       0.82 f
  U2620/ZN (NAND2_X4)                                     0.02       0.84 r
  U4555/ZN (INV_X4)                                       0.01       0.85 f
  U4263/ZN (NAND2_X4)                                     0.02       0.87 r
  U3784/ZN (INV_X4)                                       0.01       0.89 f
  U2638/ZN (NAND2_X4)                                     0.02       0.91 r
  U2637/ZN (NOR2_X4)                                      0.02       0.93 f
  U4460/ZN (NAND2_X4)                                     0.03       0.96 r
  U4556/ZN (INV_X4)                                       0.01       0.97 f
  U3127/ZN (NAND2_X2)                                     0.03       1.00 r
  U4362/ZN (NOR2_X2)                                      0.02       1.02 f
  U4557/ZN (XNOR2_X2)                                     0.06       1.09 f
  U4558/Z (MUX2_X2)                                       0.12       1.20 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X1)                    0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.08       0.22 r
  U2600/ZN (NAND2_X4)                      0.02       0.24 f
  U3801/ZN (NAND2_X4)                      0.03       0.27 r
  U4585/ZN (INV_X4)                        0.02       0.29 f
  U4189/ZN (NAND2_X4)                      0.02       0.31 r
  U3857/ZN (NAND3_X2)                      0.02       0.33 f
  U3047/ZN (NAND3_X2)                      0.03       0.37 r
  U4592/ZN (OAI21_X4)                      0.03       0.40 f
  U4187/ZN (NAND2_X4)                      0.03       0.42 r
  U4595/ZN (OAI21_X4)                      0.03       0.45 f
  U2595/ZN (INV_X8)                        0.02       0.47 r
  U4596/ZN (NOR2_X4)                       0.01       0.49 f
  U4597/ZN (NOR2_X4)                       0.03       0.52 r
  U2676/ZN (NOR2_X2)                       0.02       0.54 f
  U2674/ZN (NOR2_X2)                       0.04       0.58 r
  U2677/ZN (OAI22_X2)                      0.04       0.62 f
  U4370/ZN (NAND2_X4)                      0.03       0.65 r
  U4369/ZN (NAND2_X4)                      0.02       0.67 f
  U3048/ZN (INV_X4)                        0.02       0.69 r
  U4656/ZN (NAND3_X4)                      0.03       0.72 f
  U4657/ZN (NAND3_X4)                      0.03       0.75 r
  U4658/ZN (OAI21_X4)                      0.03       0.78 f
  U2587/ZN (NAND2_X4)                      0.03       0.81 r
  U4788/ZN (NAND2_X2)                      0.02       0.83 f
  U4789/ZN (XNOR2_X2)                      0.07       0.90 f
  U4368/ZN (OAI211_X4)                     0.06       0.96 r
  U4914/ZN (INV_X4)                        0.01       0.97 f
  U3142/ZN (NOR2_X2)                       0.03       1.00 r
  U3798/ZN (NAND2_X2)                      0.02       1.02 f
  U4915/ZN (XNOR2_X2)                      0.06       1.08 f
  U4405/Z (MUX2_X1)                        0.11       1.19 f
  ifetch/dffa/q_reg[30]/D (DFFRS_X2)       0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[30]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4390/ZN (NAND2_X4)                                     0.04       0.77 r
  U4046/ZN (INV_X8)                                       0.02       0.79 f
  U3924/ZN (NOR3_X1)                                      0.09       0.88 r
  U3466/ZN (OAI211_X4)                                    0.04       0.92 f
  U5873/ZN (AOI22_X2)                                     0.09       1.00 r
  U5877/ZN (NAND3_X4)                                     0.03       1.04 f
  U3781/ZN (INV_X2)                                       0.04       1.08 r
  U3845/ZN (OAI22_X4)                                     0.03       1.11 f
  U4180/ZN (NOR2_X2)                                      0.05       1.15 r
  U5921/ZN (NAND4_X2)                                     0.03       1.18 f
  ex_mem/aluRes_q_reg[26]/D (DFFR_X1)                     0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[26]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/aluCtrl_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U2876/ZN (INV_X4)                        0.05       0.88 f
  U4522/ZN (NOR2_X4)                       0.05       0.93 r
  U2628/ZN (NAND3_X4)                      0.04       0.97 f
  U6447/ZN (OAI33_X1)                      0.11       1.08 r
  U2630/ZN (AOI21_X2)                      0.04       1.12 f
  U6446/ZN (NAND3_X1)                      0.06       1.18 r
  id_ex/aluCtrl_q_reg[1]/D (DFFR_X2)       0.00       1.18 r
  data arrival time                                   1.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/aluCtrl_q_reg[1]/CK (DFFR_X2)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  U4309/ZN (NAND2_X4)                      0.02       0.81 f
  U3946/ZN (INV_X8)                        0.02       0.82 r
  U4800/ZN (NAND3_X4)                      0.03       0.86 f
  U4244/ZN (INV_X8)                        0.02       0.88 r
  U4801/ZN (NAND3_X2)                      0.03       0.90 f
  U4804/ZN (NOR3_X4)                       0.03       0.94 r
  U4447/ZN (NAND2_X4)                      0.03       0.97 f
  U2598/ZN (INV_X16)                       0.02       0.99 r
  U4374/ZN (NAND2_X4)                      0.02       1.00 f
  U4406/ZN (XNOR2_X1)                      0.07       1.07 f
  U4912/Z (MUX2_X2)                        0.12       1.19 f
  ifetch/dffa/q_reg[29]/D (DFFRS_X2)       0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[29]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U2592/ZN (NAND2_X1)                      0.06       0.99 r
  U2833/ZN (OAI21_X2)                      0.03       1.02 f
  U3579/ZN (AND2_X4)                       0.06       1.08 f
  U4898/Z (MUX2_X2)                        0.11       1.19 f
  ifetch/dffa/q_reg[24]/D (DFFRS_X2)       0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[24]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/aluCtrl_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U2875/ZN (INV_X4)                        0.06       0.92 r
  U4532/ZN (NAND2_X2)                      0.04       0.96 f
  U4533/ZN (INV_X4)                        0.02       0.97 r
  U6449/ZN (NAND3_X1)                      0.03       1.01 f
  U6445/ZN (OAI221_X1)                     0.12       1.13 r
  U4956/ZN (NAND2_X2)                      0.02       1.15 f
  U4959/ZN (NAND4_X2)                      0.04       1.19 r
  id_ex/aluCtrl_q_reg[0]/D (DFFR_X1)       0.00       1.19 r
  data arrival time                                   1.19

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/aluCtrl_q_reg[0]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/setInv_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U2875/ZN (INV_X4)                        0.06       0.92 r
  U4524/ZN (NAND2_X2)                      0.03       0.95 f
  U4525/ZN (INV_X4)                        0.03       0.98 r
  U6455/ZN (NAND3_X1)                      0.03       1.01 f
  U4393/ZN (OAI22_X2)                      0.06       1.07 r
  U3243/ZN (AOI21_X2)                      0.03       1.10 f
  U6433/ZN (NAND4_X1)                      0.08       1.18 r
  id_ex/setInv_q_reg/D (DFFR_X1)           0.00       1.18 r
  data arrival time                                   1.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/setInv_q_reg/CK (DFFR_X1)          0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[7]/CK (DFFR_X2)                      0.00       0.00 r
  ex_mem/incPC_q_reg[7]/Q (DFFR_X2)                       0.20       0.20 f
  U2622/ZN (NAND2_X4)                                     0.04       0.24 r
  U2619/ZN (INV_X8)                                       0.01       0.25 f
  U2618/ZN (NAND2_X4)                                     0.02       0.27 r
  U4545/ZN (INV_X4)                                       0.01       0.28 f
  U3118/ZN (NAND2_X2)                                     0.02       0.31 r
  U4547/ZN (INV_X4)                                       0.02       0.32 f
  U2625/ZN (NAND2_X4)                                     0.02       0.35 r
  U4548/ZN (INV_X4)                                       0.01       0.36 f
  U3112/ZN (NAND2_X2)                                     0.02       0.38 r
  U3111/ZN (INV_X4)                                       0.02       0.40 f
  U2636/ZN (NAND2_X4)                                     0.03       0.42 r
  U2635/ZN (NOR2_X4)                                      0.02       0.44 f
  U4491/ZN (NAND2_X4)                                     0.03       0.47 r
  U4549/ZN (INV_X4)                                       0.01       0.48 f
  U3113/ZN (NAND2_X2)                                     0.02       0.51 r
  U4550/ZN (INV_X4)                                       0.01       0.52 f
  U3114/ZN (NAND2_X2)                                     0.03       0.55 r
  U4551/ZN (INV_X4)                                       0.01       0.57 f
  U4413/ZN (NAND2_X4)                                     0.02       0.59 r
  U4018/ZN (INV_X4)                                       0.01       0.60 f
  U4461/ZN (NAND2_X4)                                     0.02       0.62 r
  U4552/ZN (INV_X4)                                       0.01       0.63 f
  U3116/ZN (NAND2_X2)                                     0.02       0.66 r
  U3115/ZN (INV_X4)                                       0.02       0.67 f
  U2594/ZN (NAND2_X4)                                     0.02       0.70 r
  U4553/ZN (INV_X4)                                       0.01       0.71 f
  U4459/ZN (NAND2_X4)                                     0.02       0.73 r
  U4158/ZN (INV_X4)                                       0.02       0.74 f
  U4492/ZN (NAND2_X4)                                     0.02       0.77 r
  U4554/ZN (INV_X4)                                       0.01       0.78 f
  U3117/ZN (NAND2_X2)                                     0.02       0.80 r
  U4084/ZN (INV_X4)                                       0.02       0.82 f
  U2620/ZN (NAND2_X4)                                     0.02       0.84 r
  U4555/ZN (INV_X4)                                       0.01       0.85 f
  U4263/ZN (NAND2_X4)                                     0.02       0.87 r
  U3784/ZN (INV_X4)                                       0.01       0.89 f
  U2638/ZN (NAND2_X4)                                     0.02       0.91 r
  U2637/ZN (NOR2_X4)                                      0.02       0.93 f
  U4460/ZN (NAND2_X4)                                     0.03       0.96 r
  U4556/ZN (INV_X4)                                       0.01       0.97 f
  U3127/ZN (NAND2_X2)                                     0.03       1.00 r
  U4361/ZN (INV_X2)                                       0.02       1.02 f
  U4926/ZN (XNOR2_X2)                                     0.06       1.08 f
  U4927/Z (MUX2_X2)                                       0.12       1.20 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X2)                    0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U5677/ZN (NAND2_X2)                                     0.02       0.77 f
  U2999/ZN (NAND3_X2)                                     0.06       0.83 r
  U3998/ZN (NAND2_X2)                                     0.03       0.87 f
  U5723/ZN (NAND3_X4)                                     0.03       0.90 r
  U5724/ZN (NAND2_X2)                                     0.01       0.91 f
  U3605/ZN (AND3_X4)                                      0.07       0.98 f
  U3697/ZN (NOR2_X2)                                      0.04       1.02 r
  U5811/ZN (NOR2_X4)                                      0.02       1.05 f
  U5812/ZN (NAND3_X4)                                     0.03       1.08 r
  U6012/ZN (INV_X4)                                       0.02       1.09 f
  U6013/ZN (NOR2_X4)                                      0.02       1.12 r
  U6014/ZN (NOR2_X4)                                      0.01       1.13 f
  U6015/ZN (NAND4_X2)                                     0.05       1.18 r
  ex_mem/aluRes_q_reg[19]/D (DFFR_X1)                     0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[19]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U3765/ZN (INV_X4)                                       0.01       0.14 f
  U3766/ZN (INV_X8)                                       0.03       0.16 r
  U4344/ZN (INV_X4)                                       0.02       0.18 f
  U4512/ZN (NAND2_X4)                                     0.03       0.21 r
  U4267/ZN (INV_X8)                                       0.02       0.23 f
  U4511/ZN (INV_X32)                                      0.02       0.25 r
  U3768/ZN (OAI22_X2)                                     0.03       0.28 f
  U3767/ZN (AOI21_X4)                                     0.05       0.33 r
  U5193/ZN (NAND3_X2)                                     0.03       0.36 f
  U5372/Z (MUX2_X2)                                       0.14       0.50 f
  U5373/ZN (INV_X4)                                       0.03       0.54 r
  U4115/ZN (NAND4_X4)                                     0.04       0.57 f
  U4112/ZN (INV_X8)                                       0.02       0.59 r
  U4111/ZN (NAND2_X4)                                     0.02       0.61 f
  U5440/ZN (NOR3_X4)                                      0.06       0.66 r
  U4398/ZN (NAND4_X4)                                     0.04       0.71 f
  U4517/ZN (INV_X16)                                      0.04       0.75 r
  U5668/ZN (NAND2_X2)                                     0.03       0.78 f
  U5669/ZN (NAND3_X4)                                     0.03       0.81 r
  U5670/ZN (INV_X4)                                       0.01       0.82 f
  U3087/ZN (OAI21_X2)                                     0.07       0.89 r
  U5773/ZN (INV_X4)                                       0.01       0.90 f
  U3460/ZN (NOR2_X2)                                      0.03       0.93 r
  U3166/ZN (NOR2_X2)                                      0.02       0.96 f
  U3165/ZN (NAND3_X2)                                     0.06       1.01 r
  U5774/ZN (INV_X4)                                       0.01       1.02 f
  U3820/ZN (OR2_X2)                                       0.05       1.07 f
  U3780/ZN (OAI211_X1)                                    0.07       1.14 r
  U3779/ZN (INV_X4)                                       0.01       1.15 f
  U5813/ZN (NAND4_X2)                                     0.03       1.18 r
  ex_mem/aluRes_q_reg[20]/D (DFFR_X1)                     0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[20]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4390/ZN (NAND2_X4)                                     0.04       0.77 r
  U4046/ZN (INV_X8)                                       0.02       0.79 f
  U3924/ZN (NOR3_X1)                                      0.09       0.88 r
  U3466/ZN (OAI211_X4)                                    0.04       0.92 f
  U5873/ZN (AOI22_X2)                                     0.09       1.00 r
  U5877/ZN (NAND3_X4)                                     0.03       1.04 f
  U3781/ZN (INV_X2)                                       0.04       1.08 r
  U3794/ZN (NOR2_X1)                                      0.03       1.10 f
  U3796/ZN (NOR2_X2)                                      0.04       1.15 r
  U6226/ZN (NAND4_X2)                                     0.03       1.18 f
  ex_mem/aluRes_q_reg[25]/D (DFFR_X1)                     0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[25]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U5677/ZN (NAND2_X2)                                     0.02       0.77 f
  U2999/ZN (NAND3_X2)                                     0.06       0.83 r
  U3928/ZN (INV_X2)                                       0.02       0.85 f
  U3848/ZN (NOR3_X2)                                      0.05       0.91 r
  U3847/ZN (NOR3_X2)                                      0.03       0.94 f
  U6041/ZN (OAI21_X4)                                     0.04       0.98 r
  U6042/ZN (INV_X4)                                       0.02       1.00 f
  U3653/ZN (OAI211_X2)                                    0.06       1.05 r
  U4076/ZN (INV_X2)                                       0.02       1.08 f
  U2888/ZN (NOR2_X1)                                      0.05       1.13 r
  U3415/ZN (NOR3_X2)                                      0.03       1.16 f
  U6048/ZN (NAND2_X2)                                     0.03       1.19 r
  ex_mem/aluRes_q_reg[30]/D (DFFR_X1)                     0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[30]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  U4309/ZN (NAND2_X4)                      0.02       0.81 f
  U3946/ZN (INV_X8)                        0.02       0.82 r
  U4800/ZN (NAND3_X4)                      0.03       0.86 f
  U4244/ZN (INV_X8)                        0.02       0.88 r
  U4801/ZN (NAND3_X2)                      0.03       0.90 f
  U4804/ZN (NOR3_X4)                       0.03       0.94 r
  U4447/ZN (NAND2_X4)                      0.03       0.97 f
  U2598/ZN (INV_X16)                       0.02       0.99 r
  U2597/ZN (NAND4_X4)                      0.03       1.02 f
  U4811/ZN (XNOR2_X2)                      0.07       1.08 f
  U4932/Z (MUX2_X2)                        0.09       1.18 f
  if_id/incPC_q_reg[31]/D (DFFR_X1)        0.00       1.18 f
  data arrival time                                   1.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[31]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4389/ZN (INV_X16)                                      0.03       0.76 r
  U4061/ZN (NAND3_X1)                                     0.05       0.81 f
  U5874/ZN (AOI22_X2)                                     0.06       0.87 r
  U3803/ZN (NAND3_X2)                                     0.04       0.91 f
  U6095/ZN (INV_X4)                                       0.03       0.94 r
  U6096/ZN (NOR2_X4)                                      0.01       0.96 f
  U6097/ZN (NOR2_X4)                                      0.04       1.00 r
  U4165/ZN (OAI221_X4)                                    0.04       1.04 f
  U3472/ZN (AOI22_X1)                                     0.10       1.15 r
  U6235/ZN (NAND4_X2)                                     0.03       1.17 f
  ex_mem/aluRes_q_reg[24]/D (DFFR_X1)                     0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[24]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4389/ZN (INV_X16)                                      0.03       0.76 r
  U4061/ZN (NAND3_X1)                                     0.05       0.81 f
  U5874/ZN (AOI22_X2)                                     0.06       0.87 r
  U3803/ZN (NAND3_X2)                                     0.04       0.91 f
  U6095/ZN (INV_X4)                                       0.03       0.94 r
  U6096/ZN (NOR2_X4)                                      0.01       0.96 f
  U6097/ZN (NOR2_X4)                                      0.04       1.00 r
  U4165/ZN (OAI221_X4)                                    0.04       1.04 f
  U3733/ZN (AOI22_X1)                                     0.10       1.15 r
  U6129/ZN (NAND4_X2)                                     0.03       1.17 f
  ex_mem/aluRes_q_reg[7]/D (DFFR_X1)                      0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[7]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4389/ZN (INV_X16)                                      0.03       0.76 r
  U4061/ZN (NAND3_X1)                                     0.05       0.81 f
  U5874/ZN (AOI22_X2)                                     0.06       0.87 r
  U3803/ZN (NAND3_X2)                                     0.04       0.91 f
  U6095/ZN (INV_X4)                                       0.03       0.94 r
  U6096/ZN (NOR2_X4)                                      0.01       0.96 f
  U6097/ZN (NOR2_X4)                                      0.04       1.00 r
  U4165/ZN (OAI221_X4)                                    0.04       1.04 f
  U3726/ZN (AOI22_X1)                                     0.10       1.15 r
  U6105/ZN (NAND4_X2)                                     0.03       1.17 f
  ex_mem/aluRes_q_reg[8]/D (DFFR_X1)                      0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[8]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  U4309/ZN (NAND2_X4)                      0.02       0.81 f
  U3946/ZN (INV_X8)                        0.02       0.82 r
  U4800/ZN (NAND3_X4)                      0.03       0.86 f
  U4244/ZN (INV_X8)                        0.02       0.88 r
  U4104/ZN (NAND3_X2)                      0.03       0.91 f
  U2761/ZN (INV_X4)                        0.02       0.93 r
  U2760/ZN (NAND2_X2)                      0.02       0.95 f
  U4884/ZN (INV_X4)                        0.03       0.98 r
  U4409/ZN (NAND3_X2)                      0.02       1.00 f
  U4889/ZN (XNOR2_X2)                      0.07       1.07 f
  U4890/Z (MUX2_X2)                        0.12       1.19 f
  ifetch/dffa/q_reg[21]/D (DFFRS_X2)       0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[21]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4390/ZN (NAND2_X4)                                     0.04       0.77 r
  U4046/ZN (INV_X8)                                       0.02       0.79 f
  U3924/ZN (NOR3_X1)                                      0.09       0.88 r
  U3466/ZN (OAI211_X4)                                    0.04       0.92 f
  U5873/ZN (AOI22_X2)                                     0.09       1.00 r
  U5877/ZN (NAND3_X4)                                     0.03       1.04 f
  U3781/ZN (INV_X2)                                       0.04       1.08 r
  U3795/ZN (NOR2_X1)                                      0.03       1.10 f
  U3797/ZN (NOR2_X2)                                      0.04       1.14 r
  U6147/ZN (NAND4_X2)                                     0.03       1.17 f
  ex_mem/aluRes_q_reg[6]/D (DFFR_X1)                      0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[6]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/incPC_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[16]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[16]/QN (DFFR_X2)      0.14       0.14 r
  U4580/ZN (XNOR2_X2)                      0.08       0.22 r
  U2600/ZN (NAND2_X4)                      0.02       0.24 f
  U3801/ZN (NAND2_X4)                      0.03       0.27 r
  U4585/ZN (INV_X4)                        0.02       0.29 f
  U4189/ZN (NAND2_X4)                      0.02       0.31 r
  U3857/ZN (NAND3_X2)                      0.02       0.33 f
  U3047/ZN (NAND3_X2)                      0.03       0.37 r
  U4592/ZN (OAI21_X4)                      0.03       0.40 f
  U4187/ZN (NAND2_X4)                      0.03       0.42 r
  U4595/ZN (OAI21_X4)                      0.03       0.45 f
  U2595/ZN (INV_X8)                        0.02       0.47 r
  U4596/ZN (NOR2_X4)                       0.01       0.49 f
  U4597/ZN (NOR2_X4)                       0.03       0.52 r
  U2676/ZN (NOR2_X2)                       0.02       0.54 f
  U2674/ZN (NOR2_X2)                       0.04       0.58 r
  U2677/ZN (OAI22_X2)                      0.04       0.62 f
  U4370/ZN (NAND2_X4)                      0.03       0.65 r
  U4369/ZN (NAND2_X4)                      0.02       0.67 f
  U3048/ZN (INV_X4)                        0.02       0.69 r
  U4656/ZN (NAND3_X4)                      0.03       0.72 f
  U4657/ZN (NAND3_X4)                      0.03       0.75 r
  U4658/ZN (OAI21_X4)                      0.03       0.78 f
  U2587/ZN (NAND2_X4)                      0.03       0.81 r
  U4788/ZN (NAND2_X2)                      0.02       0.83 f
  U4789/ZN (XNOR2_X2)                      0.07       0.90 f
  U4368/ZN (OAI211_X4)                     0.06       0.96 r
  U4914/ZN (INV_X4)                        0.01       0.97 f
  U3142/ZN (NOR2_X2)                       0.03       1.00 r
  U3798/ZN (NAND2_X2)                      0.02       1.02 f
  U4915/ZN (XNOR2_X2)                      0.06       1.08 f
  U5146/Z (MUX2_X2)                        0.09       1.17 f
  if_id/incPC_q_reg[30]/D (DFFR_X1)        0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[30]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  U4309/ZN (NAND2_X4)                      0.02       0.81 f
  U3946/ZN (INV_X8)                        0.02       0.82 r
  U4800/ZN (NAND3_X4)                      0.03       0.86 f
  U4244/ZN (INV_X8)                        0.02       0.88 r
  U4801/ZN (NAND3_X2)                      0.03       0.90 f
  U4804/ZN (NOR3_X4)                       0.03       0.94 r
  U4447/ZN (NAND2_X4)                      0.03       0.97 f
  U2598/ZN (INV_X16)                       0.02       0.99 r
  U4374/ZN (NAND2_X4)                      0.02       1.00 f
  U4406/ZN (XNOR2_X1)                      0.07       1.07 f
  U5148/Z (MUX2_X2)                        0.10       1.17 f
  if_id/incPC_q_reg[29]/D (DFFR_X1)        0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[29]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U3765/ZN (INV_X4)                                       0.01       0.14 f
  U3766/ZN (INV_X8)                                       0.03       0.16 r
  U4344/ZN (INV_X4)                                       0.02       0.18 f
  U4512/ZN (NAND2_X4)                                     0.03       0.21 r
  U4267/ZN (INV_X8)                                       0.02       0.23 f
  U4511/ZN (INV_X32)                                      0.02       0.25 r
  U3768/ZN (OAI22_X2)                                     0.03       0.28 f
  U3767/ZN (AOI21_X4)                                     0.05       0.33 r
  U5193/ZN (NAND3_X2)                                     0.03       0.36 f
  U5372/Z (MUX2_X2)                                       0.14       0.50 f
  U5373/ZN (INV_X4)                                       0.03       0.54 r
  U4115/ZN (NAND4_X4)                                     0.04       0.57 f
  U4112/ZN (INV_X8)                                       0.02       0.59 r
  U4111/ZN (NAND2_X4)                                     0.02       0.61 f
  U5440/ZN (NOR3_X4)                                      0.06       0.66 r
  U4398/ZN (NAND4_X4)                                     0.04       0.71 f
  U4517/ZN (INV_X16)                                      0.04       0.75 r
  U4396/ZN (NAND2_X4)                                     0.02       0.77 f
  U2661/ZN (INV_X8)                                       0.03       0.80 r
  U5848/ZN (AOI22_X2)                                     0.03       0.83 f
  U5849/ZN (NAND3_X2)                                     0.05       0.88 r
  U5850/ZN (NAND2_X2)                                     0.03       0.91 f
  U3852/ZN (NAND3_X4)                                     0.03       0.93 r
  U3085/ZN (NAND2_X2)                                     0.02       0.95 f
  U3851/ZN (AND2_X4)                                      0.06       1.01 f
  U3652/ZN (NAND3_X2)                                     0.06       1.07 r
  U6116/ZN (INV_X4)                                       0.02       1.09 f
  U3163/ZN (OAI22_X2)                                     0.04       1.12 r
  U3887/ZN (NOR2_X2)                                      0.02       1.14 f
  U6118/ZN (NAND4_X2)                                     0.03       1.18 r
  ex_mem/aluRes_q_reg[29]/D (DFFR_X1)                     0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[29]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U2592/ZN (NAND2_X1)                      0.06       0.99 r
  U2833/ZN (OAI21_X2)                      0.03       1.02 f
  U3579/ZN (AND2_X4)                       0.06       1.08 f
  U5158/Z (MUX2_X2)                        0.09       1.17 f
  if_id/incPC_q_reg[24]/D (DFFR_X1)        0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[24]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U4290/ZN (NOR2_X4)                       0.02       0.14 f
  U2724/ZN (INV_X4)                        0.02       0.17 r
  U2648/ZN (INV_X4)                        0.03       0.19 f
  U3560/ZN (INV_X16)                       0.04       0.24 r
  U4264/ZN (AND2_X4)                       0.05       0.29 r
  U3039/ZN (NAND2_X2)                      0.02       0.31 f
  U2773/ZN (NAND3_X2)                      0.03       0.34 r
  U4423/ZN (OAI22_X2)                      0.03       0.37 f
  U5413/Z (MUX2_X2)                        0.12       0.49 f
  U2601/ZN (INV_X4)                        0.03       0.51 r
  U2578/ZN (INV_X8)                        0.02       0.53 f
  U4031/ZN (NAND2_X1)                      0.05       0.58 r
  U5440/ZN (NOR3_X4)                       0.03       0.61 f
  U4398/ZN (NAND4_X4)                      0.06       0.67 r
  U4517/ZN (INV_X16)                       0.03       0.70 f
  U4396/ZN (NAND2_X4)                      0.03       0.74 r
  U2661/ZN (INV_X8)                        0.02       0.75 f
  U2967/ZN (NAND2_X2)                      0.03       0.79 r
  U5722/ZN (INV_X4)                        0.01       0.80 f
  U2731/ZN (NOR2_X2)                       0.04       0.84 r
  U5723/ZN (NAND3_X4)                      0.03       0.87 f
  U5724/ZN (NAND2_X2)                      0.02       0.89 r
  U3605/ZN (AND3_X4)                       0.07       0.96 r
  U3457/ZN (NOR2_X2)                       0.02       0.98 f
  U2926/ZN (NOR2_X2)                       0.05       1.03 r
  U6068/ZN (NAND3_X4)                      0.04       1.06 f
  U6069/ZN (AOI22_X2)                      0.07       1.14 r
  U6070/ZN (NAND4_X2)                      0.03       1.17 f
  ex_mem/aluRes_q_reg[10]/D (DFFR_X1)      0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[10]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U4290/ZN (NOR2_X4)                       0.02       0.14 f
  U2724/ZN (INV_X4)                        0.02       0.17 r
  U2648/ZN (INV_X4)                        0.03       0.19 f
  U3560/ZN (INV_X16)                       0.04       0.24 r
  U4264/ZN (AND2_X4)                       0.05       0.29 r
  U3039/ZN (NAND2_X2)                      0.02       0.31 f
  U2773/ZN (NAND3_X2)                      0.03       0.34 r
  U4423/ZN (OAI22_X2)                      0.03       0.37 f
  U5413/Z (MUX2_X2)                        0.12       0.49 f
  U2601/ZN (INV_X4)                        0.03       0.51 r
  U2578/ZN (INV_X8)                        0.02       0.53 f
  U4031/ZN (NAND2_X1)                      0.05       0.58 r
  U5440/ZN (NOR3_X4)                       0.03       0.61 f
  U4398/ZN (NAND4_X4)                      0.06       0.67 r
  U4517/ZN (INV_X16)                       0.03       0.70 f
  U4396/ZN (NAND2_X4)                      0.03       0.74 r
  U2661/ZN (INV_X8)                        0.02       0.75 f
  U2967/ZN (NAND2_X2)                      0.03       0.79 r
  U5722/ZN (INV_X4)                        0.01       0.80 f
  U2731/ZN (NOR2_X2)                       0.04       0.84 r
  U5723/ZN (NAND3_X4)                      0.03       0.87 f
  U5724/ZN (NAND2_X2)                      0.02       0.89 r
  U3605/ZN (AND3_X4)                       0.07       0.96 r
  U3457/ZN (NOR2_X2)                       0.02       0.98 f
  U2926/ZN (NOR2_X2)                       0.05       1.03 r
  U6068/ZN (NAND3_X4)                      0.04       1.06 f
  U6260/ZN (AOI22_X2)                      0.07       1.14 r
  U6261/ZN (NAND4_X2)                      0.03       1.17 f
  ex_mem/aluRes_q_reg[21]/D (DFFR_X1)      0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[21]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: id_ex/busA_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busA_sel_q_reg[0]/CK (DFFR_X1)                    0.00       0.00 r
  id_ex/busA_sel_q_reg[0]/QN (DFFR_X1)                    0.15       0.15 r
  U3531/ZN (AND2_X4)                                      0.11       0.26 r
  U2785/ZN (INV_X4)                                       0.08       0.34 f
  U4470/ZN (OAI221_X4)                                    0.10       0.45 r
  U4469/ZN (NAND2_X4)                                     0.03       0.48 f
  U3986/ZN (INV_X4)                                       0.02       0.50 r
  U2782/ZN (NAND2_X2)                                     0.02       0.51 f
  U2781/ZN (NAND2_X2)                                     0.03       0.55 r
  U5593/ZN (XNOR2_X2)                                     0.09       0.64 r
  U2962/ZN (NAND2_X2)                                     0.04       0.67 f
  U5594/ZN (OAI21_X4)                                     0.05       0.72 r
  U4334/ZN (INV_X8)                                       0.02       0.74 f
  U4103/ZN (NAND2_X4)                                     0.02       0.76 r
  U3606/ZN (INV_X4)                                       0.01       0.78 f
  U5777/ZN (OAI21_X4)                                     0.05       0.82 r
  U3029/ZN (INV_X4)                                       0.02       0.84 f
  U2779/ZN (OAI21_X1)                                     0.05       0.90 r
  U4463/ZN (XNOR2_X1)                                     0.09       0.99 r
  U3160/ZN (NOR2_X2)                                      0.02       1.01 f
  U4044/ZN (AOI211_X2)                                    0.09       1.10 r
  U3669/ZN (AND2_X4)                                      0.05       1.15 r
  U3785/ZN (NAND3_X2)                                     0.02       1.17 f
  ex_mem/aluRes_q_reg[12]/D (DFFR_X1)                     0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[12]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U4290/ZN (NOR2_X4)                       0.02       0.14 f
  U2724/ZN (INV_X4)                        0.02       0.17 r
  U2648/ZN (INV_X4)                        0.03       0.19 f
  U3560/ZN (INV_X16)                       0.04       0.24 r
  U4264/ZN (AND2_X4)                       0.05       0.29 r
  U3039/ZN (NAND2_X2)                      0.02       0.31 f
  U2773/ZN (NAND3_X2)                      0.03       0.34 r
  U4423/ZN (OAI22_X2)                      0.03       0.37 f
  U5413/Z (MUX2_X2)                        0.12       0.49 f
  U2601/ZN (INV_X4)                        0.03       0.51 r
  U2578/ZN (INV_X8)                        0.02       0.53 f
  U4031/ZN (NAND2_X1)                      0.05       0.58 r
  U5440/ZN (NOR3_X4)                       0.03       0.61 f
  U4398/ZN (NAND4_X4)                      0.06       0.67 r
  U4517/ZN (INV_X16)                       0.03       0.70 f
  U4396/ZN (NAND2_X4)                      0.03       0.74 r
  U2661/ZN (INV_X8)                        0.02       0.75 f
  U2967/ZN (NAND2_X2)                      0.03       0.79 r
  U5722/ZN (INV_X4)                        0.01       0.80 f
  U2731/ZN (NOR2_X2)                       0.04       0.84 r
  U5723/ZN (NAND3_X4)                      0.03       0.87 f
  U5724/ZN (NAND2_X2)                      0.02       0.89 r
  U3605/ZN (AND3_X4)                       0.07       0.96 r
  U3457/ZN (NOR2_X2)                       0.02       0.98 f
  U2926/ZN (NOR2_X2)                       0.05       1.03 r
  U6068/ZN (NAND3_X4)                      0.04       1.06 f
  U6250/ZN (AOI22_X2)                      0.07       1.14 r
  U6252/ZN (NAND4_X2)                      0.03       1.17 f
  ex_mem/aluRes_q_reg[22]/D (DFFR_X1)      0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[22]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4389/ZN (INV_X16)                                      0.03       0.76 r
  U3596/ZN (NAND3_X2)                                     0.04       0.80 f
  U3914/ZN (AOI21_X1)                                     0.07       0.87 r
  U5452/ZN (NAND2_X2)                                     0.04       0.91 f
  U5730/ZN (INV_X4)                                       0.02       0.93 r
  U5732/ZN (OAI22_X2)                                     0.03       0.96 f
  U5733/ZN (NOR3_X4)                                      0.07       1.03 r
  U3812/ZN (NOR2_X2)                                      0.02       1.05 f
  U3740/ZN (AOI211_X2)                                    0.09       1.14 r
  U5749/ZN (NAND4_X2)                                     0.03       1.17 f
  ex_mem/aluRes_q_reg[18]/D (DFFR_X1)                     0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[18]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4389/ZN (INV_X16)                                      0.03       0.76 r
  U3596/ZN (NAND3_X2)                                     0.04       0.80 f
  U3026/ZN (AOI22_X2)                                     0.08       0.88 r
  U4397/ZN (NAND4_X4)                                     0.03       0.91 f
  U4114/ZN (AOI22_X2)                                     0.09       1.00 r
  U4113/ZN (NAND3_X4)                                     0.04       1.03 f
  U2593/ZN (AOI22_X1)                                     0.10       1.14 r
  U5879/ZN (NAND4_X2)                                     0.03       1.17 f
  ex_mem/aluRes_q_reg[5]/D (DFFR_X1)                      0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[5]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4389/ZN (INV_X16)                                      0.03       0.76 r
  U3596/ZN (NAND3_X2)                                     0.04       0.80 f
  U3026/ZN (AOI22_X2)                                     0.08       0.88 r
  U4397/ZN (NAND4_X4)                                     0.03       0.91 f
  U4114/ZN (AOI22_X2)                                     0.09       1.00 r
  U4113/ZN (NAND3_X4)                                     0.04       1.03 f
  U2602/ZN (AOI22_X1)                                     0.10       1.14 r
  U6187/ZN (NAND4_X2)                                     0.03       1.17 f
  ex_mem/aluRes_q_reg[4]/D (DFFR_X1)                      0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[4]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U2592/ZN (NAND2_X1)                      0.06       0.99 r
  U4892/ZN (INV_X4)                        0.02       1.00 f
  U4895/ZN (XNOR2_X2)                      0.06       1.07 f
  U4896/Z (MUX2_X2)                        0.11       1.18 f
  ifetch/dffa/q_reg[23]/D (DFFRS_X2)       0.00       1.18 f
  data arrival time                                   1.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[23]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U4303/ZN (NAND2_X1)                      0.06       0.99 r
  U4899/ZN (INV_X4)                        0.02       1.00 f
  U4901/ZN (XNOR2_X2)                      0.06       1.07 f
  U4902/Z (MUX2_X2)                        0.11       1.18 f
  ifetch/dffa/q_reg[25]/D (DFFRS_X2)       0.00       1.18 f
  data arrival time                                   1.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[25]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U4290/ZN (NOR2_X4)                       0.02       0.14 f
  U2724/ZN (INV_X4)                        0.02       0.17 r
  U2648/ZN (INV_X4)                        0.03       0.19 f
  U3560/ZN (INV_X16)                       0.04       0.24 r
  U4264/ZN (AND2_X4)                       0.05       0.29 r
  U3039/ZN (NAND2_X2)                      0.02       0.31 f
  U2773/ZN (NAND3_X2)                      0.03       0.34 r
  U4423/ZN (OAI22_X2)                      0.03       0.37 f
  U5413/Z (MUX2_X2)                        0.12       0.49 f
  U2601/ZN (INV_X4)                        0.03       0.51 r
  U2578/ZN (INV_X8)                        0.02       0.53 f
  U4031/ZN (NAND2_X1)                      0.05       0.58 r
  U5440/ZN (NOR3_X4)                       0.03       0.61 f
  U4398/ZN (NAND4_X4)                      0.06       0.67 r
  U4517/ZN (INV_X16)                       0.03       0.70 f
  U4396/ZN (NAND2_X4)                      0.03       0.74 r
  U2661/ZN (INV_X8)                        0.02       0.75 f
  U2967/ZN (NAND2_X2)                      0.03       0.79 r
  U5722/ZN (INV_X4)                        0.01       0.80 f
  U2731/ZN (NOR2_X2)                       0.04       0.84 r
  U5723/ZN (NAND3_X4)                      0.03       0.87 f
  U5724/ZN (NAND2_X2)                      0.02       0.89 r
  U3605/ZN (AND3_X4)                       0.07       0.96 r
  U3457/ZN (NOR2_X2)                       0.02       0.98 f
  U2926/ZN (NOR2_X2)                       0.05       1.03 r
  U6068/ZN (NAND3_X4)                      0.04       1.06 f
  U6178/ZN (AOI22_X2)                      0.07       1.14 r
  U6180/ZN (NAND4_X2)                      0.03       1.17 f
  ex_mem/aluRes_q_reg[9]/D (DFFR_X1)       0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[9]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U5677/ZN (NAND2_X2)                                     0.02       0.77 f
  U2999/ZN (NAND3_X2)                                     0.06       0.83 r
  U3928/ZN (INV_X2)                                       0.02       0.85 f
  U3848/ZN (NOR3_X2)                                      0.05       0.91 r
  U3847/ZN (NOR3_X2)                                      0.03       0.94 f
  U6041/ZN (OAI21_X4)                                     0.04       0.98 r
  U6042/ZN (INV_X4)                                       0.02       1.00 f
  U3653/ZN (OAI211_X2)                                    0.06       1.05 r
  U4078/ZN (AOI22_X1)                                     0.05       1.10 f
  U6171/ZN (NAND4_X2)                                     0.07       1.17 r
  ex_mem/aluRes_q_reg[2]/D (DFFR_X1)                      0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[2]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U3870/ZN (NAND2_X1)                                     0.03       0.78 f
  U5693/ZN (NAND3_X2)                                     0.06       0.84 r
  U5863/ZN (INV_X4)                                       0.02       0.86 f
  U5864/ZN (NOR2_X4)                                      0.02       0.89 r
  U3089/ZN (OAI21_X2)                                     0.02       0.91 f
  U3967/ZN (NAND3_X2)                                     0.06       0.96 r
  U6094/ZN (INV_X4)                                       0.01       0.97 f
  U3698/ZN (NOR2_X2)                                      0.04       1.01 r
  U6097/ZN (NOR2_X4)                                      0.02       1.03 f
  U4165/ZN (OAI221_X4)                                    0.05       1.08 r
  U3471/ZN (INV_X2)                                       0.02       1.09 f
  U3173/ZN (OAI21_X2)                                     0.04       1.13 r
  U3450/ZN (NOR2_X2)                                      0.02       1.15 f
  U3448/ZN (NAND2_X2)                                     0.02       1.18 r
  ex_mem/aluRes_q_reg[23]/D (DFFR_X1)                     0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[23]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  U4309/ZN (NAND2_X4)                      0.02       0.81 f
  U3946/ZN (INV_X8)                        0.02       0.82 r
  U4800/ZN (NAND3_X4)                      0.03       0.86 f
  U4244/ZN (INV_X8)                        0.02       0.88 r
  U4104/ZN (NAND3_X2)                      0.03       0.91 f
  U2761/ZN (INV_X4)                        0.02       0.93 r
  U2760/ZN (NAND2_X2)                      0.02       0.95 f
  U4884/ZN (INV_X4)                        0.03       0.98 r
  U4409/ZN (NAND3_X2)                      0.02       1.00 f
  U4889/ZN (XNOR2_X2)                      0.07       1.07 f
  U5164/Z (MUX2_X2)                        0.10       1.17 f
  if_id/incPC_q_reg[21]/D (DFFR_X1)        0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[21]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  U4309/ZN (NAND2_X4)                      0.02       0.81 f
  U3946/ZN (INV_X8)                        0.02       0.82 r
  U4800/ZN (NAND3_X4)                      0.03       0.86 f
  U4244/ZN (INV_X8)                        0.02       0.88 r
  U4104/ZN (NAND3_X2)                      0.03       0.91 f
  U2761/ZN (INV_X4)                        0.02       0.93 r
  U2760/ZN (NAND2_X2)                      0.02       0.95 f
  U4884/ZN (INV_X4)                        0.03       0.98 r
  U4409/ZN (NAND3_X2)                      0.02       1.00 f
  U3659/ZN (AND2_X4)                       0.06       1.06 f
  U4888/Z (MUX2_X2)                        0.11       1.18 f
  ifetch/dffa/q_reg[20]/D (DFFRS_X2)       0.00       1.18 f
  data arrival time                                   1.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[20]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.12       0.12 r
  U3765/ZN (INV_X4)                                       0.01       0.14 f
  U3766/ZN (INV_X8)                                       0.03       0.16 r
  U4344/ZN (INV_X4)                                       0.02       0.18 f
  U4512/ZN (NAND2_X4)                                     0.03       0.21 r
  U4267/ZN (INV_X8)                                       0.02       0.23 f
  U4511/ZN (INV_X32)                                      0.02       0.25 r
  U3768/ZN (OAI22_X2)                                     0.03       0.28 f
  U3767/ZN (AOI21_X4)                                     0.05       0.33 r
  U5193/ZN (NAND3_X2)                                     0.03       0.36 f
  U5372/Z (MUX2_X2)                                       0.14       0.50 f
  U5373/ZN (INV_X4)                                       0.03       0.54 r
  U4115/ZN (NAND4_X4)                                     0.04       0.57 f
  U4112/ZN (INV_X8)                                       0.02       0.59 r
  U4111/ZN (NAND2_X4)                                     0.02       0.61 f
  U5440/ZN (NOR3_X4)                                      0.06       0.66 r
  U4398/ZN (NAND4_X4)                                     0.04       0.71 f
  U4517/ZN (INV_X16)                                      0.04       0.75 r
  U4396/ZN (NAND2_X4)                                     0.02       0.77 f
  U2661/ZN (INV_X8)                                       0.03       0.80 r
  U5848/ZN (AOI22_X2)                                     0.03       0.83 f
  U5849/ZN (NAND3_X2)                                     0.05       0.88 r
  U5850/ZN (NAND2_X2)                                     0.03       0.91 f
  U3852/ZN (NAND3_X4)                                     0.03       0.93 r
  U3085/ZN (NAND2_X2)                                     0.02       0.95 f
  U3851/ZN (AND2_X4)                                      0.06       1.01 f
  U3652/ZN (NAND3_X2)                                     0.06       1.07 r
  U6116/ZN (INV_X4)                                       0.02       1.09 f
  U3792/ZN (OAI21_X2)                                     0.04       1.12 r
  U3314/ZN (NOR2_X2)                                      0.02       1.14 f
  U3312/ZN (NAND2_X2)                                     0.03       1.17 r
  ex_mem/aluRes_q_reg[28]/D (DFFR_X1)                     0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[28]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U5677/ZN (NAND2_X2)                                     0.02       0.77 f
  U2999/ZN (NAND3_X2)                                     0.06       0.83 r
  U3998/ZN (NAND2_X2)                                     0.03       0.87 f
  U5723/ZN (NAND3_X4)                                     0.03       0.90 r
  U5724/ZN (NAND2_X2)                                     0.01       0.91 f
  U3605/ZN (AND3_X4)                                      0.07       0.98 f
  U3699/ZN (OAI221_X2)                                    0.07       1.05 r
  U4212/ZN (AOI22_X1)                                     0.06       1.11 f
  U6077/ZN (NAND4_X2)                                     0.06       1.17 r
  ex_mem/aluRes_q_reg[13]/D (DFFR_X1)                     0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[13]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/aluCtrl_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U2876/ZN (INV_X4)                        0.05       0.88 f
  U4522/ZN (NOR2_X4)                       0.05       0.93 r
  U2628/ZN (NAND3_X4)                      0.04       0.97 f
  U4541/ZN (OAI22_X2)                      0.08       1.05 r
  U5109/ZN (INV_X4)                        0.01       1.06 f
  U5111/ZN (AND3_X2)                       0.06       1.12 f
  U5112/ZN (OAI221_X2)                     0.04       1.16 r
  id_ex/aluCtrl_q_reg[3]/D (DFFR_X1)       0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/aluCtrl_q_reg[3]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U2875/ZN (INV_X4)                        0.06       0.92 r
  U4524/ZN (NAND2_X2)                      0.03       0.95 f
  U4525/ZN (INV_X4)                        0.03       0.98 r
  U4143/ZN (NOR4_X2)                       0.03       1.00 f
  U4142/ZN (OAI221_X2)                     0.08       1.09 r
  U3386/ZN (NAND2_X2)                      0.02       1.11 f
  U5999/ZN (NAND4_X2)                      0.06       1.17 r
  id_ex/regWr_q_reg/D (DFFR_X1)            0.00       1.17 r
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/regWr_q_reg/CK (DFFR_X1)           0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4390/ZN (NAND2_X4)                                     0.04       0.77 r
  U4046/ZN (INV_X8)                                       0.02       0.79 f
  U3924/ZN (NOR3_X1)                                      0.09       0.88 r
  U3466/ZN (OAI211_X4)                                    0.04       0.92 f
  U3802/ZN (AOI22_X1)                                     0.10       1.01 r
  U5950/ZN (NAND2_X2)                                     0.04       1.05 f
  U5951/ZN (INV_X4)                                       0.02       1.08 r
  U2865/ZN (OAI21_X2)                                     0.02       1.10 f
  U3308/ZN (NOR3_X2)                                      0.04       1.14 r
  U5953/ZN (NAND2_X2)                                     0.02       1.16 f
  ex_mem/aluRes_q_reg[27]/D (DFFR_X1)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[27]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U5677/ZN (NAND2_X2)                                     0.02       0.77 f
  U2999/ZN (NAND3_X2)                                     0.06       0.83 r
  U3998/ZN (NAND2_X2)                                     0.03       0.87 f
  U5723/ZN (NAND3_X4)                                     0.03       0.90 r
  U5724/ZN (NAND2_X2)                                     0.01       0.91 f
  U3605/ZN (AND3_X4)                                      0.07       0.98 f
  U3699/ZN (OAI221_X2)                                    0.07       1.05 r
  U5827/ZN (INV_X4)                                       0.02       1.07 f
  U2856/ZN (NOR2_X2)                                      0.04       1.11 r
  U3835/ZN (NOR3_X2)                                      0.03       1.14 f
  U5726/ZN (NAND4_X2)                                     0.03       1.17 r
  ex_mem/aluRes_q_reg[17]/D (DFFR_X1)                     0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[17]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U5677/ZN (NAND2_X2)                                     0.02       0.77 f
  U2999/ZN (NAND3_X2)                                     0.06       0.83 r
  U3998/ZN (NAND2_X2)                                     0.03       0.87 f
  U5723/ZN (NAND3_X4)                                     0.03       0.90 r
  U5724/ZN (NAND2_X2)                                     0.01       0.91 f
  U3605/ZN (AND3_X4)                                      0.07       0.98 f
  U3699/ZN (OAI221_X2)                                    0.07       1.05 r
  U5827/ZN (INV_X4)                                       0.02       1.07 f
  U5828/ZN (OAI22_X2)                                     0.04       1.11 r
  U4211/ZN (NOR2_X2)                                      0.03       1.13 f
  U5829/ZN (NAND4_X2)                                     0.03       1.17 r
  ex_mem/aluRes_q_reg[14]/D (DFFR_X2)                     0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[14]/CK (DFFR_X2)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U3474/ZN (NAND2_X1)                                     0.03       0.78 f
  U3596/ZN (NAND3_X2)                                     0.06       0.84 r
  U3026/ZN (AOI22_X2)                                     0.04       0.88 f
  U4397/ZN (NAND4_X4)                                     0.04       0.93 r
  U3025/ZN (NAND2_X2)                                     0.03       0.95 f
  U4059/ZN (NAND4_X1)                                     0.11       1.07 r
  U6217/ZN (AOI22_X2)                                     0.04       1.11 f
  U6218/ZN (NAND4_X2)                                     0.05       1.17 r
  ex_mem/aluRes_q_reg[31]/D (DFFR_X1)                     0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[31]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U2592/ZN (NAND2_X1)                      0.06       0.99 r
  U4892/ZN (INV_X4)                        0.02       1.00 f
  U4895/ZN (XNOR2_X2)                      0.06       1.07 f
  U5160/Z (MUX2_X2)                        0.09       1.16 f
  if_id/incPC_q_reg[23]/D (DFFR_X1)        0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[23]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U4303/ZN (NAND2_X1)                      0.06       0.99 r
  U4899/ZN (INV_X4)                        0.02       1.00 f
  U4901/ZN (XNOR2_X2)                      0.06       1.07 f
  U5156/Z (MUX2_X2)                        0.09       1.16 f
  if_id/incPC_q_reg[25]/D (DFFR_X1)        0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[25]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U5677/ZN (NAND2_X2)                                     0.02       0.77 f
  U2999/ZN (NAND3_X2)                                     0.06       0.83 r
  U3998/ZN (NAND2_X2)                                     0.03       0.87 f
  U5723/ZN (NAND3_X4)                                     0.03       0.90 r
  U5724/ZN (NAND2_X2)                                     0.01       0.91 f
  U3605/ZN (AND3_X4)                                      0.07       0.98 f
  U3697/ZN (NOR2_X2)                                      0.04       1.02 r
  U5811/ZN (NOR2_X4)                                      0.02       1.05 f
  U5812/ZN (NAND3_X4)                                     0.03       1.08 r
  U6138/ZN (AOI22_X2)                                     0.02       1.10 f
  U6139/ZN (NAND4_X2)                                     0.06       1.16 r
  ex_mem/aluRes_q_reg[11]/D (DFFR_X1)                     0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4390/ZN (NAND2_X4)                                     0.04       0.77 r
  U4046/ZN (INV_X8)                                       0.02       0.79 f
  U3924/ZN (NOR3_X1)                                      0.09       0.88 r
  U3466/ZN (OAI211_X4)                                    0.04       0.92 f
  U3802/ZN (AOI22_X1)                                     0.10       1.01 r
  U5950/ZN (NAND2_X2)                                     0.04       1.05 f
  U3834/ZN (AOI22_X2)                                     0.07       1.13 r
  U6157/ZN (NAND4_X2)                                     0.03       1.16 f
  ex_mem/aluRes_q_reg[3]/D (DFFR_X1)                      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[3]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U4303/ZN (NAND2_X1)                      0.06       0.99 r
  U4899/ZN (INV_X4)                        0.02       1.00 f
  U4903/ZN (NAND2_X2)                      0.03       1.03 r
  U3144/ZN (AOI21_X2)                      0.03       1.06 f
  U4904/Z (MUX2_X2)                        0.11       1.17 f
  ifetch/dffa/q_reg[26]/D (DFFRS_X2)       0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[26]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U4447/ZN (NAND2_X4)                      0.04       0.97 r
  U4455/ZN (NOR2_X1)                       0.03       1.00 f
  U3143/ZN (OAI21_X2)                      0.04       1.04 r
  U4910/ZN (INV_X4)                        0.01       1.06 f
  U4911/Z (MUX2_X2)                        0.11       1.17 f
  ifetch/dffa/q_reg[28]/D (DFFRS_X2)       0.00       1.17 f
  data arrival time                                   1.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[28]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/aluCtrl_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U2875/ZN (INV_X4)                        0.06       0.92 r
  U4536/ZN (NAND2_X2)                      0.03       0.95 f
  U3407/ZN (INV_X4)                        0.09       1.04 r
  U6460/ZN (AOI211_X1)                     0.06       1.10 f
  U6459/ZN (NAND3_X1)                      0.06       1.16 r
  id_ex/aluCtrl_q_reg[2]/D (DFFR_X1)       0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/aluCtrl_q_reg[2]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U3105/ZN (AOI21_X2)                      0.02       0.65 f
  U4305/ZN (XNOR2_X1)                      0.07       0.73 f
  U3843/ZN (OAI211_X4)                     0.06       0.78 r
  U4309/ZN (NAND2_X4)                      0.02       0.81 f
  U3946/ZN (INV_X8)                        0.02       0.82 r
  U4800/ZN (NAND3_X4)                      0.03       0.86 f
  U4244/ZN (INV_X8)                        0.02       0.88 r
  U4104/ZN (NAND3_X2)                      0.03       0.91 f
  U2761/ZN (INV_X4)                        0.02       0.93 r
  U2760/ZN (NAND2_X2)                      0.02       0.95 f
  U4884/ZN (INV_X4)                        0.03       0.98 r
  U4409/ZN (NAND3_X2)                      0.02       1.00 f
  U3659/ZN (AND2_X4)                       0.06       1.06 f
  U5166/Z (MUX2_X2)                        0.09       1.16 f
  if_id/incPC_q_reg[20]/D (DFFR_X1)        0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[20]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U3474/ZN (NAND2_X1)                                     0.03       0.78 f
  U3596/ZN (NAND3_X2)                                     0.06       0.84 r
  U3026/ZN (AOI22_X2)                                     0.04       0.88 f
  U4397/ZN (NAND4_X4)                                     0.04       0.93 r
  U3025/ZN (NAND2_X2)                                     0.03       0.95 f
  U4059/ZN (NAND4_X1)                                     0.11       1.07 r
  U4077/ZN (AOI22_X1)                                     0.05       1.11 f
  U6163/ZN (NAND4_X2)                                     0.05       1.16 r
  ex_mem/aluRes_q_reg[1]/D (DFFR_X1)                      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[1]/CK (DFFR_X1)                     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U5067/ZN (INV_X4)                        0.01       1.10 f
  U5068/ZN (NAND4_X2)                      0.06       1.16 r
  id_ex/imm32_q_reg[16]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[16]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4434/ZN (NOR2_X1)                       0.04       1.13 f
  U5049/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[24]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[24]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4442/ZN (NOR2_X1)                       0.04       1.13 f
  U5055/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[21]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[21]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4435/ZN (NOR2_X1)                       0.04       1.13 f
  U5063/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[17]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[17]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4436/ZN (NOR2_X1)                       0.04       1.13 f
  U5061/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[18]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[18]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4437/ZN (NOR2_X1)                       0.04       1.13 f
  U5059/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[19]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[19]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4438/ZN (NOR2_X1)                       0.04       1.13 f
  U5057/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[20]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[20]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4439/ZN (NOR2_X1)                       0.04       1.13 f
  U5053/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[22]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[22]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4440/ZN (NOR2_X1)                       0.04       1.13 f
  U5051/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[23]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[23]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/imm32_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U3076/ZN (INV_X4)                        0.03       0.80 r
  U3514/ZN (INV_X16)                       0.03       0.83 f
  U3397/ZN (NOR2_X2)                       0.07       0.90 r
  U4526/ZN (NAND4_X2)                      0.06       0.96 f
  U3136/ZN (NOR2_X2)                       0.13       1.09 r
  U4441/ZN (NOR2_X1)                       0.04       1.13 f
  U5047/ZN (NAND2_X2)                      0.03       1.16 r
  id_ex/imm32_q_reg[25]/D (DFFR_X1)        0.00       1.16 r
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/imm32_q_reg[25]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U4303/ZN (NAND2_X1)                      0.06       0.99 r
  U4899/ZN (INV_X4)                        0.02       1.00 f
  U4903/ZN (NAND2_X2)                      0.03       1.03 r
  U3144/ZN (AOI21_X2)                      0.03       1.06 f
  U5154/Z (MUX2_X2)                        0.09       1.15 f
  if_id/incPC_q_reg[26]/D (DFFR_X1)        0.00       1.15 f
  data arrival time                                   1.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[26]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U4447/ZN (NAND2_X4)                      0.04       0.97 r
  U4455/ZN (NOR2_X1)                       0.03       1.00 f
  U3143/ZN (OAI21_X2)                      0.04       1.04 r
  U4910/ZN (INV_X4)                        0.01       1.06 f
  U5150/Z (MUX2_X2)                        0.09       1.15 f
  if_id/incPC_q_reg[28]/D (DFFR_X1)        0.00       1.15 f
  data arrival time                                   1.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[28]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U3475/ZN (NOR4_X2)                                      0.10       0.67 r
  U2605/ZN (NAND4_X4)                                     0.05       0.72 f
  U4516/ZN (INV_X16)                                      0.04       0.76 r
  U5716/ZN (NAND2_X2)                                     0.02       0.77 f
  U3898/ZN (NAND3_X1)                                     0.07       0.85 r
  U3927/ZN (NAND2_X1)                                     0.04       0.89 f
  U3817/ZN (NAND2_X4)                                     0.05       0.94 r
  U5766/ZN (NAND2_X2)                                     0.02       0.96 f
  U3604/ZN (AND4_X4)                                      0.10       1.06 f
  U2930/ZN (OAI21_X2)                                     0.04       1.09 r
  U3454/ZN (NOR2_X2)                                      0.02       1.12 f
  U6267/ZN (NAND3_X2)                                     0.04       1.15 r
  ex_mem/aluRes_q_reg[16]/D (DFFR_X1)                     0.00       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[16]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U4447/ZN (NAND2_X4)                      0.04       0.97 r
  U2598/ZN (INV_X16)                       0.01       0.98 f
  U4906/ZN (XNOR2_X2)                      0.06       1.04 f
  U4907/Z (MUX2_X2)                        0.11       1.16 f
  ifetch/dffa/q_reg[27]/D (DFFRS_X2)       0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[27]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U4744/ZN (XNOR2_X2)                      0.07       0.70 r
  U4366/ZN (OAI211_X4)                     0.03       0.73 f
  U4458/ZN (NAND3_X2)                      0.04       0.77 r
  U3640/ZN (INV_X4)                        0.02       0.79 f
  U4309/ZN (NAND2_X4)                      0.03       0.82 r
  U3946/ZN (INV_X8)                        0.01       0.83 f
  U4800/ZN (NAND3_X4)                      0.03       0.86 r
  U4244/ZN (INV_X8)                        0.01       0.87 f
  U4104/ZN (NAND3_X2)                      0.05       0.92 r
  U2761/ZN (INV_X4)                        0.01       0.93 f
  U2760/ZN (NAND2_X2)                      0.03       0.96 r
  U4884/ZN (INV_X4)                        0.02       0.98 f
  U4886/ZN (XNOR2_X2)                      0.06       1.04 f
  U4887/Z (MUX2_X2)                        0.11       1.16 f
  ifetch/dffa/q_reg[19]/D (DFFRS_X2)       0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[19]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: ex_mem/aluRes_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       0.00 r
  ex_mem/aluRes_q_reg[11]/Q (DFFR_X1)                     0.19       0.19 f
  U3770/ZN (AND3_X4)                                      0.08       0.27 f
  U3771/ZN (INV_X8)                                       0.02       0.28 r
  U5390/ZN (NAND3_X2)                                     0.02       0.31 f
  U4183/ZN (NAND2_X4)                                     0.03       0.34 r
  U5391/ZN (INV_X4)                                       0.02       0.36 f
  U5393/ZN (NAND3_X4)                                     0.02       0.38 r
  U5394/ZN (NAND4_X2)                                     0.03       0.41 f
  U5395/Z (MUX2_X2)                                       0.12       0.53 f
  U3752/ZN (INV_X4)                                       0.03       0.55 r
  U3504/ZN (INV_X8)                                       0.02       0.57 f
  U4421/ZN (NOR2_X1)                                      0.06       0.63 r
  U5396/ZN (NAND4_X2)                                     0.04       0.67 f
  U5426/ZN (OAI21_X4)                                     0.04       0.70 r
  U4391/ZN (INV_X8)                                       0.03       0.73 f
  U4389/ZN (INV_X16)                                      0.03       0.76 r
  U3896/ZN (NAND3_X2)                                     0.04       0.80 f
  U3910/ZN (AOI21_X2)                                     0.05       0.85 r
  U5520/ZN (NAND2_X2)                                     0.03       0.88 f
  U3791/ZN (AOI22_X1)                                     0.10       0.98 r
  U5521/ZN (NAND2_X2)                                     0.04       1.02 f
  U5768/ZN (AOI221_X2)                                    0.10       1.12 r
  U5769/ZN (NAND2_X2)                                     0.02       1.15 f
  ex_mem/aluRes_q_reg[15]/D (DFFR_X1)                     0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[15]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.07       0.78 f
  U3201/ZN (NAND2_X2)                      0.04       0.82 r
  U4768/ZN (NAND3_X4)                      0.03       0.85 f
  U2759/ZN (INV_X4)                        0.02       0.87 r
  U4808/ZN (NOR3_X4)                       0.02       0.89 f
  U4809/ZN (INV_X4)                        0.02       0.91 r
  U4810/ZN (NOR3_X4)                       0.02       0.93 f
  U4447/ZN (NAND2_X4)                      0.04       0.97 r
  U2598/ZN (INV_X16)                       0.01       0.98 f
  U4906/ZN (XNOR2_X2)                      0.06       1.04 f
  U5152/Z (MUX2_X2)                        0.09       1.14 f
  if_id/incPC_q_reg[27]/D (DFFR_X1)        0.00       1.14 f
  data arrival time                                   1.14

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[27]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.05       0.76 r
  U3201/ZN (NAND2_X2)                      0.03       0.79 f
  U4768/ZN (NAND3_X4)                      0.03       0.81 r
  U2759/ZN (INV_X4)                        0.01       0.83 f
  U4808/ZN (NOR3_X4)                       0.03       0.86 r
  U4809/ZN (INV_X4)                        0.01       0.87 f
  U4810/ZN (NOR3_X4)                       0.06       0.94 r
  U2592/ZN (NAND2_X1)                      0.04       0.98 f
  U4892/ZN (INV_X4)                        0.03       1.01 r
  U3145/ZN (AOI21_X2)                      0.03       1.03 f
  U4893/Z (MUX2_X2)                        0.11       1.15 f
  ifetch/dffa/q_reg[22]/D (DFFRS_X2)       0.00       1.15 f
  data arrival time                                   1.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[22]/CK (DFFRS_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/Q (DFFR_X2)        0.20       0.20 f
  U4609/ZN (XNOR2_X2)                      0.06       0.26 r
  U3854/ZN (NAND2_X4)                      0.02       0.28 f
  U4610/ZN (NAND4_X2)                      0.06       0.34 r
  U4611/ZN (INV_X4)                        0.01       0.35 f
  U4618/ZN (OAI21_X4)                      0.05       0.40 r
  U4697/ZN (NAND3_X4)                      0.03       0.43 f
  U4698/ZN (NAND3_X4)                      0.03       0.46 r
  U4700/ZN (NAND2_X2)                      0.03       0.49 f
  U4196/ZN (NAND2_X4)                      0.03       0.52 r
  U3809/ZN (NAND2_X4)                      0.02       0.54 f
  U4049/ZN (NAND2_X4)                      0.03       0.57 r
  U4048/ZN (NAND2_X4)                      0.02       0.59 f
  U3104/ZN (NAND2_X2)                      0.04       0.63 r
  U4744/ZN (XNOR2_X2)                      0.07       0.70 r
  U4366/ZN (OAI211_X4)                     0.03       0.73 f
  U4458/ZN (NAND3_X2)                      0.04       0.77 r
  U3640/ZN (INV_X4)                        0.02       0.79 f
  U4309/ZN (NAND2_X4)                      0.03       0.82 r
  U3946/ZN (INV_X8)                        0.01       0.83 f
  U4800/ZN (NAND3_X4)                      0.03       0.86 r
  U4244/ZN (INV_X8)                        0.01       0.87 f
  U4104/ZN (NAND3_X2)                      0.05       0.92 r
  U2761/ZN (INV_X4)                        0.01       0.93 f
  U2760/ZN (NAND2_X2)                      0.03       0.96 r
  U4884/ZN (INV_X4)                        0.02       0.98 f
  U4886/ZN (XNOR2_X2)                      0.06       1.04 f
  U5168/Z (MUX2_X2)                        0.09       1.14 f
  if_id/incPC_q_reg[19]/D (DFFR_X1)        0.00       1.14 f
  data arrival time                                   1.14

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[19]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ex_mem/incPC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[11]/CK (DFFR_X2)      0.00       0.00 r
  ex_mem/incPC_q_reg[11]/QN (DFFR_X2)      0.12       0.12 r
  U4630/ZN (XNOR2_X2)                      0.07       0.20 r
  U4631/ZN (INV_X4)                        0.02       0.21 f
  U3831/ZN (NAND2_X4)                      0.03       0.24 r
  U4632/ZN (INV_X4)                        0.01       0.26 f
  U4633/ZN (OAI21_X4)                      0.04       0.29 r
  U4634/ZN (NAND2_X2)                      0.03       0.32 f
  U4635/ZN (INV_X4)                        0.02       0.34 r
  U4258/ZN (NAND2_X4)                      0.02       0.36 f
  U3972/ZN (AOI21_X4)                      0.04       0.40 r
  U3856/ZN (NAND2_X4)                      0.02       0.42 f
  U3046/ZN (NAND2_X2)                      0.03       0.44 r
  U4646/ZN (INV_X4)                        0.02       0.46 f
  U4373/ZN (NAND2_X4)                      0.02       0.48 r
  U4372/ZN (NAND2_X4)                      0.02       0.50 f
  U4654/ZN (OAI21_X4)                      0.04       0.54 r
  U4449/ZN (NAND2_X4)                      0.03       0.57 f
  U2752/ZN (NAND2_X2)                      0.04       0.61 r
  U4675/ZN (INV_X4)                        0.01       0.62 f
  U4023/ZN (NAND2_X4)                      0.02       0.64 r
  U4676/ZN (INV_X4)                        0.01       0.65 f
  U4448/ZN (NAND2_X4)                      0.02       0.68 r
  U2604/ZN (OAI211_X4)                     0.03       0.71 f
  U4766/ZN (XNOR2_X2)                      0.05       0.76 r
  U3201/ZN (NAND2_X2)                      0.03       0.79 f
  U4768/ZN (NAND3_X4)                      0.03       0.81 r
  U2759/ZN (INV_X4)                        0.01       0.83 f
  U4808/ZN (NOR3_X4)                       0.03       0.86 r
  U4809/ZN (INV_X4)                        0.01       0.87 f
  U4810/ZN (NOR3_X4)                       0.06       0.94 r
  U2592/ZN (NAND2_X1)                      0.04       0.98 f
  U4892/ZN (INV_X4)                        0.03       1.01 r
  U3145/ZN (AOI21_X2)                      0.03       1.03 f
  U5162/Z (MUX2_X2)                        0.09       1.13 f
  if_id/incPC_q_reg[22]/D (DFFR_X1)        0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[22]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5011/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[12]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[12]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5010/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[13]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[13]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5009/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[14]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[14]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5008/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[15]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[15]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5007/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[16]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[16]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5006/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[17]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[17]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5005/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[18]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[18]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5004/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[19]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[19]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5003/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[20]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[20]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5002/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[21]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[21]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5001/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[22]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[22]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U5000/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[23]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[23]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U4999/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[24]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[24]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U4998/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[25]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[25]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U4997/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[26]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[26]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3625/ZN (INV_X4)                        0.14       0.99 r
  U4996/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[27]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[27]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busA_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U4995/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busA_q_reg[28]/D (DFFR_X1)         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busA_q_reg[28]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busB_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3625/ZN (INV_X4)                        0.14       0.99 r
  U4991/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busB_q_reg[0]/D (DFFR_X1)          0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busB_q_reg[0]/CK (DFFR_X1)         0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busB_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U4990/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busB_q_reg[1]/D (DFFR_X1)          0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busB_q_reg[1]/CK (DFFR_X1)         0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busB_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3625/ZN (INV_X4)                        0.14       0.99 r
  U4988/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busB_q_reg[3]/D (DFFR_X1)          0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busB_q_reg[3]/CK (DFFR_X1)         0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busB_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U4987/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busB_q_reg[4]/D (DFFR_X1)          0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busB_q_reg[4]/CK (DFFR_X1)         0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busB_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3625/ZN (INV_X4)                        0.14       0.99 r
  U4986/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busB_q_reg[5]/D (DFFR_X1)          0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busB_q_reg[5]/CK (DFFR_X1)         0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busB_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3624/ZN (INV_X4)                        0.14       0.99 r
  U4985/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busB_q_reg[6]/D (DFFR_X1)          0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busB_q_reg[6]/CK (DFFR_X1)         0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: id_ex/busB_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.20       0.20 f
  U4141/ZN (NAND2_X2)                      0.05       0.25 r
  U4140/ZN (NOR3_X2)                       0.03       0.29 f
  U2623/ZN (NAND2_X2)                      0.06       0.34 r
  U4392/ZN (INV_X4)                        0.02       0.37 f
  U6621/ZN (NOR2_X1)                       0.07       0.44 r
  U6620/ZN (INV_X1)                        0.05       0.48 f
  U6607/Z (XOR2_X1)                        0.09       0.57 f
  U4475/ZN (NAND4_X2)                      0.06       0.63 r
  U2757/ZN (NAND2_X2)                      0.03       0.66 f
  U2984/ZN (NAND4_X2)                      0.05       0.72 r
  U2983/ZN (NAND2_X2)                      0.02       0.74 f
  U2982/ZN (INV_X4)                        0.02       0.76 r
  U2981/ZN (INV_X8)                        0.01       0.77 f
  U2775/ZN (INV_X1)                        0.05       0.82 r
  U3510/ZN (INV_X4)                        0.03       0.86 f
  U3625/ZN (INV_X4)                        0.14       0.99 r
  U4984/Z (MUX2_X2)                        0.13       1.13 f
  id_ex/busB_q_reg[7]/D (DFFR_X1)          0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  id_ex/busB_q_reg[7]/CK (DFFR_X1)         0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.06


1
