# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do cse141L_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc {C:/Users/qianq/Desktop/cse141L/class_demo_proc/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:02 on Jun 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc" C:/Users/qianq/Desktop/cse141L/class_demo_proc/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 09:11:02 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc {C:/Users/qianq/Desktop/cse141L/class_demo_proc/PC_LUT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:02 on Jun 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc" C:/Users/qianq/Desktop/cse141L/class_demo_proc/PC_LUT.sv 
# -- Compiling module PC_LUT
# 
# Top level modules:
# 	PC_LUT
# End time: 09:11:02 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc {C:/Users/qianq/Desktop/cse141L/class_demo_proc/PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:02 on Jun 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc" C:/Users/qianq/Desktop/cse141L/class_demo_proc/PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 09:11:02 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc {C:/Users/qianq/Desktop/cse141L/class_demo_proc/dat_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:02 on Jun 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc" C:/Users/qianq/Desktop/cse141L/class_demo_proc/dat_mem.sv 
# -- Compiling module dat_mem
# 
# Top level modules:
# 	dat_mem
# End time: 09:11:02 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc {C:/Users/qianq/Desktop/cse141L/class_demo_proc/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:02 on Jun 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc" C:/Users/qianq/Desktop/cse141L/class_demo_proc/Control.sv 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 09:11:02 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc {C:/Users/qianq/Desktop/cse141L/class_demo_proc/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:02 on Jun 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc" C:/Users/qianq/Desktop/cse141L/class_demo_proc/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:11:02 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc {C:/Users/qianq/Desktop/cse141L/class_demo_proc/instr_ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:02 on Jun 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc" C:/Users/qianq/Desktop/cse141L/class_demo_proc/instr_ROM.sv 
# -- Compiling module instr_ROM
# 
# Top level modules:
# 	instr_ROM
# End time: 09:11:02 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc {C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:02 on Jun 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/qianq/Desktop/cse141L/class_demo_proc" C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 09:11:03 on Jun 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
