$date
	Tue Nov 18 12:19:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux2to1_rv32i $end
$var wire 32 ! out_tb [31:0] $end
$var reg 32 " in0_tb [31:0] $end
$var reg 32 # in1_tb [31:0] $end
$var reg 1 $ sel_tb $end
$scope module uut $end
$var wire 32 % in0 [31:0] $end
$var wire 32 & in1 [31:0] $end
$var wire 1 $ sel $end
$var wire 32 ' out [31:0] $end
$var parameter 32 ( WIDTH $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 (
$end
#0
$dumpvars
b10101010101010101010101010101010 '
b1010101010101010101010101010101 &
b10101010101010101010101010101010 %
0$
b1010101010101010101010101010101 #
b10101010101010101010101010101010 "
b10101010101010101010101010101010 !
$end
#10000
b1010101010101010101010101010101 !
b1010101010101010101010101010101 '
1$
#20000
b10010001101000101011001111000 !
b10010001101000101011001111000 '
0$
b10101011110011011110111100000001 #
b10101011110011011110111100000001 &
b10010001101000101011001111000 "
b10010001101000101011001111000 %
#30000
b11111110110111001011101010011000 !
b11111110110111001011101010011000 '
1$
b11111110110111001011101010011000 #
b11111110110111001011101010011000 &
b10000111011001010100001100100001 "
b10000111011001010100001100100001 %
#40000
