// Seed: 1507280301
module module_0;
  tri0 id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input tri id_0,
    input wand id_1,
    output uwire id_2,
    input uwire id_3,
    output tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    input wire id_7,
    output uwire id_8,
    output logic id_9,
    output uwire id_10,
    input wand id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri id_14
);
  string id_16;
  assign id_16 = "";
  always id_9 <= 1;
  wire id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
