Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Shao.Surface/Documents/Digital/Lab3v1/SocTB_isim_beh.exe -prj C:/Users/Shao.Surface/Documents/Digital/Lab3v1/SocTB_beh.prj work.SocTB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/UControl.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/SignExt.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/Registers.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/PC.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/IMemory.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/CJump.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/ALUCtrl.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/ALU.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/WB.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/MEM.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/IF.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/ID.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/EX.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/Soc_Mips.v" into library work
Analyzing Verilog file "C:/Users/Shao.Surface/Documents/Digital/Lab3v1/SocTB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module IMemory
Compiling module IF
Compiling module UControl
Compiling module Registers
Compiling module SignExt
Compiling module CJump
Compiling module ID
Compiling module ALU
Compiling module ALUCtrl
Compiling module EX
Compiling module MEM
Compiling module WB
Compiling module Soc_Mips
Compiling module SocTB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/Shao.Surface/Documents/Digital/Lab3v1/SocTB_isim_beh.exe
Fuse Memory Usage: 27340 KB
Fuse CPU Usage: 1952 ms
