//  Invocation args:  -check -upper -eldo -o /home/local/RAMS/penatb/EGRE591/VLSI/Lab_1/Tutorials/Tutorial_1/default/Tutorial_1_default.spi -log /home/local/RAMS/penatb/EGRE591/VLSI/Lab_1/Tutorials/Tutorial_1/default/default.netlist_transcript -quiet $LAB_1/Tutorials/Tutorial_1/default

// **** Reading <$LAB_1/Tutorials/Tutorial_1/default> for ELDO netlist ****

// Checking 1 sheet(s) for out of date references to symbols and interfaces...
// Done.
// NOTE: There is no part interface for the top level schematic.  The external nets in the schematic
//       are being scanned to create the pin names for the top level subckt.
Processing [$LAB_1/Tutorials/Tutorial_1] [Tutorial_1/Tutorial_1] [Inverter] (NCF entry line: 17 file: $NCF_GLOBAL) (Param#1: i$2_ad=0.493p,i$2_as=0.493p,i$2_pd=2.13u,i$2_ps=2.13u,i$2_w=1.45u)
Primitive [$MGC_IC_DEVICE_LIB/ideal_capacitor] [ideal_capacitor/ideal_capacitor] [SPICE=C] (NCF entry line: 72 file: $NCF_GLOBAL) (NCF entry line: 126 file: $NCF_GLOBAL)
Primitive [$GENERIC13/symbols/pmos] [pmos/pmos] [ELDOSPICE=M] (NCF entry line: 19 file: $GENERIC13/symbols/pmos/@ncf.dir/pmos.ncf)
Primitive [$GENERIC13/symbols/nmos] [nmos/nmos] [ELDOSPICE=M] (NCF entry line: 19 file: $GENERIC13/symbols/nmos/@ncf.dir/nmos.ncf)

**** Writing <$LAB_1/Tutorials/Tutorial_1/default> netlist for ELDO ****

Number of cells: 4
Number of primitive instances: 3

Done...
