
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035518                       # Number of seconds simulated
sim_ticks                                 35517723966                       # Number of ticks simulated
final_tick                               565082103903                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279833                       # Simulator instruction rate (inst/s)
host_op_rate                                   353439                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3004312                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902612                       # Number of bytes of host memory used
host_seconds                                 11822.25                       # Real time elapsed on the host
sim_insts                                  3308260187                       # Number of instructions simulated
sim_ops                                    4178444354                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1775488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2009344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       759168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4548864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1546624                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1546624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15698                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5931                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35538                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12083                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12083                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49988789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56572994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21374343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128073071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39642                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46850                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50454                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             136946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43545133                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43545133                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43545133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49988789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56572994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21374343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              171618204                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85174399                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31004310                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25433019                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017681                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13015084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12089634                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157338                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87011                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32026232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170315414                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31004310                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15246972                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36595762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10809383                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6588693                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15666642                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83970159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47374397     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655424      4.35%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196188      3.81%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438753      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3004115      3.58%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573993      1.87%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026245      1.22%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715451      3.23%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17985593     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83970159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364010                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999608                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33686887                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6170946                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34812956                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546316                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8753045                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078559                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6602                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201998753                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50844                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8753045                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35362323                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2667320                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       804314                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33653390                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2729759                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195133079                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11366                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1708281                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747862                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271075888                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909887571                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909887571                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102816624                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33884                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17859                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7252818                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19234059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10019727                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242519                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3247213                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183954285                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147795562                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279835                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61055376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186558083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1815                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83970159                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760096                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909370                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29760607     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17832344     21.24%     56.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11989477     14.28%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7631725      9.09%     80.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536225      8.97%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4427539      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3394065      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743312      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654865      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83970159                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084543     70.11%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203093     13.13%     83.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259260     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121590708     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017042      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15742314     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8429476      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147795562                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735211                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546935                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010467                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381388049                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245044581                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143650820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149342497                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263455                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021930                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1088                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2278054                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8753045                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1917859                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163731                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183988144                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       312915                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19234059                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10019727                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17837                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7693                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1088                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363653                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145218181                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14793887                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577377                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984035                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586786                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8190148                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704951                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143797430                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143650820                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93716665                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261803167                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.686549                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357966                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61569534                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042736                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75217114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627581                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29909878     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448390     27.19%     66.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8372967     11.13%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292362      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689824      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1814849      2.41%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992242      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009299      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687303      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75217114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687303                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255521265                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376744237                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1204240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851744                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851744                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174062                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174062                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655653721                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197065970                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189431613                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85174399                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30777006                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25012191                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101930                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12993522                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12007565                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3248143                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89254                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30903365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170761986                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30777006                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15255708                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37550249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11282021                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6221173                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15133313                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       901865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83808226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46257977     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3303528      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2657990      3.17%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6483661      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1748753      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2260016      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1637052      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          917619      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18541630     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83808226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361341                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004851                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32327795                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6033706                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36111769                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243538                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9091409                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5257980                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42333                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204144658                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82878                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9091409                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34693533                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1345425                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1198335                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33933524                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3545992                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196949756                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30302                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1469475                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1102798                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          779                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275768730                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919470013                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919470013                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169038751                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106729961                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40097                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22490                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9725908                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18353050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9353726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       147018                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3132875                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186236436                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38582                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147949195                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       286343                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64326760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196487389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5834                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83808226                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765330                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886684                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28979716     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18058526     21.55%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11879830     14.18%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8763100     10.46%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7534928      8.99%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3906417      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3343512      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628736      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713461      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83808226                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         867286     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176395     14.47%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175429     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123280257     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2105818      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16374      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14687577      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7859169      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147949195                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737015                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1219119                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381212077                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250602432                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144180447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149168314                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       556179                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7228159                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2989                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          655                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2396153                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9091409                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         549468                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80505                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186275020                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       410955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18353050                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9353726                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22208                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71930                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          655                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1257734                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180245                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2437979                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145596545                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13781176                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2352649                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21436403                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20540250                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7655227                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709393                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144276893                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144180447                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93959088                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265285955                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692767                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354180                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99028836                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121616939                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64658794                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2106190                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74716817                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140312                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28938381     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20750045     27.77%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8443342     11.30%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4746686      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3883516      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1579218      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1877228      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940578      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3557823      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74716817                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99028836                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121616939                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18082457                       # Number of memory references committed
system.switch_cpus1.commit.loads             11124887                       # Number of loads committed
system.switch_cpus1.commit.membars              16374                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17474007                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109581292                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2475924                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3557823                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257434727                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381648690                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1366173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99028836                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121616939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99028836                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860097                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860097                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162660                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162660                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654992704                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199297236                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188378235                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32748                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85174399                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31474573                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25658838                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101737                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13350359                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12314063                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3395829                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93538                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31493429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172865571                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31474573                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15709892                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38415081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11162743                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5253976                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15549137                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1020605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84197603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.544629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45782522     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2538969      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4761841      5.66%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4732341      5.62%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2936373      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2339199      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1465381      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1369601      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18271376     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84197603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369531                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.029548                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32842784                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5194248                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36899986                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       225720                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9034858                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5325334                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207412712                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9034858                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35228531                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1003941                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       930192                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34694204                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3305871                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199977693                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1373869                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1012262                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280786873                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    932940954                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    932940954                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173774746                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107012100                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35628                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17110                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9203535                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18510015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9440939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118044                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3255764                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188558385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34220                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150241678                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       294790                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63705210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194860591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84197603                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.784394                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897295                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28731784     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18333457     21.77%     55.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12131310     14.41%     70.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7937159      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8360139      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4040129      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3194712      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       726653      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       742260      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84197603                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         936341     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178292     13.81%     86.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176582     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125667993     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2018937      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17110      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14537916      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7999722      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150241678                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763930                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1291215                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008594                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386266961                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252298148                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146806614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151532893                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       469606                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7181573                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2264437                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9034858                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         522104                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90697                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188592608                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       378683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18510015                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9440939                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17110                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1316316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2482763                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148253658                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13870763                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1988017                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21681447                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21021095                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7810684                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740589                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146852864                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146806614                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93581188                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268556248                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723600                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348460                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101205985                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124614252                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63978855                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2127164                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75162745                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657926                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28393205     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21114915     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8777719     11.68%     77.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4370208      5.81%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4361196      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1763308      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1769016      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       947569      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3665609      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75162745                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101205985                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124614252                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18504943                       # Number of memory references committed
system.switch_cpus2.commit.loads             11328442                       # Number of loads committed
system.switch_cpus2.commit.membars              17110                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17986755                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112267864                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2570166                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3665609                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260090243                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386227002                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 976796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101205985                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124614252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101205985                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841594                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841594                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188221                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188221                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665989046                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203930129                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190532719                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34220                       # number of misc regfile writes
system.l2.replacements                          35540                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1887357                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68308                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.630102                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           739.740658                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.950226                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5964.265146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.148567                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5161.057113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.594357                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2462.648617                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7931.859630                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5821.423481                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4660.312206                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022575                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.182015                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.157503                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.075154                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.242061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.177656                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.142221                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81790                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56213                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33443                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  171446                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52948                       # number of Writeback hits
system.l2.Writeback_hits::total                 52948                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81790                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56213                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33443                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171446                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81790                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56213                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33443                       # number of overall hits
system.l2.overall_hits::total                  171446                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13871                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15698                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5931                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35538                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13871                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15698                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5931                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35538                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13871                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15698                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5931                       # number of overall misses
system.l2.overall_misses::total                 35538                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       414637                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    757496273                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       551562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    815008170                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    334978584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1909044973                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       414637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    757496273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       551562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    815008170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    334978584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1909044973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       414637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    757496273                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       551562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    815008170                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    334978584                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1909044973                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              206984                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52948                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52948                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95661                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71911                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               206984                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95661                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71911                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              206984                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.218298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.150632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.171694                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.145002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.218298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.150632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171694                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.145002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.218298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.150632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171694                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 37694.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54610.069425                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42427.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51917.962161                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56479.275670                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53718.413332                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 37694.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54610.069425                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42427.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51917.962161                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56479.275670                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53718.413332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 37694.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54610.069425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42427.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51917.962161                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56479.275670                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53718.413332                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12083                       # number of writebacks
system.l2.writebacks::total                     12083                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13871                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15698                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5931                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35538                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35538                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35538                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       352400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    677731388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       476900                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    724140795                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       515854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    300774042                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1703991379                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       352400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    677731388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       476900                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    724140795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       515854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    300774042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1703991379                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       352400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    677731388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       476900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    724140795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       515854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    300774042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1703991379                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.218298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.150632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.171694                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.145002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.218298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.150632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.145002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.218298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.150632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171694                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 32036.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48859.591089                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36684.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46129.493885                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36846.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50712.197269                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47948.432073                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 32036.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48859.591089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36684.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46129.493885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36846.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50712.197269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47948.432073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 32036.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48859.591089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36684.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46129.493885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36846.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50712.197269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47948.432073                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996600                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015674291                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843329.021779                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996600                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15666630                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15666630                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15666630                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15666630                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15666630                       # number of overall hits
system.cpu0.icache.overall_hits::total       15666630                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       505066                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       505066                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       505066                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       505066                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       505066                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       505066                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15666642                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15666642                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15666642                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15666642                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15666642                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15666642                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 42088.833333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42088.833333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 42088.833333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42088.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 42088.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42088.833333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       426307                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       426307                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       426307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       426307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       426307                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       426307                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38755.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38755.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 38755.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38755.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 38755.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38755.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95661                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191893863                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95917                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.624113                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.509540                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.490460                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916053                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083947                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11629520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11629520                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709490                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17009                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17009                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19339010                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19339010                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19339010                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19339010                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356650                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356650                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           35                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356685                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356685                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356685                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356685                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10155736471                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10155736471                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1011567                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1011567                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10156748038                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10156748038                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10156748038                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10156748038                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986170                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986170                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19695695                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19695695                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19695695                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19695695                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029755                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029755                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018110                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018110                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018110                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28475.358113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28475.358113                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28901.914286                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28901.914286                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28475.399969                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28475.399969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28475.399969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28475.399969                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22059                       # number of writebacks
system.cpu0.dcache.writebacks::total            22059                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260989                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           35                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261024                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261024                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95661                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95661                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95661                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95661                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95661                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95661                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1559184426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1559184426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1559184426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1559184426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1559184426                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1559184426                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004857                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004857                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004857                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004857                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16299.060495                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16299.060495                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16299.060495                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16299.060495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16299.060495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16299.060495                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997114                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020214052                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056883.169355                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997114                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15133297                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15133297                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15133297                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15133297                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15133297                       # number of overall hits
system.cpu1.icache.overall_hits::total       15133297                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       735262                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       735262                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       735262                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       735262                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       735262                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       735262                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15133313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15133313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15133313                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15133313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15133313                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15133313                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45953.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45953.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45953.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45953.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45953.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45953.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       566457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       566457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       566457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       566457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       566457                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       566457                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43573.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43573.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43573.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43573.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43573.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43573.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71911                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181164446                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72167                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2510.350243                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.715112                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.284888                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901231                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098769                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10467905                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10467905                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6924822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6924822                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21785                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21785                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16374                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16374                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17392727                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17392727                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17392727                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17392727                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153437                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153437                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153437                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153437                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153437                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4842171371                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4842171371                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4842171371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4842171371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4842171371                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4842171371                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10621342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10621342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6924822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6924822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17546164                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17546164                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17546164                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17546164                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014446                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008745                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008745                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008745                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008745                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31558.042526                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31558.042526                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31558.042526                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31558.042526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31558.042526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31558.042526                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20670                       # number of writebacks
system.cpu1.dcache.writebacks::total            20670                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81526                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81526                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81526                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81526                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71911                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71911                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71911                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71911                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1333240149                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1333240149                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1333240149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1333240149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1333240149                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1333240149                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18540.141967                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18540.141967                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18540.141967                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18540.141967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18540.141967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18540.141967                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997722                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018508994                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199803.442765                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997722                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15549120                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15549120                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15549120                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15549120                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15549120                       # number of overall hits
system.cpu2.icache.overall_hits::total       15549120                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15549137                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15549137                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15549137                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15549137                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15549137                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15549137                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39374                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169859200                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39630                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4286.126672                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.833388                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.166612                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905599                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094401                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10582378                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10582378                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7142838                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7142838                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17110                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17110                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17110                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17110                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17725216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17725216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17725216                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17725216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103161                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103161                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103161                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103161                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103161                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103161                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3379275294                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3379275294                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3379275294                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3379275294                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3379275294                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3379275294                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10685539                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10685539                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7142838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7142838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17828377                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17828377                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17828377                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17828377                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009654                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009654                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005786                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005786                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005786                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005786                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32757.294850                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32757.294850                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32757.294850                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32757.294850                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32757.294850                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32757.294850                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10219                       # number of writebacks
system.cpu2.dcache.writebacks::total            10219                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63787                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63787                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63787                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63787                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63787                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63787                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39374                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39374                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39374                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39374                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    600883823                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    600883823                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    600883823                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    600883823                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    600883823                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    600883823                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15260.929116                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15260.929116                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15260.929116                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15260.929116                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15260.929116                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15260.929116                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
