// Seed: 84733964
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wire id_4,
    input tri1 id_5
    , id_10,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8
);
  wire id_11;
  assign id_8 = 1;
  wire id_12, id_13;
  assign id_10 = -id_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply0 id_5
    , id_51,
    output wor id_6,
    output wire id_7,
    input tri0 id_8
    , id_52,
    output wand id_9,
    input wand id_10,
    output wire id_11,
    input wor id_12,
    input supply0 id_13,
    input wand id_14,
    input tri1 id_15,
    input wor id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri id_19,
    input supply1 id_20,
    input wire id_21,
    input uwire id_22,
    output wire id_23,
    input tri0 id_24,
    output tri0 id_25,
    output supply1 id_26,
    input wand id_27,
    output wor id_28,
    output wire id_29,
    input wor id_30,
    output tri id_31,
    input supply0 id_32,
    input tri0 id_33,
    input supply1 id_34,
    input tri id_35,
    input tri1 id_36,
    output tri0 id_37,
    input wor id_38,
    output supply1 id_39,
    input wor id_40,
    input wor id_41,
    input wor id_42,
    output supply0 id_43,
    output supply1 id_44,
    output supply0 id_45,
    output supply0 id_46,
    input wor id_47,
    output wand id_48,
    input wor id_49
);
  module_0 modCall_1 (
      id_4,
      id_41,
      id_13,
      id_3,
      id_40,
      id_10,
      id_30,
      id_41,
      id_37
  );
  assign modCall_1.type_14 = 0;
endmodule
