{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511301902419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511301902420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 17:05:02 2017 " "Processing started: Tue Nov 21 17:05:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511301902420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511301902420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gA6_lab4 -c gA6_lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off gA6_lab4 -c gA6_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511301902420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511301902871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ga6_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ga6_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gA6_rules-behavior " "Found design unit 1: gA6_rules-behavior" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511301903409 ""} { "Info" "ISGN_ENTITY_NAME" "1 gA6_rules " "Found entity 1: gA6_rules" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511301903409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511301903409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ga6_lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ga6_lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gA6_lab4 " "Found entity 1: gA6_lab4" {  } { { "gA6_lab4.bdf" "" { Schematic "C:/home/abbas/dsd_A6/lab4/gA6_lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511301903412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511301903412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ga6_dealer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ga6_dealer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511301903416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gA6_lab4 " "Elaborating entity \"gA6_lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511301903456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gA6_rules gA6_rules:inst " "Elaborating entity \"gA6_rules\" for hierarchy \"gA6_rules:inst\"" {  } { { "gA6_lab4.bdf" "inst" { Schematic "C:/home/abbas/dsd_A6/lab4/gA6_lab4.bdf" { { 168 304 504 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511301903459 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace gA6_rules.vhd(41) " "VHDL Process Statement warning at gA6_rules.vhd(41): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511301903460 "|gA6_lab4|gA6_rules:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace gA6_rules.vhd(55) " "VHDL Process Statement warning at gA6_rules.vhd(55): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511301903461 "|gA6_lab4|gA6_rules:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_ace gA6_rules.vhd(31) " "VHDL Process Statement warning at gA6_rules.vhd(31): inferring latch(es) for signal or variable \"new_ace\", which holds its previous value in one or more paths through the process" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511301903462 "|gA6_lab4|gA6_rules:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "legal gA6_rules.vhd(31) " "VHDL Process Statement warning at gA6_rules.vhd(31): inferring latch(es) for signal or variable \"legal\", which holds its previous value in one or more paths through the process" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511301903462 "|gA6_lab4|gA6_rules:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_cards:legal gA6_rules.vhd(67) " "Inferred latch for \"sum_cards:legal\" at gA6_rules.vhd(67)" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511301903462 "|gA6_lab4|gA6_rules:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_cards:new_ace gA6_rules.vhd(53) " "Inferred latch for \"sum_cards:new_ace\" at gA6_rules.vhd(53)" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511301903463 "|gA6_lab4|gA6_rules:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gA6_rules:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gA6_rules:inst\|Mod0\"" {  } { { "gA6_rules.vhd" "Mod0" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511301903692 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1511301903692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gA6_rules:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"gA6_rules:inst\|lpm_divide:Mod0\"" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511301903723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gA6_rules:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"gA6_rules:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511301903723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511301903723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511301903723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511301903723 ""}  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511301903723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/home/abbas/dsd_A6/lab4/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511301903801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511301903801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/home/abbas/dsd_A6/lab4/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511301903817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511301903817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/home/abbas/dsd_A6/lab4/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511301903832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511301903832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/home/abbas/dsd_A6/lab4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511301903911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511301903911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/home/abbas/dsd_A6/lab4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511301903973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511301903973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gA6_rules:inst\|\\sum_cards:new_ace " "Latch gA6_rules:inst\|\\sum_cards:new_ace has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gA6_rules:inst\|ace_out~0 " "Ports D and ENA on the latch are fed by the same signal gA6_rules:inst\|ace_out~0" {  } { { "gA6_rules.vhd" "" { Text "C:/home/abbas/dsd_A6/lab4/gA6_rules.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511301904223 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511301904223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511301904551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511301904551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511301904629 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511301904629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511301904629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511301904629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511301904692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 17:05:04 2017 " "Processing ended: Tue Nov 21 17:05:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511301904692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511301904692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511301904692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511301904692 ""}
