==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/shufflenet.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/components.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 358.000 ; gain = 12.586 ; free physical = 5751 ; free virtual = 10450
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 358.000 ; gain = 12.586 ; free physical = 5739 ; free virtual = 10446
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<16, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<9, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<16, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 486.961 ; gain = 141.547 ; free physical = 5660 ; free virtual = 10388
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 486.961 ; gain = 141.547 ; free physical = 5646 ; free virtual = 10375
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1080) in function 'conv_last' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:869) in function 'subconv_1x1_4_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:815) in function 'subconv_1x1_8p_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:590) in function 'subconv_1x1_8_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:535) in function 'subconv_1x1_16p_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:310) in function 'subconv_1x1_16_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (acceleartor_hls_padding/components.cpp:41) in function 'conv1_p' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'weight_temp.V' (acceleartor_hls_padding/components.cpp:1044) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'conv_last_output.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_96_96_1x1.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_96_4x4_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_2_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_48_48_1x1.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_48_8x8_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_1_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_24_24_1x1.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_24_16x16_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_temp.V' (acceleartor_hls_padding/components.cpp:15) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'conv1_output_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.1' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.2' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.3' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.4' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.5' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.6' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.7' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.0.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.1.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.2.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.3.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.4.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.5.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.6.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.7.0' (acceleartor_hls_padding/components.cpp:1044) in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:899:15) to (acceleartor_hls_padding/components.cpp:898:25) in function 'subconv_3x3_8_stride_no_relu_p.1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:902:20) to (acceleartor_hls_padding/components.cpp:895:22) in function 'subconv_3x3_8_stride_no_relu_p.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:899:15) to (acceleartor_hls_padding/components.cpp:898:25) in function 'subconv_3x3_8_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:902:20) to (acceleartor_hls_padding/components.cpp:895:22) in function 'subconv_3x3_8_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:641:15) to (acceleartor_hls_padding/components.cpp:640:25) in function 'subconv_3x3_8_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:644:20) to (acceleartor_hls_padding/components.cpp:637:22) in function 'subconv_3x3_8_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:920:15) to (acceleartor_hls_padding/components.cpp:919:25) in function 'subconv_3x3_4_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:923:20) to (acceleartor_hls_padding/components.cpp:916:22) in function 'subconv_3x3_4_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:341:15) to (acceleartor_hls_padding/components.cpp:340:25) in function 'subconv_3x3_32_stride_no_relu_p.1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:344:20) to (acceleartor_hls_padding/components.cpp:337:23) in function 'subconv_3x3_32_stride_no_relu_p.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:341:15) to (acceleartor_hls_padding/components.cpp:340:25) in function 'subconv_3x3_32_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:344:20) to (acceleartor_hls_padding/components.cpp:337:23) in function 'subconv_3x3_32_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:620:15) to (acceleartor_hls_padding/components.cpp:619:25) in function 'subconv_3x3_16_stride_no_relu_p.1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:624:20) to (acceleartor_hls_padding/components.cpp:616:22) in function 'subconv_3x3_16_stride_no_relu_p.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:620:15) to (acceleartor_hls_padding/components.cpp:619:25) in function 'subconv_3x3_16_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:624:20) to (acceleartor_hls_padding/components.cpp:616:22) in function 'subconv_3x3_16_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:363:15) to (acceleartor_hls_padding/components.cpp:362:25) in function 'subconv_3x3_16_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:366:20) to (acceleartor_hls_padding/components.cpp:359:23) in function 'subconv_3x3_16_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:815:27) in function 'subconv_1x1_8p_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:590:27) in function 'subconv_1x1_8_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:869:27) in function 'subconv_1x1_4_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:201:13) to (acceleartor_hls_padding/components.cpp:199:27) in function 'subconv_1x1_32_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:535:27) in function 'subconv_1x1_16p_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:310:26) in function 'subconv_1x1_16_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:1132:11) to (acceleartor_hls_padding/components.cpp:1131:25) in function 'fc'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:1135:18) to (acceleartor_hls_padding/components.cpp:1129:23) in function 'fc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:1080:27) in function 'conv_last'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:1093:5) to (acceleartor_hls_padding/components.cpp:1093:26) in function 'conv_last'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:41:28) in function 'conv1_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:57:11) to (acceleartor_hls_padding/components.cpp:57:32) in function 'conv1_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:1117:5) to (acceleartor_hls_padding/components.cpp:1116:20) in function 'avgpool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:1120:16) to (acceleartor_hls_padding/components.cpp:1113:24) in function 'avgpool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:80:9) to (acceleartor_hls_padding/components.cpp:134:2) in function 'COMPUTE_ENGINE'... converting 285 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 550.996 ; gain = 205.582 ; free physical = 5302 ; free virtual = 10220
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:803:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:802:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:824:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:823:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:578:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:577:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:599:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:598:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:857:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:856:16) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:878:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:877:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:523:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:522:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:545:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:544:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:298:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:297:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:320:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:319:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:1057:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:1099:7) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:1098:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (acceleartor_hls_padding/components.cpp:27:8) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:26:7) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:25:6) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:63:13) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:62:9) in function 'conv1_p'.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:357:25) into subconv_3x3_16_no_re.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:335:25) into subconv_3x3_32_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:893:25) into subconv_3x3_8_stride.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:635:25) into subconv_3x3_8_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:914:25) into subconv_3x3_4_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:893:25) into subconv_3x3_8_stride.1.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:335:25) into subconv_3x3_32_strid.1.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:614:25) into subconv_3x3_16_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:614:25) into subconv_3x3_16_strid.1.
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:93:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:97:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 10 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:101:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 32 on port 'DATA_INPUT_OUTPUT' (acceleartor_hls_padding/shufflenet.cpp:109:8).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:122:13).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:126:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:137:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:140:6).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:149:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:152:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:166:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:178:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:181:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:208:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:211:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:221:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:224:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:233:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:271:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:274:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:284:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:287:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:294:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:297:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:327:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:340:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:343:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:351:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:354:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'weight.V' (acceleartor_hls_padding/components.cpp:1132:11).
INFO: [XFORM 203-811] Inferring bus burst write of length 10 on port 'output.V' (acceleartor_hls_padding/components.cpp:1136:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1061.996 ; gain = 716.582 ; free physical = 4876 ; free virtual = 9739
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ShuffleNetV2' ...
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_32_strid.1' to 'subconv_3x3_32_strid_1'.
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'.
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (acceleartor_hls_padding/components.cpp:67) of constant 0 on array 'output_0_V' and 'load' operation ('output_0_V_load_2', acceleartor_hls_padding/components.cpp:66) on array 'output_0_V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.47 seconds; current allocated memory: 741.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 743.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'COMPUTE_ENGINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 747.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 751.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 754.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 757.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 758.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 759.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 761.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 763.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 764.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 764.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 764.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 765.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 765.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 766.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 766.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 767.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 767.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 768.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 770.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 772.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 772.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 773.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 775.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 777.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 778.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 778.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 778.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 779.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 779.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 780.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 780.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 781.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 781.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 782.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 783.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 786.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 786.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 787.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 789.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 791.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 792.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 792.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 792.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 793.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 793.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 794.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 794.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 795.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 795.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 796.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (acceleartor_hls_padding/components.cpp:1104) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_5', acceleartor_hls_padding/components.cpp:1103) on array 'conv_last_output_V_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 798.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 800.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 801.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 801.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 801.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 802.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.56 seconds; current allocated memory: 832.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 36.6 seconds; current allocated memory: 891.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_0_V' to 'conv1_p_weight_tebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_1_V' to 'conv1_p_weight_tecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_2_V' to 'conv1_p_weight_tedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_3_V' to 'conv1_p_weight_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_4_V' to 'conv1_p_weight_tefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_5_V' to 'conv1_p_weight_teg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_6_V' to 'conv1_p_weight_tehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_7_V' to 'conv1_p_weight_teibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_83_8_1' to 'ShuffleNetV2_mux_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_p'.
INFO: [HLS 200-111]  Elapsed time: 18.83 seconds; current allocated memory: 900.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'COMPUTE_ENGINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'COMPUTE_ENGINE'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 919.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_32_p'.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 941.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid'.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 952.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16_p'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 957.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_l_p'.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 966.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 969.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 972.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_no_re'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 974.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_p'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 977.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 982.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 991.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8_p'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 997.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_l_p'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 1007.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1009.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1011.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1014.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_p'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1017.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1022.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_4_p'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_l_p'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_4_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_p'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_0_0_0' to 'conv_last_weight_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_1_0_0' to 'conv_last_weight_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_2_0_0' to 'conv_last_weight_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_3_0_0' to 'conv_last_weight_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_4_0_0' to 'conv_last_weight_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_5_0_0' to 'conv_last_weight_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_6_0_0' to 'conv_last_weight_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_7_0_0' to 'conv_last_weight_rcU' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_last'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avgpool'.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_INPUT_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_OTHER_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/p3X3_1X1_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/image_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv1_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_3x3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_1x1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv_last_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ShuffleNetV2' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_bias_V' to 'ShuffleNetV2_convsc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_bias_V' to 'ShuffleNetV2_convtde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fc_bias_V' to 'ShuffleNetV2_fc_budo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_image_p_V' to 'ShuffleNetV2_imagvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_0' to 'ShuffleNetV2_convwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_1' to 'ShuffleNetV2_convxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_2' to 'ShuffleNetV2_convyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_3' to 'ShuffleNetV2_convzec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_4' to 'ShuffleNetV2_convAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_5' to 'ShuffleNetV2_convBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_6' to 'ShuffleNetV2_convCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_7' to 'ShuffleNetV2_convDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_24_V' to 'ShuffleNetV2_biasEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_s' to 'ShuffleNetV2_weigFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_1' to 'ShuffleNetV2_weigGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_2' to 'ShuffleNetV2_weigHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_3' to 'ShuffleNetV2_weigIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_4' to 'ShuffleNetV2_weigJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_5' to 'ShuffleNetV2_weigKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_6' to 'ShuffleNetV2_weigLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_7' to 'ShuffleNetV2_weigMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs' to 'ShuffleNetV2_ShufNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_1_3x3_V' to 'ShuffleNetV2_weigOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_24_16x16_p' to 'ShuffleNetV2_buffPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_7' to 'ShuffleNetV2_buffQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_6' to 'ShuffleNetV2_buffRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_5' to 'ShuffleNetV2_buffShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_4' to 'ShuffleNetV2_buffThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_3' to 'ShuffleNetV2_buffUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_2' to 'ShuffleNetV2_buffVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_1' to 'ShuffleNetV2_buffWhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p' to 'ShuffleNetV2_buffXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit0_outp' to 'ShuffleNetV2_downYie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_0_outpu' to 'ShuffleNetV2_shufZio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_1_outpu' to 'ShuffleNetV2_shuf0iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_2_outpu' to 'ShuffleNetV2_shuf1iI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_48_V' to 'ShuffleNetV2_bias2iS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_7' to 'ShuffleNetV2_Shuf3i2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_6' to 'ShuffleNetV2_Shuf4jc' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_5' to 'ShuffleNetV2_Shuf5jm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_4' to 'ShuffleNetV2_Shuf6jw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_3' to 'ShuffleNetV2_Shuf7jG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_2' to 'ShuffleNetV2_Shuf8jQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_1' to 'ShuffleNetV2_Shuf9j0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs' to 'ShuffleNetV2_Shufbak' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_s' to 'ShuffleNetV2_weigbbk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_1' to 'ShuffleNetV2_weigbck' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_2' to 'ShuffleNetV2_weigbdk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_3' to 'ShuffleNetV2_weigbek' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_4' to 'ShuffleNetV2_weigbfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_5' to 'ShuffleNetV2_weigbgk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_6' to 'ShuffleNetV2_weigbhl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_7' to 'ShuffleNetV2_weigbil' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_1_3x3_V' to 'ShuffleNetV2_weigbjl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_48_8x8_p_V' to 'ShuffleNetV2_buffbkl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_8' to 'ShuffleNetV2_buffbll' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_1' to 'ShuffleNetV2_buffbml' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_2' to 'ShuffleNetV2_buffbnm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_3' to 'ShuffleNetV2_buffbom' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_4' to 'ShuffleNetV2_buffbpm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_5' to 'ShuffleNetV2_buffbqm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_6' to 'ShuffleNetV2_buffbrm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_7' to 'ShuffleNetV2_buffbsm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit1_outp' to 'ShuffleNetV2_downbtn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_0_outpu' to 'ShuffleNetV2_shufbun' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_1_outpu' to 'ShuffleNetV2_shufbvn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_2_outpu' to 'ShuffleNetV2_shufbwn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_3_outpu' to 'ShuffleNetV2_shufbxn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_4_outpu' to 'ShuffleNetV2_shufbyn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_5_outpu' to 'ShuffleNetV2_shufbzo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_6_outpu' to 'ShuffleNetV2_shufbAo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_7_outpu' to 'ShuffleNetV2_shufbBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_96_V' to 'ShuffleNetV2_biasbCo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_7' to 'ShuffleNetV2_ShufbDo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_6' to 'ShuffleNetV2_ShufbEo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_5' to 'ShuffleNetV2_ShufbFp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_4' to 'ShuffleNetV2_ShufbGp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_3' to 'ShuffleNetV2_ShufbHp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_2' to 'ShuffleNetV2_ShufbIp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_1' to 'ShuffleNetV2_ShufbJp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs' to 'ShuffleNetV2_ShufbKp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_s' to 'ShuffleNetV2_weigbLp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_1' to 'ShuffleNetV2_weigbMq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_2' to 'ShuffleNetV2_weigbNq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_3' to 'ShuffleNetV2_weigbOq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_4' to 'ShuffleNetV2_weigbPq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_5' to 'ShuffleNetV2_weigbQq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_6' to 'ShuffleNetV2_weigbRq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_7' to 'ShuffleNetV2_weigbSr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_1_3x3_V' to 'ShuffleNetV2_weigbTr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_96_4x4_p_V' to 'ShuffleNetV2_buffbUr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_8' to 'ShuffleNetV2_buffbVr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_1' to 'ShuffleNetV2_buffbWr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_2' to 'ShuffleNetV2_buffbXr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_3' to 'ShuffleNetV2_buffbYs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_4' to 'ShuffleNetV2_buffbZs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_5' to 'ShuffleNetV2_buffb0s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_6' to 'ShuffleNetV2_buffb1s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_7' to 'ShuffleNetV2_buffb2s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit2_outp' to 'ShuffleNetV2_downb3s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_0_outpu' to 'ShuffleNetV2_shufb4t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_1_outpu' to 'ShuffleNetV2_shufb5t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu' to 'ShuffleNetV2_shufb6t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu_1' to 'ShuffleNetV2_shufb7t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_0' to 'ShuffleNetV2_convb8t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_1' to 'ShuffleNetV2_convb9t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_2' to 'ShuffleNetV2_convcau' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_3' to 'ShuffleNetV2_convcbu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_4' to 'ShuffleNetV2_convccu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_5' to 'ShuffleNetV2_convcdu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_6' to 'ShuffleNetV2_convceu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_7' to 'ShuffleNetV2_convcfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_avgpool_output_V' to 'ShuffleNetV2_avgpcgu' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'image_V', 'conv1_weight_V', 'shuffle_conv_3x3_V', 'shuffle_conv_1x1_V', 'conv_last_weight_V', 'fc_weight_V', 'bias_V' and 'fc_output_V' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShuffleNetV2'.
INFO: [HLS 200-111]  Elapsed time: 16.55 seconds; current allocated memory: 1.107 GB.
INFO: [RTMG 210-278] Implementing memory 'conv1_p_weight_tebkb_ram' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_last_weight_kbM_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convsc4_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convtde_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_fc_budo_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_imagvdy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convwdI_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigFfa_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_ShufNgs_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigOgC_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffPgM_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffQgW_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downYie_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_bias2iS_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_Shuf3i2_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbbk_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbjl_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbkl_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbll_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downbtn_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasbCo_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_ShufbDo_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbLp_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbTr_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbUr_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbVr_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downb3s_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_shufb7t_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convb8t_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:55 ; elapsed = 00:03:53 . Memory (MB): peak = 1606.008 ; gain = 1260.594 ; free physical = 3840 ; free virtual = 8993
INFO: [SYSC 207-301] Generating SystemC RTL for ShuffleNetV2.
INFO: [VHDL 208-304] Generating VHDL RTL for ShuffleNetV2.
INFO: [VLOG 209-307] Generating Verilog RTL for ShuffleNetV2.
INFO: [HLS 200-112] Total elapsed time: 233.69 seconds; peak allocated memory: 1.107 GB.
