TimeQuest Timing Analyzer report for FIFO_sum
Thu Nov 30 19:58:56 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'rst_n'
 14. Slow 1200mV 85C Model Hold: 'sys_clk'
 15. Slow 1200mV 85C Model Hold: 'rst_n'
 16. Slow 1200mV 85C Model Recovery: 'sys_clk'
 17. Slow 1200mV 85C Model Removal: 'sys_clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'rst_n'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'sys_clk'
 32. Slow 1200mV 0C Model Setup: 'rst_n'
 33. Slow 1200mV 0C Model Hold: 'sys_clk'
 34. Slow 1200mV 0C Model Hold: 'rst_n'
 35. Slow 1200mV 0C Model Recovery: 'sys_clk'
 36. Slow 1200mV 0C Model Removal: 'sys_clk'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'rst_n'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'sys_clk'
 50. Fast 1200mV 0C Model Setup: 'rst_n'
 51. Fast 1200mV 0C Model Hold: 'sys_clk'
 52. Fast 1200mV 0C Model Hold: 'rst_n'
 53. Fast 1200mV 0C Model Recovery: 'sys_clk'
 54. Fast 1200mV 0C Model Removal: 'sys_clk'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'rst_n'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Board Trace Model Assignments
 68. Input Transition Times
 69. Signal Integrity Metrics (Slow 1200mv 0c Model)
 70. Signal Integrity Metrics (Slow 1200mv 85c Model)
 71. Signal Integrity Metrics (Fast 1200mv 0c Model)
 72. Setup Transfers
 73. Hold Transfers
 74. Recovery Transfers
 75. Removal Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; FIFO_sum                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; rst_n      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rst_n }   ;
; sys_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 195.77 MHz ; 195.77 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; sys_clk ; -4.108 ; -371.601         ;
; rst_n   ; -0.982 ; -7.654           ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -0.070 ; -0.070          ;
; rst_n   ; 0.498  ; 0.000           ;
+---------+--------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; sys_clk ; -0.126 ; -2.016              ;
+---------+--------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; sys_clk ; -0.109 ; -12.701            ;
+---------+--------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; sys_clk ; -3.201 ; -331.127                       ;
; rst_n   ; -3.000 ; -3.000                         ;
+---------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                    ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.108 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.680      ;
; -4.078 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.650      ;
; -3.999 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.571      ;
; -3.994 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.566      ;
; -3.969 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.541      ;
; -3.962 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.534      ;
; -3.932 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.504      ;
; -3.905 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.477      ;
; -3.853 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.425      ;
; -3.848 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.420      ;
; -3.823 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.395      ;
; -3.816 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.388      ;
; -3.786 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.358      ;
; -3.784 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.356      ;
; -3.779 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.351      ;
; -3.759 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.331      ;
; -3.749 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.321      ;
; -3.702 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.274      ;
; -3.678 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.250      ;
; -3.653 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.224      ;
; -3.644 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.216      ;
; -3.640 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.211      ;
; -3.638 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 4.210      ;
; -3.610 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.181      ;
; -3.544 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.115      ;
; -3.515 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.429      ;
; -3.515 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.429      ;
; -3.515 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.429      ;
; -3.515 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.429      ;
; -3.515 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.429      ;
; -3.515 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.429      ;
; -3.515 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.429      ;
; -3.507 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.078      ;
; -3.494 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.065      ;
; -3.482 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.053      ;
; -3.470 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.041      ;
; -3.464 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.035      ;
; -3.452 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 4.023      ;
; -3.417 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.331      ;
; -3.417 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.331      ;
; -3.417 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.331      ;
; -3.417 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.331      ;
; -3.417 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.331      ;
; -3.417 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.331      ;
; -3.417 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.331      ;
; -3.398 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.969      ;
; -3.366 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.280      ;
; -3.366 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.280      ;
; -3.366 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.280      ;
; -3.366 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.280      ;
; -3.366 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.280      ;
; -3.366 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.280      ;
; -3.366 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.280      ;
; -3.361 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.932      ;
; -3.351 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.922      ;
; -3.348 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.919      ;
; -3.336 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.907      ;
; -3.333 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.904      ;
; -3.324 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.895      ;
; -3.318 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.889      ;
; -3.308 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 3.880      ;
; -3.306 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.877      ;
; -3.303 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.874      ;
; -3.302 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.430     ; 3.873      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.232 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.146      ;
; -3.232 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.146      ;
; -3.232 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.146      ;
; -3.232 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.146      ;
; -3.232 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.146      ;
; -3.232 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.146      ;
; -3.232 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.146      ;
; -3.199 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 3.771      ;
; -3.188 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.429     ; 3.760      ;
; -3.169 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.083      ;
; -3.169 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.083      ;
; -3.169 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.083      ;
; -3.169 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.083      ;
; -3.169 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.083      ;
; -3.169 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.083      ;
; -3.169 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.083      ;
; -3.137 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.051      ;
; -3.137 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.051      ;
; -3.137 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.051      ;
; -3.137 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.051      ;
; -3.137 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.051      ;
; -3.137 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.051      ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rst_n'                                                                                                                     ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.982 ; UART_RX:UART_RX_inst|data_out[1] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ; sys_clk      ; rst_n       ; 1.000        ; 0.025      ; 0.829      ;
; -0.974 ; UART_RX:UART_RX_inst|data_out[4] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ; sys_clk      ; rst_n       ; 1.000        ; 0.015      ; 0.815      ;
; -0.966 ; UART_RX:UART_RX_inst|data_out[6] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ; sys_clk      ; rst_n       ; 1.000        ; 0.017      ; 0.789      ;
; -0.954 ; UART_RX:UART_RX_inst|data_out[0] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ; sys_clk      ; rst_n       ; 1.000        ; 0.027      ; 0.809      ;
; -0.953 ; UART_RX:UART_RX_inst|data_out[2] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ; sys_clk      ; rst_n       ; 1.000        ; 0.027      ; 0.792      ;
; -0.948 ; UART_RX:UART_RX_inst|data_out[3] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ; sys_clk      ; rst_n       ; 1.000        ; 0.026      ; 0.790      ;
; -0.939 ; UART_RX:UART_RX_inst|data_out[5] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ; sys_clk      ; rst_n       ; 1.000        ; 0.024      ; 0.791      ;
; -0.938 ; UART_RX:UART_RX_inst|data_out[7] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ; sys_clk      ; rst_n       ; 1.000        ; 0.026      ; 0.792      ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.070 ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 3.022      ; 3.246      ;
; 0.052  ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 3.023      ; 3.369      ;
; 0.270  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.026     ; 0.496      ;
; 0.423  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.024     ; 0.651      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; UART_RX:UART_RX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.464  ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.473  ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; -0.500       ; 3.022      ; 3.289      ;
; 0.496  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.790      ;
; 0.500  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.501  ; UART_TX:UART_TX_inst|data_reg[3]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[2]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.502  ; UART_TX:UART_TX_inst|data_reg[2]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.511  ; UART_RX:UART_RX_inst|re_reg2                                                                                                                               ; UART_RX:UART_RX_inst|re_reg3                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.804      ;
; 0.514  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.807      ;
; 0.514  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.808      ;
; 0.515  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.809      ;
; 0.518  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.812      ;
; 0.522  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.025     ; 0.749      ;
; 0.525  ; UART_RX:UART_RX_inst|data_reg[5]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[4]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.819      ;
; 0.525  ; UART_RX:UART_RX_inst|data_reg[7]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[6]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.819      ;
; 0.526  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; UART_RX:UART_RX_inst|start_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.819      ;
; 0.528  ; UART_RX:UART_RX_inst|data_reg[4]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.822      ;
; 0.535  ; UART_TX:UART_TX_inst|start_flag                                                                                                                            ; UART_TX:UART_TX_inst|tx                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.829      ;
; 0.537  ; UART_TX:UART_TX_inst|start_flag                                                                                                                            ; UART_TX:UART_TX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.831      ;
; 0.541  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.027     ; 0.766      ;
; 0.543  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.027     ; 0.768      ;
; 0.544  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.837      ;
; 0.544  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.025     ; 0.771      ;
; 0.545  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.026     ; 0.771      ;
; 0.550  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.017     ; 0.785      ;
; 0.553  ; FIFO_ctrl:FIFO_ctrl_inst|wr_en1                                                                                                                            ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.847      ;
; 0.563  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.857      ;
; 0.565  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.859      ;
; 0.565  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.015     ; 0.802      ;
; 0.565  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.015     ; 0.802      ;
; 0.567  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[3]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.861      ;
; 0.568  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.862      ;
; 0.572  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.024     ; 0.800      ;
; 0.606  ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; -0.500       ; 3.023      ; 3.423      ;
; 0.608  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.375      ; 1.277      ;
; 0.611  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.026     ; 0.837      ;
; 0.615  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.373      ; 1.282      ;
; 0.617  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.026     ; 0.843      ;
; 0.625  ; UART_TX:UART_TX_inst|en_reg                                                                                                                                ; UART_TX:UART_TX_inst|start_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.919      ;
; 0.633  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.373      ; 1.300      ;
; 0.642  ; UART_TX:UART_TX_inst|data_reg[4]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.935      ;
; 0.642  ; UART_TX:UART_TX_inst|data_reg[6]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[5]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.935      ;
; 0.642  ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.936      ;
; 0.644  ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[6]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.937      ;
; 0.663  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.957      ;
; 0.667  ; UART_RX:UART_RX_inst|data_reg[2]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.961      ;
; 0.667  ; UART_RX:UART_RX_inst|data_reg[6]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[5]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.961      ;
; 0.671  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.017     ; 0.906      ;
; 0.686  ; UART_RX:UART_RX_inst|re_reg1                                                                                                                               ; UART_RX:UART_RX_inst|re_reg2                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.979      ;
; 0.697  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.027     ; 0.922      ;
; 0.699  ; UART_RX:UART_RX_inst|data_reg[3]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[2]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.993      ;
; 0.719  ; UART_RX:UART_RX_inst|re_reg3                                                                                                                               ; UART_RX:UART_RX_inst|data_reg[7]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.013      ;
; 0.728  ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1                                                                                                                            ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.022      ;
; 0.735  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.027     ; 0.960      ;
; 0.740  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.103      ; 1.055      ;
; 0.741  ; UART_RX:UART_RX_inst|start_flag                                                                                                                            ; UART_RX:UART_RX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.034      ;
; 0.742  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.103      ; 1.057      ;
; 0.742  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.103      ; 1.057      ;
; 0.742  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.103      ; 1.057      ;
; 0.743  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.055      ;
; 0.743  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.103      ; 1.058      ;
; 0.743  ; UART_TX:UART_TX_inst|baud_cnt[11]                                                                                                                          ; UART_TX:UART_TX_inst|baud_cnt[11]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.037      ;
; 0.743  ; UART_TX:UART_TX_inst|baud_cnt[9]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[9]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.037      ;
; 0.744  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.103      ; 1.059      ;
; 0.744  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.103      ; 1.059      ;
; 0.744  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 1.055      ;
; 0.744  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 1.055      ;
; 0.744  ; UART_TX:UART_TX_inst|baud_cnt[1]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; UART_TX:UART_TX_inst|baud_cnt[3]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.038      ;
; 0.745  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 1.056      ;
; 0.746  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.058      ;
; 0.746  ; UART_TX:UART_TX_inst|baud_cnt[4]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[4]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; UART_TX:UART_TX_inst|baud_cnt[5]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[5]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; UART_TX:UART_TX_inst|baud_cnt[7]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[7]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; UART_TX:UART_TX_inst|baud_cnt[10]                                                                                                                          ; UART_TX:UART_TX_inst|baud_cnt[10]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.040      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rst_n'                                                                                                                     ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.498 ; UART_RX:UART_RX_inst|data_out[3] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ; sys_clk      ; rst_n       ; 0.000        ; 0.200      ; 0.738      ;
; 0.499 ; UART_RX:UART_RX_inst|data_out[2] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ; sys_clk      ; rst_n       ; 0.000        ; 0.200      ; 0.739      ;
; 0.499 ; UART_RX:UART_RX_inst|data_out[7] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ; sys_clk      ; rst_n       ; 0.000        ; 0.201      ; 0.740      ;
; 0.501 ; UART_RX:UART_RX_inst|data_out[5] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ; sys_clk      ; rst_n       ; 0.000        ; 0.198      ; 0.739      ;
; 0.507 ; UART_RX:UART_RX_inst|data_out[6] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ; sys_clk      ; rst_n       ; 0.000        ; 0.190      ; 0.737      ;
; 0.508 ; UART_RX:UART_RX_inst|data_out[0] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ; sys_clk      ; rst_n       ; 0.000        ; 0.201      ; 0.749      ;
; 0.531 ; UART_RX:UART_RX_inst|data_out[1] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ; sys_clk      ; rst_n       ; 0.000        ; 0.198      ; 0.769      ;
; 0.534 ; UART_RX:UART_RX_inst|data_out[4] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ; sys_clk      ; rst_n       ; 0.000        ; 0.188      ; 0.762      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sys_clk'                                                                                                ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0]          ; rst_n        ; sys_clk     ; 0.500        ; 2.880      ; 3.402      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1]          ; rst_n        ; sys_clk     ; 0.500        ; 2.880      ; 3.402      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2]          ; rst_n        ; sys_clk     ; 0.500        ; 2.880      ; 3.402      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3]          ; rst_n        ; sys_clk     ; 0.500        ; 2.880      ; 3.402      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4]          ; rst_n        ; sys_clk     ; 0.500        ; 2.880      ; 3.402      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5]          ; rst_n        ; sys_clk     ; 0.500        ; 2.880      ; 3.402      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6]          ; rst_n        ; sys_clk     ; 0.500        ; 2.880      ; 3.402      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[7]          ; rst_n        ; sys_clk     ; 0.500        ; 2.880      ; 3.402      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0]          ; rst_n        ; sys_clk     ; 0.500        ; 2.881      ; 3.403      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1]          ; rst_n        ; sys_clk     ; 0.500        ; 2.881      ; 3.403      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2]          ; rst_n        ; sys_clk     ; 0.500        ; 2.881      ; 3.403      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3]          ; rst_n        ; sys_clk     ; 0.500        ; 2.881      ; 3.403      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4]          ; rst_n        ; sys_clk     ; 0.500        ; 2.881      ; 3.403      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5]          ; rst_n        ; sys_clk     ; 0.500        ; 2.881      ; 3.403      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[6]          ; rst_n        ; sys_clk     ; 0.500        ; 2.881      ; 3.403      ;
; -0.126 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[7]          ; rst_n        ; sys_clk     ; 0.500        ; 2.881      ; 3.403      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|read_flag                ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|re_reg1                  ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|data_reg[7]              ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|data_reg[6]              ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|data_reg[5]              ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|data_reg[4]              ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|data_reg[3]              ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|data_reg[2]              ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|data_reg[1]              ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.076  ; rst_n     ; UART_RX:UART_RX_inst|data_reg[0]              ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|re_reg2                  ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|re_reg3                  ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; UART_RX:UART_RX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1           ; rst_n        ; sys_clk     ; 0.500        ; 2.531      ; 2.935      ;
; 0.077  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en1               ; rst_n        ; sys_clk     ; 0.500        ; 2.529      ; 2.933      ;
; 0.077  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.936      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2           ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise           ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]         ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]         ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]         ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full           ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en2               ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]         ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]         ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]         ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full           ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]           ; rst_n        ; sys_clk     ; 0.500        ; 2.527      ; 2.930      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]           ; rst_n        ; sys_clk     ; 0.500        ; 2.527      ; 2.930      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]           ; rst_n        ; sys_clk     ; 0.500        ; 2.527      ; 2.930      ;
; 0.078  ; rst_n     ; UART_TX:UART_TX_inst|en_reg                   ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.935      ;
; 0.078  ; rst_n     ; UART_TX:UART_TX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.935      ;
; 0.078  ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.935      ;
; 0.078  ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.935      ;
; 0.078  ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.935      ;
; 0.078  ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.935      ;
; 0.078  ; rst_n     ; UART_TX:UART_TX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.500        ; 2.532      ; 2.935      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]          ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; UART_RX:UART_RX_inst|data_out[7]              ; rst_n        ; sys_clk     ; 0.500        ; 2.526      ; 2.929      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[7]          ; rst_n        ; sys_clk     ; 0.500        ; 2.527      ; 2.930      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.526      ; 2.929      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]          ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; UART_RX:UART_RX_inst|data_out[5]              ; rst_n        ; sys_clk     ; 0.500        ; 2.526      ; 2.929      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]          ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.526      ; 2.929      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]          ; rst_n        ; sys_clk     ; 0.500        ; 2.527      ; 2.930      ;
; 0.078  ; rst_n     ; UART_RX:UART_RX_inst|data_out[3]              ; rst_n        ; sys_clk     ; 0.500        ; 2.526      ; 2.929      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]          ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.526      ; 2.929      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]          ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]          ; rst_n        ; sys_clk     ; 0.500        ; 2.528      ; 2.931      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1               ; rst_n        ; sys_clk     ; 0.500        ; 2.529      ; 2.932      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.526      ; 2.929      ;
; 0.078  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.526      ; 2.929      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sys_clk'                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|read_flag                ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|re_reg1                  ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2           ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise           ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]         ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]         ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]         ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full           ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]         ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]         ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]         ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full           ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; UART_TX:UART_TX_inst|en_reg                   ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.772      ;
; -0.109 ; rst_n     ; UART_TX:UART_TX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.772      ;
; -0.109 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.772      ;
; -0.109 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.772      ;
; -0.109 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.772      ;
; -0.109 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.772      ;
; -0.109 ; rst_n     ; UART_TX:UART_TX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.772      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[4]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[3]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[2]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[1]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.771      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]          ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]          ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]          ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]          ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]          ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.768      ;
; -0.109 ; rst_n     ; UART_TX:UART_TX_inst|tx                       ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.772      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.000        ; 2.628      ; 2.772      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|re_reg2                  ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|re_reg3                  ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1           ; rst_n        ; sys_clk     ; 0.000        ; 2.627      ; 2.771      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en1               ; rst_n        ; sys_clk     ; 0.000        ; 2.626      ; 2.770      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en2               ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.769      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]           ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]           ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]           ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.629      ; 2.773      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|data_out[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.617      ; 2.761      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|data_out[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[7]          ; rst_n        ; sys_clk     ; 0.000        ; 2.624      ; 2.768      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|data_out[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.616      ; 2.760      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]          ; rst_n        ; sys_clk     ; 0.000        ; 2.624      ; 2.768      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.616      ; 2.760      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|data_out[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|data_out[4]              ; rst_n        ; sys_clk     ; 0.000        ; 2.616      ; 2.760      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]          ; rst_n        ; sys_clk     ; 0.000        ; 2.624      ; 2.768      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.616      ; 2.760      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|data_out[3]              ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|data_out[2]              ; rst_n        ; sys_clk     ; 0.000        ; 2.617      ; 2.761      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.617      ; 2.761      ;
; -0.108 ; rst_n     ; UART_RX:UART_RX_inst|data_out[1]              ; rst_n        ; sys_clk     ; 0.000        ; 2.617      ; 2.761      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.617      ; 2.761      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1               ; rst_n        ; sys_clk     ; 0.000        ; 2.625      ; 2.769      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.617      ; 2.761      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.616      ; 2.760      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.616      ; 2.760      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.623      ; 2.767      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.617      ; 2.761      ;
; -0.108 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.617      ; 2.761      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[6]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[7]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[7]                                                                                                                                                             ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]                                                                                                                                                             ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rst_n'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; rst_n ; Rise       ; rst_n                                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~input|o                          ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[0]~1|datac      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[1]~5|datac      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[2]~9|datac      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[3]~13|datac     ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[5]~21|datac     ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[7]~29|datac     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[4]~17|datac     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[6]~25|datac     ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~inputclkctrl|inclk[0]            ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~inputclkctrl|outclk              ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~input|i                          ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~inputclkctrl|inclk[0]            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~inputclkctrl|outclk              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[4]~17|datac     ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[6]~25|datac     ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[0]~1|datac      ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[2]~9|datac      ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[1]~5|datac      ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[3]~13|datac     ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[5]~21|datac     ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[7]~29|datac     ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~input|o                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst_n     ; sys_clk    ; 0.907 ; 1.033 ; Rise       ; sys_clk         ;
; rx        ; sys_clk    ; 2.067 ; 2.304 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst_n     ; sys_clk    ; 0.030  ; -0.013 ; Rise       ; sys_clk         ;
; rx        ; sys_clk    ; -1.598 ; -1.814 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; busy_flag ; sys_clk    ; 7.220 ; 7.112 ; Rise       ; sys_clk         ;
; tx        ; sys_clk    ; 7.013 ; 7.131 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; busy_flag ; sys_clk    ; 6.972 ; 6.866 ; Rise       ; sys_clk         ;
; tx        ; sys_clk    ; 6.771 ; 6.886 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 214.22 MHz ; 214.22 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -3.668 ; -330.107        ;
; rst_n   ; -0.797 ; -6.215          ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+--------+----------------+
; Clock   ; Slack  ; End Point TNS  ;
+---------+--------+----------------+
; sys_clk ; -0.046 ; -0.046         ;
; rst_n   ; 0.452  ; 0.000          ;
+---------+--------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; sys_clk ; -0.056 ; -0.896             ;
+---------+--------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; sys_clk ; -0.105 ; -12.405           ;
+---------+--------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.201 ; -331.127                      ;
; rst_n   ; -3.000 ; -3.000                        ;
+---------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                     ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.668 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.291      ;
; -3.638 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.261      ;
; -3.576 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.199      ;
; -3.546 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.169      ;
; -3.542 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.165      ;
; -3.512 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.135      ;
; -3.487 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.110      ;
; -3.477 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.100      ;
; -3.450 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.073      ;
; -3.420 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.043      ;
; -3.416 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.039      ;
; -3.386 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.009      ;
; -3.377 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 4.000      ;
; -3.361 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.984      ;
; -3.351 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.974      ;
; -3.348 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.971      ;
; -3.293 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.916      ;
; -3.282 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.905      ;
; -3.244 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.167      ;
; -3.244 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.167      ;
; -3.244 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.167      ;
; -3.244 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.167      ;
; -3.244 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.167      ;
; -3.244 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.167      ;
; -3.244 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.167      ;
; -3.225 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.848      ;
; -3.216 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.838      ;
; -3.186 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.808      ;
; -3.183 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.106      ;
; -3.183 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.106      ;
; -3.183 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.106      ;
; -3.183 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.106      ;
; -3.183 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.106      ;
; -3.183 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.106      ;
; -3.183 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.106      ;
; -3.171 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.794      ;
; -3.171 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.793      ;
; -3.167 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.790      ;
; -3.144 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.766      ;
; -3.118 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.041      ;
; -3.118 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.041      ;
; -3.118 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.041      ;
; -3.118 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.041      ;
; -3.118 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.041      ;
; -3.118 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.041      ;
; -3.118 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.041      ;
; -3.090 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.712      ;
; -3.079 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.701      ;
; -3.076 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.999      ;
; -3.076 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.999      ;
; -3.076 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.999      ;
; -3.076 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.999      ;
; -3.076 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.999      ;
; -3.076 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.999      ;
; -3.076 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.999      ;
; -3.074 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.997      ;
; -3.074 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.997      ;
; -3.074 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.997      ;
; -3.074 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.997      ;
; -3.074 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.997      ;
; -3.074 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.997      ;
; -3.074 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.997      ;
; -3.060 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.682      ;
; -3.049 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.671      ;
; -3.045 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.667      ;
; -3.018 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.640      ;
; -3.016 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.379     ; 3.639      ;
; -3.009 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.631      ;
; -2.994 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.917      ;
; -2.994 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.917      ;
; -2.994 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.917      ;
; -2.994 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.917      ;
; -2.994 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.917      ;
; -2.994 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.917      ;
; -2.994 ; UART_TX:UART_TX_inst|baud_cnt[7]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.917      ;
; -2.974 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.596      ;
; -2.964 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.586      ;
; -2.956 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.879      ;
; -2.956 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.879      ;
; -2.956 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.879      ;
; -2.956 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.879      ;
; -2.956 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.879      ;
; -2.956 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.879      ;
; -2.956 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.879      ;
; -2.953 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.575      ;
; -2.951 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.573      ;
; -2.934 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.380     ; 3.556      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[10]    ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[10]    ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[10]    ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[10]    ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[10]    ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
; -2.930 ; UART_TX:UART_TX_inst|baud_cnt[10]    ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.853      ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rst_n'                                                                                                                      ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.797 ; UART_RX:UART_RX_inst|data_out[1] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ; sys_clk      ; rst_n       ; 1.000        ; 0.038      ; 0.748      ;
; -0.794 ; UART_RX:UART_RX_inst|data_out[4] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ; sys_clk      ; rst_n       ; 1.000        ; 0.029      ; 0.737      ;
; -0.785 ; UART_RX:UART_RX_inst|data_out[6] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ; sys_clk      ; rst_n       ; 1.000        ; 0.031      ; 0.714      ;
; -0.775 ; UART_RX:UART_RX_inst|data_out[2] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ; sys_clk      ; rst_n       ; 1.000        ; 0.039      ; 0.716      ;
; -0.774 ; UART_RX:UART_RX_inst|data_out[0] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ; sys_clk      ; rst_n       ; 1.000        ; 0.040      ; 0.730      ;
; -0.769 ; UART_RX:UART_RX_inst|data_out[3] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ; sys_clk      ; rst_n       ; 1.000        ; 0.040      ; 0.715      ;
; -0.761 ; UART_RX:UART_RX_inst|data_out[5] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ; sys_clk      ; rst_n       ; 1.000        ; 0.038      ; 0.715      ;
; -0.760 ; UART_RX:UART_RX_inst|data_out[7] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ; sys_clk      ; rst_n       ; 1.000        ; 0.040      ; 0.716      ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.046 ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 2.761      ; 2.985      ;
; 0.058  ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 2.762      ; 3.090      ;
; 0.267  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.040     ; 0.462      ;
; 0.379  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.038     ; 0.576      ;
; 0.401  ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; UART_RX:UART_RX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.416  ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.462  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.730      ;
; 0.464  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.732      ;
; 0.465  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.733      ;
; 0.470  ; UART_TX:UART_TX_inst|data_reg[2]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; UART_TX:UART_TX_inst|data_reg[3]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[2]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.474  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.742      ;
; 0.480  ; UART_RX:UART_RX_inst|re_reg2                                                                                                                               ; UART_RX:UART_RX_inst|re_reg3                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.748      ;
; 0.483  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; UART_RX:UART_RX_inst|start_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.751      ;
; 0.483  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.751      ;
; 0.485  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.753      ;
; 0.488  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.756      ;
; 0.490  ; UART_RX:UART_RX_inst|data_reg[5]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[4]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.759      ;
; 0.490  ; UART_RX:UART_RX_inst|data_reg[7]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[6]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.759      ;
; 0.492  ; UART_RX:UART_RX_inst|data_reg[4]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.761      ;
; 0.494  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.038     ; 0.691      ;
; 0.498  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.038     ; 0.695      ;
; 0.500  ; UART_TX:UART_TX_inst|start_flag                                                                                                                            ; UART_TX:UART_TX_inst|tx                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.768      ;
; 0.502  ; UART_TX:UART_TX_inst|start_flag                                                                                                                            ; UART_TX:UART_TX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.770      ;
; 0.506  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.774      ;
; 0.509  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.039     ; 0.705      ;
; 0.510  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.031     ; 0.714      ;
; 0.511  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.039     ; 0.707      ;
; 0.511  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.040     ; 0.706      ;
; 0.516  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.029     ; 0.722      ;
; 0.517  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.029     ; 0.723      ;
; 0.518  ; FIFO_ctrl:FIFO_ctrl_inst|wr_en1                                                                                                                            ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.786      ;
; 0.523  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.038     ; 0.720      ;
; 0.524  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.792      ;
; 0.528  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.796      ;
; 0.530  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[3]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.798      ;
; 0.530  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.798      ;
; 0.556  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.040     ; 0.751      ;
; 0.560  ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; -0.500       ; 2.761      ; 3.091      ;
; 0.561  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.040     ; 0.756      ;
; 0.580  ; UART_TX:UART_TX_inst|en_reg                                                                                                                                ; UART_TX:UART_TX_inst|start_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.848      ;
; 0.581  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.314      ; 1.165      ;
; 0.598  ; UART_TX:UART_TX_inst|data_reg[4]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.866      ;
; 0.599  ; UART_TX:UART_TX_inst|data_reg[6]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[5]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.867      ;
; 0.599  ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.867      ;
; 0.600  ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[6]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.868      ;
; 0.601  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.031     ; 0.805      ;
; 0.603  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.312      ; 1.185      ;
; 0.604  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.312      ; 1.186      ;
; 0.608  ; UART_RX:UART_RX_inst|re_reg1                                                                                                                               ; UART_RX:UART_RX_inst|re_reg2                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.876      ;
; 0.619  ; UART_RX:UART_RX_inst|data_reg[6]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[5]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.888      ;
; 0.620  ; UART_RX:UART_RX_inst|data_reg[2]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.889      ;
; 0.620  ; UART_RX:UART_RX_inst|data_reg[3]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[2]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.889      ;
; 0.620  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.888      ;
; 0.624  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.040     ; 0.819      ;
; 0.642  ; UART_RX:UART_RX_inst|re_reg3                                                                                                                               ; UART_RX:UART_RX_inst|data_reg[7]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.911      ;
; 0.655  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; -0.040     ; 0.850      ;
; 0.677  ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; -0.500       ; 2.762      ; 3.209      ;
; 0.685  ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1                                                                                                                            ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 0.956      ;
; 0.686  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 0.974      ;
; 0.688  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 0.976      ;
; 0.688  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 0.976      ;
; 0.688  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.973      ;
; 0.689  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.974      ;
; 0.689  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 0.977      ;
; 0.689  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 0.977      ;
; 0.689  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.974      ;
; 0.689  ; UART_RX:UART_RX_inst|start_flag                                                                                                                            ; UART_RX:UART_RX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.957      ;
; 0.690  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.975      ;
; 0.691  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.976      ;
; 0.691  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.976      ;
; 0.691  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.976      ;
; 0.691  ; UART_TX:UART_TX_inst|baud_cnt[1]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691  ; UART_TX:UART_TX_inst|baud_cnt[11]                                                                                                                          ; UART_TX:UART_TX_inst|baud_cnt[11]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.692  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.977      ;
; 0.692  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.977      ;
; 0.692  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 0.980      ;
; 0.692  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.093      ; 0.980      ;
; 0.692  ; UART_TX:UART_TX_inst|baud_cnt[9]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[9]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.960      ;
; 0.693  ; UART_TX:UART_TX_inst|baud_cnt[3]                                                                                                                           ; UART_TX:UART_TX_inst|baud_cnt[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.694  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.979      ;
; 0.694  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.979      ;
; 0.694  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.979      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rst_n'                                                                                                                      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UART_RX:UART_RX_inst|data_out[3] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ; sys_clk      ; rst_n       ; 0.000        ; 0.195      ; 0.687      ;
; 0.453 ; UART_RX:UART_RX_inst|data_out[2] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ; sys_clk      ; rst_n       ; 0.000        ; 0.195      ; 0.688      ;
; 0.453 ; UART_RX:UART_RX_inst|data_out[7] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ; sys_clk      ; rst_n       ; 0.000        ; 0.196      ; 0.689      ;
; 0.455 ; UART_RX:UART_RX_inst|data_out[5] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ; sys_clk      ; rst_n       ; 0.000        ; 0.193      ; 0.688      ;
; 0.461 ; UART_RX:UART_RX_inst|data_out[6] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ; sys_clk      ; rst_n       ; 0.000        ; 0.186      ; 0.687      ;
; 0.463 ; UART_RX:UART_RX_inst|data_out[0] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ; sys_clk      ; rst_n       ; 0.000        ; 0.195      ; 0.698      ;
; 0.484 ; UART_RX:UART_RX_inst|data_out[1] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ; sys_clk      ; rst_n       ; 0.000        ; 0.193      ; 0.717      ;
; 0.485 ; UART_RX:UART_RX_inst|data_out[4] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ; sys_clk      ; rst_n       ; 0.000        ; 0.184      ; 0.709      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sys_clk'                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0]          ; rst_n        ; sys_clk     ; 0.500        ; 2.634      ; 3.094      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1]          ; rst_n        ; sys_clk     ; 0.500        ; 2.634      ; 3.094      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2]          ; rst_n        ; sys_clk     ; 0.500        ; 2.634      ; 3.094      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3]          ; rst_n        ; sys_clk     ; 0.500        ; 2.634      ; 3.094      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4]          ; rst_n        ; sys_clk     ; 0.500        ; 2.634      ; 3.094      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5]          ; rst_n        ; sys_clk     ; 0.500        ; 2.634      ; 3.094      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6]          ; rst_n        ; sys_clk     ; 0.500        ; 2.634      ; 3.094      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[7]          ; rst_n        ; sys_clk     ; 0.500        ; 2.634      ; 3.094      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0]          ; rst_n        ; sys_clk     ; 0.500        ; 2.635      ; 3.095      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1]          ; rst_n        ; sys_clk     ; 0.500        ; 2.635      ; 3.095      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2]          ; rst_n        ; sys_clk     ; 0.500        ; 2.635      ; 3.095      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3]          ; rst_n        ; sys_clk     ; 0.500        ; 2.635      ; 3.095      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4]          ; rst_n        ; sys_clk     ; 0.500        ; 2.635      ; 3.095      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5]          ; rst_n        ; sys_clk     ; 0.500        ; 2.635      ; 3.095      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[6]          ; rst_n        ; sys_clk     ; 0.500        ; 2.635      ; 3.095      ;
; -0.056 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[7]          ; rst_n        ; sys_clk     ; 0.500        ; 2.635      ; 3.095      ;
; 0.143  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]           ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]           ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]           ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; UART_TX:UART_TX_inst|data_reg[7]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; UART_TX:UART_TX_inst|data_reg[6]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; UART_TX:UART_TX_inst|data_reg[5]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; UART_TX:UART_TX_inst|data_reg[4]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; UART_TX:UART_TX_inst|data_reg[3]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; UART_TX:UART_TX_inst|data_reg[2]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; UART_TX:UART_TX_inst|data_reg[1]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.143  ; rst_n     ; UART_TX:UART_TX_inst|data_reg[0]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]         ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]         ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]         ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]         ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]         ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]         ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]          ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; UART_RX:UART_RX_inst|data_out[7]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.144  ; rst_n     ; UART_RX:UART_RX_inst|data_out[6]              ; rst_n        ; sys_clk     ; 0.500        ; 2.317      ; 2.655      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]          ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.317      ; 2.655      ;
; 0.144  ; rst_n     ; UART_RX:UART_RX_inst|data_out[5]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]          ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.144  ; rst_n     ; UART_RX:UART_RX_inst|data_out[4]              ; rst_n        ; sys_clk     ; 0.500        ; 2.317      ; 2.655      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.317      ; 2.655      ;
; 0.144  ; rst_n     ; UART_RX:UART_RX_inst|data_out[3]              ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]          ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]          ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]          ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.663      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1               ; rst_n        ; sys_clk     ; 0.500        ; 2.326      ; 2.664      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.317      ; 2.655      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.317      ; 2.655      ;
; 0.144  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 2.324      ; 2.662      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|en_reg                   ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[7]          ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]          ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[0]           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1]           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2]           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3]           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4]           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5]           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6]           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7]           ; rst_n        ; sys_clk     ; 0.500        ; 2.325      ; 2.662      ;
; 0.145  ; rst_n     ; UART_TX:UART_TX_inst|tx                       ; rst_n        ; sys_clk     ; 0.500        ; 2.330      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
; 0.146  ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.500        ; 2.331      ; 2.667      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sys_clk'                                                                                                  ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|read_flag                ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|re_reg1                  ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|re_reg2                  ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|re_reg3                  ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1           ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en1               ; rst_n        ; sys_clk     ; 0.000        ; 2.415      ; 2.545      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]         ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]         ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]         ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en2               ; rst_n        ; sys_clk     ; 0.000        ; 2.414      ; 2.544      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]         ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]         ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]         ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]           ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]           ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]           ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|en_reg                   ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[4]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[3]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[2]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[1]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.417      ; 2.547      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]          ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[7]          ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]          ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]          ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]          ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]          ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]          ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]          ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1               ; rst_n        ; sys_clk     ; 0.000        ; 2.412      ; 2.542      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[0]           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1]           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2]           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3]           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4]           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5]           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6]           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7]           ; rst_n        ; sys_clk     ; 0.000        ; 2.411      ; 2.541      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[4]              ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[3]              ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[2]              ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[1]              ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.410      ; 2.540      ;
; -0.105 ; rst_n     ; UART_TX:UART_TX_inst|tx                       ; rst_n        ; sys_clk     ; 0.000        ; 2.416      ; 2.546      ;
; -0.104 ; rst_n     ; UART_RX:UART_RX_inst|data_out[0]              ; rst_n        ; sys_clk     ; 0.000        ; 2.404      ; 2.535      ;
; -0.104 ; rst_n     ; UART_RX:UART_RX_inst|data_out[7]              ; rst_n        ; sys_clk     ; 0.000        ; 2.409      ; 2.540      ;
; -0.104 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.409      ; 2.540      ;
; -0.104 ; rst_n     ; UART_RX:UART_RX_inst|data_out[6]              ; rst_n        ; sys_clk     ; 0.000        ; 2.403      ; 2.534      ;
; -0.104 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.403      ; 2.534      ;
; -0.104 ; rst_n     ; UART_RX:UART_RX_inst|data_out[5]              ; rst_n        ; sys_clk     ; 0.000        ; 2.409      ; 2.540      ;
; -0.104 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 2.409      ; 2.540      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[6]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[7]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6]                                                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[7]                                                                                                                                                             ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]                                                                                                                                                             ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rst_n'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; rst_n ; Rise       ; rst_n                                  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~input|o                          ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~inputclkctrl|inclk[0]            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~inputclkctrl|outclk              ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[5]~21|datac     ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[7]~29|datac     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[2]~9|datac      ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[3]~13|datac     ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[0]~1|datac      ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[1]~5|datac      ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[4]~17|datac     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[6]~25|datac     ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~input|i                          ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[4]~17|datac     ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[6]~25|datac     ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[0]~1|datac      ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[1]~5|datac      ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[2]~9|datac      ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[3]~13|datac     ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[7]~29|datac     ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[5]~21|datac     ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~inputclkctrl|inclk[0]            ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~inputclkctrl|outclk              ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~input|o                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst_n     ; sys_clk    ; 0.942 ; 1.128 ; Rise       ; sys_clk         ;
; rx        ; sys_clk    ; 1.821 ; 1.898 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst_n     ; sys_clk    ; 0.006  ; -0.100 ; Rise       ; sys_clk         ;
; rx        ; sys_clk    ; -1.399 ; -1.465 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; busy_flag ; sys_clk    ; 6.587 ; 6.425 ; Rise       ; sys_clk         ;
; tx        ; sys_clk    ; 6.328 ; 6.510 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; busy_flag ; sys_clk    ; 6.342 ; 6.185 ; Rise       ; sys_clk         ;
; tx        ; sys_clk    ; 6.091 ; 6.268 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -1.237 ; -56.521         ;
; rst_n   ; 0.111  ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+--------+----------------+
; Clock   ; Slack  ; End Point TNS  ;
+---------+--------+----------------+
; sys_clk ; -0.056 ; -0.067         ;
; rst_n   ; 0.189  ; 0.000          ;
+---------+--------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; sys_clk ; -0.149 ; -13.252            ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; sys_clk ; -0.070 ; -8.726            ;
+---------+--------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.000 ; -210.362                      ;
; rst_n   ; -3.000 ; -3.000                        ;
+---------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                     ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.237 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 2.023      ;
; -1.221 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 2.007      ;
; -1.195 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.981      ;
; -1.182 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.968      ;
; -1.169 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.955      ;
; -1.153 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.939      ;
; -1.150 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.936      ;
; -1.136 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.922      ;
; -1.134 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.920      ;
; -1.127 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.913      ;
; -1.120 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.906      ;
; -1.114 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.900      ;
; -1.101 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.887      ;
; -1.082 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.868      ;
; -1.071 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.857      ;
; -1.068 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.854      ;
; -1.066 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.852      ;
; -1.059 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.845      ;
; -1.059 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.845      ;
; -1.059 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.844      ;
; -1.046 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.832      ;
; -1.043 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.829      ;
; -1.043 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.828      ;
; -1.002 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.787      ;
; -0.998 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.783      ;
; -0.991 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.776      ;
; -0.975 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.760      ;
; -0.972 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.757      ;
; -0.956 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.741      ;
; -0.934 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.719      ;
; -0.930 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.715      ;
; -0.927 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.712      ;
; -0.923 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.708      ;
; -0.923 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.708      ;
; -0.909 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.855      ;
; -0.909 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.855      ;
; -0.909 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.855      ;
; -0.909 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.855      ;
; -0.909 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.855      ;
; -0.909 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.855      ;
; -0.909 ; UART_TX:UART_TX_inst|baud_cnt[6]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.855      ;
; -0.904 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.689      ;
; -0.899 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.684      ;
; -0.870 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.656      ;
; -0.866 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.651      ;
; -0.862 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.647      ;
; -0.860 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.645      ;
; -0.859 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.644      ;
; -0.856 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.641      ;
; -0.855 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.202     ; 1.640      ;
; -0.854 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.640      ;
; -0.851 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; UART_TX:UART_TX_inst|baud_cnt[4]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.797      ;
; -0.836 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.782      ;
; -0.836 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.782      ;
; -0.836 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.782      ;
; -0.836 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.782      ;
; -0.836 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.782      ;
; -0.836 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.782      ;
; -0.836 ; UART_TX:UART_TX_inst|baud_cnt[3]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.782      ;
; -0.830 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.776      ;
; -0.830 ; UART_TX:UART_TX_inst|baud_cnt[0]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.776      ;
; -0.825 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.611      ;
; -0.822 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.608      ;
; -0.821 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.607      ;
; -0.798 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.584      ;
; -0.797 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.743      ;
; -0.797 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.743      ;
; -0.797 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.743      ;
; -0.797 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.743      ;
; -0.797 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.743      ;
; -0.797 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.743      ;
; -0.797 ; UART_TX:UART_TX_inst|baud_cnt[5]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.743      ;
; -0.785 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.731      ;
; -0.785 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.731      ;
; -0.785 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.731      ;
; -0.785 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.731      ;
; -0.785 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.731      ;
; -0.785 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.731      ;
; -0.785 ; UART_TX:UART_TX_inst|baud_cnt[2]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.731      ;
; -0.763 ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6] ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.201     ; 1.549      ;
; -0.763 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.709      ;
; -0.763 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.709      ;
; -0.763 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[2]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.709      ;
; -0.763 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[3]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.709      ;
; -0.763 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[4]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.709      ;
; -0.763 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[5]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.709      ;
; -0.763 ; UART_TX:UART_TX_inst|baud_cnt[9]     ; UART_TX:UART_TX_inst|data_reg[6]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.709      ;
; -0.758 ; UART_TX:UART_TX_inst|baud_cnt[10]    ; UART_TX:UART_TX_inst|data_reg[0]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.704      ;
; -0.758 ; UART_TX:UART_TX_inst|baud_cnt[10]    ; UART_TX:UART_TX_inst|data_reg[1]    ; sys_clk      ; sys_clk     ; 1.000        ; -0.041     ; 1.704      ;
+--------+--------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rst_n'                                                                                                                     ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.111 ; UART_RX:UART_RX_inst|data_out[1] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ; sys_clk      ; rst_n       ; 1.000        ; -0.016     ; 0.351      ;
; 0.111 ; UART_RX:UART_RX_inst|data_out[4] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ; sys_clk      ; rst_n       ; 1.000        ; -0.022     ; 0.346      ;
; 0.114 ; UART_RX:UART_RX_inst|data_out[6] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ; sys_clk      ; rst_n       ; 1.000        ; -0.019     ; 0.334      ;
; 0.120 ; UART_RX:UART_RX_inst|data_out[2] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ; sys_clk      ; rst_n       ; 1.000        ; -0.015     ; 0.336      ;
; 0.120 ; UART_RX:UART_RX_inst|data_out[0] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ; sys_clk      ; rst_n       ; 1.000        ; -0.014     ; 0.345      ;
; 0.124 ; UART_RX:UART_RX_inst|data_out[3] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ; sys_clk      ; rst_n       ; 1.000        ; -0.015     ; 0.334      ;
; 0.128 ; UART_RX:UART_RX_inst|data_out[5] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ; sys_clk      ; rst_n       ; 1.000        ; -0.016     ; 0.335      ;
; 0.129 ; UART_RX:UART_RX_inst|data_out[7] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ; sys_clk      ; rst_n       ; 1.000        ; -0.014     ; 0.336      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.056 ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 1.379      ; 1.467      ;
; -0.011 ; rst_n                                                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 1.380      ; 1.513      ;
; 0.063  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.015      ; 0.202      ;
; 0.128  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.016      ; 0.268      ;
; 0.162  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.016      ; 0.302      ;
; 0.169  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.015      ; 0.308      ;
; 0.171  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.015      ; 0.310      ;
; 0.171  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.016      ; 0.311      ;
; 0.172  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.015      ; 0.311      ;
; 0.173  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.019      ; 0.316      ;
; 0.181  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.022      ; 0.327      ;
; 0.182  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.022      ; 0.328      ;
; 0.186  ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; UART_RX:UART_RX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.016      ; 0.326      ;
; 0.187  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; UART_TX:UART_TX_inst|data_reg[2]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; UART_TX:UART_TX_inst|data_reg[3]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[2]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                            ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.197  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.200      ; 0.541      ;
; 0.200  ; UART_RX:UART_RX_inst|re_reg2                                                                                                                               ; UART_RX:UART_RX_inst|re_reg3                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.321      ;
; 0.200  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.321      ;
; 0.200  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.321      ;
; 0.200  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.014      ; 0.338      ;
; 0.201  ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.322      ;
; 0.202  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.323      ;
; 0.203  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.324      ;
; 0.203  ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.324      ;
; 0.204  ; UART_RX:UART_RX_inst|data_reg[5]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[4]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204  ; UART_RX:UART_RX_inst|data_reg[7]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[6]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.325      ;
; 0.205  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.014      ; 0.343      ;
; 0.206  ; UART_RX:UART_RX_inst|data_reg[4]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.327      ;
; 0.207  ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.328      ;
; 0.207  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.198      ; 0.549      ;
; 0.208  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.199      ; 0.551      ;
; 0.210  ; UART_TX:UART_TX_inst|start_flag                                                                                                                            ; UART_TX:UART_TX_inst|tx                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.331      ;
; 0.212  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.333      ;
; 0.212  ; UART_TX:UART_TX_inst|start_flag                                                                                                                            ; UART_TX:UART_TX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.333      ;
; 0.216  ; UART_RX:UART_RX_inst|work_flag                                                                                                                             ; UART_RX:UART_RX_inst|start_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.337      ;
; 0.221  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[2]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.342      ;
; 0.222  ; FIFO_ctrl:FIFO_ctrl_inst|wr_en1                                                                                                                            ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.342      ;
; 0.225  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.346      ;
; 0.228  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[3]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.349      ;
; 0.228  ; UART_TX:UART_TX_inst|work_flag                                                                                                                             ; UART_TX:UART_TX_inst|bit_cnt[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.349      ;
; 0.231  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.019      ; 0.374      ;
; 0.242  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.014      ; 0.380      ;
; 0.251  ; UART_TX:UART_TX_inst|en_reg                                                                                                                                ; UART_TX:UART_TX_inst|start_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.372      ;
; 0.252  ; UART_TX:UART_TX_inst|data_reg[4]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.373      ;
; 0.253  ; UART_TX:UART_TX_inst|data_reg[6]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[5]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.374      ;
; 0.253  ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2                                                                                                                        ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.374      ;
; 0.254  ; UART_TX:UART_TX_inst|data_reg[7]                                                                                                                           ; UART_TX:UART_TX_inst|data_reg[6]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.375      ;
; 0.255  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated                                                                                                                                                   ; rst_n        ; sys_clk     ; 0.000        ; 0.014      ; 0.393      ;
; 0.259  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.214      ; 0.617      ;
; 0.261  ; UART_RX:UART_RX_inst|re_reg1                                                                                                                               ; UART_RX:UART_RX_inst|re_reg2                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.382      ;
; 0.264  ; UART_RX:UART_RX_inst|data_reg[3]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[2]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.385      ;
; 0.265  ; UART_RX:UART_RX_inst|data_reg[2]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.386      ;
; 0.265  ; UART_RX:UART_RX_inst|data_reg[6]                                                                                                                           ; UART_RX:UART_RX_inst|data_reg[5]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.386      ;
; 0.266  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full           ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.386      ;
; 0.272  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.206      ; 0.622      ;
; 0.274  ; UART_RX:UART_RX_inst|re_reg3                                                                                                                               ; UART_RX:UART_RX_inst|data_reg[7]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.395      ;
; 0.274  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.208      ; 0.626      ;
; 0.283  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.200      ; 0.627      ;
; 0.284  ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1                                                                                                                            ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.405      ;
; 0.286  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.211      ; 0.641      ;
; 0.290  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.205      ; 0.639      ;
; 0.291  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9                                                                                                                      ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.207      ; 0.642      ;
; 0.292  ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17                                                                                                                     ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; rst_n        ; sys_clk     ; 0.000        ; 0.215      ; 0.651      ;
; 0.295  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.046      ; 0.425      ;
; 0.295  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.046      ; 0.425      ;
; 0.295  ; UART_RX:UART_RX_inst|start_flag                                                                                                                            ; UART_RX:UART_RX_inst|work_flag                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.416      ;
; 0.296  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.046      ; 0.426      ;
; 0.296  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.046      ; 0.426      ;
; 0.297  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.046      ; 0.427      ;
; 0.297  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.046      ; 0.427      ;
; 0.297  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; UART_TX:UART_TX_inst|baud_cnt[11]                                                                                                                          ; UART_TX:UART_TX_inst|baud_cnt[11]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4] ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.046      ; 0.428      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rst_n'                                                                                                                      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; UART_RX:UART_RX_inst|data_out[3] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ; sys_clk      ; rst_n       ; 0.000        ; 0.065      ; 0.294      ;
; 0.189 ; UART_RX:UART_RX_inst|data_out[7] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ; sys_clk      ; rst_n       ; 0.000        ; 0.066      ; 0.295      ;
; 0.191 ; UART_RX:UART_RX_inst|data_out[2] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ; sys_clk      ; rst_n       ; 0.000        ; 0.064      ; 0.295      ;
; 0.191 ; UART_RX:UART_RX_inst|data_out[5] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ; sys_clk      ; rst_n       ; 0.000        ; 0.064      ; 0.295      ;
; 0.195 ; UART_RX:UART_RX_inst|data_out[6] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ; sys_clk      ; rst_n       ; 0.000        ; 0.059      ; 0.294      ;
; 0.196 ; UART_RX:UART_RX_inst|data_out[0] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ; sys_clk      ; rst_n       ; 0.000        ; 0.065      ; 0.301      ;
; 0.207 ; UART_RX:UART_RX_inst|data_out[1] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ; sys_clk      ; rst_n       ; 0.000        ; 0.062      ; 0.309      ;
; 0.209 ; UART_RX:UART_RX_inst|data_out[4] ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ; sys_clk      ; rst_n       ; 0.000        ; 0.057      ; 0.306      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sys_clk'                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0]          ; rst_n        ; sys_clk     ; 0.500        ; 1.308      ; 1.892      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1]          ; rst_n        ; sys_clk     ; 0.500        ; 1.308      ; 1.892      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2]          ; rst_n        ; sys_clk     ; 0.500        ; 1.308      ; 1.892      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3]          ; rst_n        ; sys_clk     ; 0.500        ; 1.308      ; 1.892      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4]          ; rst_n        ; sys_clk     ; 0.500        ; 1.308      ; 1.892      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5]          ; rst_n        ; sys_clk     ; 0.500        ; 1.308      ; 1.892      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6]          ; rst_n        ; sys_clk     ; 0.500        ; 1.308      ; 1.892      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[7]          ; rst_n        ; sys_clk     ; 0.500        ; 1.308      ; 1.892      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0]          ; rst_n        ; sys_clk     ; 0.500        ; 1.309      ; 1.893      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1]          ; rst_n        ; sys_clk     ; 0.500        ; 1.309      ; 1.893      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2]          ; rst_n        ; sys_clk     ; 0.500        ; 1.309      ; 1.893      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3]          ; rst_n        ; sys_clk     ; 0.500        ; 1.309      ; 1.893      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4]          ; rst_n        ; sys_clk     ; 0.500        ; 1.309      ; 1.893      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5]          ; rst_n        ; sys_clk     ; 0.500        ; 1.309      ; 1.893      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[6]          ; rst_n        ; sys_clk     ; 0.500        ; 1.309      ; 1.893      ;
; -0.149 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[7]          ; rst_n        ; sys_clk     ; 0.500        ; 1.309      ; 1.893      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.500        ; 1.156      ; 1.716      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|read_flag                ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|re_reg1                  ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|re_reg2                  ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|re_reg3                  ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1           ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2           ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise           ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en1               ; rst_n        ; sys_clk     ; 0.500        ; 1.154      ; 1.714      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]         ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]         ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]         ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full           ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en2               ; rst_n        ; sys_clk     ; 0.500        ; 1.153      ; 1.713      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]         ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]         ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]         ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full           ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]           ; rst_n        ; sys_clk     ; 0.500        ; 1.151      ; 1.711      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]           ; rst_n        ; sys_clk     ; 0.500        ; 1.151      ; 1.711      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]           ; rst_n        ; sys_clk     ; 0.500        ; 1.151      ; 1.711      ;
; -0.093 ; rst_n     ; UART_TX:UART_TX_inst|en_reg                   ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_TX:UART_TX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_TX:UART_TX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[7]              ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[6]              ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[5]              ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[4]              ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[3]              ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[2]              ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[1]              ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[0]              ; rst_n        ; sys_clk     ; 0.500        ; 1.155      ; 1.715      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_out[0]              ; rst_n        ; sys_clk     ; 0.500        ; 1.144      ; 1.704      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]          ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_out[7]              ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[7]          ; rst_n        ; sys_clk     ; 0.500        ; 1.151      ; 1.711      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_out[6]              ; rst_n        ; sys_clk     ; 0.500        ; 1.143      ; 1.703      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]          ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.143      ; 1.703      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_out[5]              ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]          ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_out[4]              ; rst_n        ; sys_clk     ; 0.500        ; 1.143      ; 1.703      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]          ; rst_n        ; sys_clk     ; 0.500        ; 1.151      ; 1.711      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.143      ; 1.703      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_out[3]              ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]          ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_out[2]              ; rst_n        ; sys_clk     ; 0.500        ; 1.144      ; 1.704      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]          ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.144      ; 1.704      ;
; -0.093 ; rst_n     ; UART_RX:UART_RX_inst|data_out[1]              ; rst_n        ; sys_clk     ; 0.500        ; 1.144      ; 1.704      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]          ; rst_n        ; sys_clk     ; 0.500        ; 1.152      ; 1.712      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.144      ; 1.704      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1               ; rst_n        ; sys_clk     ; 0.500        ; 1.153      ; 1.713      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.144      ; 1.704      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.143      ; 1.703      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.143      ; 1.703      ;
; -0.093 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated ; rst_n        ; sys_clk     ; 0.500        ; 1.150      ; 1.710      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sys_clk'                                                                                                  ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.000        ; 1.201      ; 1.255      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|re_reg2                  ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|re_reg3                  ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg1           ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_reg2           ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|valid_rise           ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[1]         ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[0]         ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_cnt[2]         ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo1_full           ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[1]         ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[0]         ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_cnt[2]         ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|fifo2_full           ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[0]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[1]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|sum_cnt[2]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|en_reg                   ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|start_flag               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[0]               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[1]               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[2]               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|bit_cnt[3]               ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|work_flag                ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]          ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|data_out[7]              ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[7]          ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]          ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|data_out[5]              ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]          ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]          ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_RX:UART_RX_inst|data_out[3]              ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]          ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]          ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]          ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.251      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|rd_en1               ; rst_n        ; sys_clk     ; 0.000        ; 1.198      ; 1.252      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated ; rst_n        ; sys_clk     ; 0.000        ; 1.195      ; 1.249      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[0]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[1]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[2]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[3]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[4]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[5]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[6]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|tx_data[7]           ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[7]              ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[6]              ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[5]              ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[4]              ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[3]              ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[2]              ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[1]              ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|data_reg[0]              ; rst_n        ; sys_clk     ; 0.000        ; 1.196      ; 1.250      ;
; -0.070 ; rst_n     ; UART_TX:UART_TX_inst|tx                       ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.254      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[1]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[2]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[3]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[4]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[5]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[6]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[7]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[8]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[9]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[10]             ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[11]             ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[12]             ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_RX:UART_RX_inst|read_flag                ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_RX:UART_RX_inst|re_reg1                  ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en1               ; rst_n        ; sys_clk     ; 0.000        ; 1.198      ; 1.253      ;
; -0.069 ; rst_n     ; FIFO_ctrl:FIFO_ctrl_inst|wr_en2               ; rst_n        ; sys_clk     ; 0.000        ; 1.197      ; 1.252      ;
; -0.069 ; rst_n     ; UART_TX:UART_TX_inst|baud_cnt[0]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[7]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[6]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[5]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[4]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[3]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
; -0.069 ; rst_n     ; UART_RX:UART_RX_inst|data_reg[2]              ; rst_n        ; sys_clk     ; 0.000        ; 1.200      ; 1.255      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|a_fefifo_18e:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|FIFO2:FIFO2_inst|scfifo:scfifo_component|scfifo_3321:auto_generated|a_dpfifo_a921:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~_emulated                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[0]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[1]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[2]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[3]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[4]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[5]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[6]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg1[7]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[0]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[1]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[2]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[3]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[4]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[5]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[6]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg2[7]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[0]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[1]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[2]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[3]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[4]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[5]                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_reg3[6]                                                                                                                                                             ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rst_n'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; rst_n ; Rise       ; rst_n                                  ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[0]~1|datac      ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[1]~5|datac      ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[2]~9|datac      ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[3]~13|datac     ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[7]~29|datac     ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[5]~21|datac     ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[6]~25|datac     ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[4]~17|datac     ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~input|o                          ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~inputclkctrl|inclk[0]            ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~inputclkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rst_n ; Rise       ; rst_n~input|i                          ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~inputclkctrl|inclk[0]            ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~inputclkctrl|outclk              ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; rst_n~input|o                          ;
; 0.901  ; 0.901        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]~25 ;
; 0.902  ; 0.902        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]~17 ;
; 0.902  ; 0.902        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]~21 ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]~5  ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]~13 ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]~29 ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]~1  ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]~9  ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[6]~25|datac     ;
; 0.908  ; 0.908        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[4]~17|datac     ;
; 0.908  ; 0.908        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[5]~21|datac     ;
; 0.909  ; 0.909        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[1]~5|datac      ;
; 0.909  ; 0.909        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[3]~13|datac     ;
; 0.909  ; 0.909        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[7]~29|datac     ;
; 0.910  ; 0.910        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[0]~1|datac      ;
; 0.910  ; 0.910        ; 0.000          ; High Pulse Width ; rst_n ; Rise       ; FIFO_ctrl_inst|dat_in2[2]~9|datac      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst_n     ; sys_clk    ; 0.475 ; 0.737 ; Rise       ; sys_clk         ;
; rx        ; sys_clk    ; 0.952 ; 1.545 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst_n     ; sys_clk    ; 0.016  ; -0.303 ; Rise       ; sys_clk         ;
; rx        ; sys_clk    ; -0.749 ; -1.326 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; busy_flag ; sys_clk    ; 3.381 ; 3.452 ; Rise       ; sys_clk         ;
; tx        ; sys_clk    ; 3.387 ; 3.329 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; busy_flag ; sys_clk    ; 3.273 ; 3.341 ; Rise       ; sys_clk         ;
; tx        ; sys_clk    ; 3.278 ; 3.223 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.108   ; -0.070 ; -0.149   ; -0.109  ; -3.201              ;
;  rst_n           ; -0.982   ; 0.189  ; N/A      ; N/A     ; -3.000              ;
;  sys_clk         ; -4.108   ; -0.070 ; -0.149   ; -0.109  ; -3.201              ;
; Design-wide TNS  ; -379.255 ; -0.07  ; -13.252  ; -12.701 ; -334.127            ;
;  rst_n           ; -7.654   ; 0.000  ; N/A      ; N/A     ; -3.000              ;
;  sys_clk         ; -371.601 ; -0.070 ; -13.252  ; -12.701 ; -331.127            ;
+------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst_n     ; sys_clk    ; 0.942 ; 1.128 ; Rise       ; sys_clk         ;
; rx        ; sys_clk    ; 2.067 ; 2.304 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst_n     ; sys_clk    ; 0.030  ; -0.013 ; Rise       ; sys_clk         ;
; rx        ; sys_clk    ; -0.749 ; -1.326 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; busy_flag ; sys_clk    ; 7.220 ; 7.112 ; Rise       ; sys_clk         ;
; tx        ; sys_clk    ; 7.013 ; 7.131 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; busy_flag ; sys_clk    ; 3.273 ; 3.341 ; Rise       ; sys_clk         ;
; tx        ; sys_clk    ; 3.278 ; 3.223 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; busy_flag     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy_flag     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy_flag     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy_flag     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; rst_n    ; 8        ; 0        ; 0        ; 0        ;
; rst_n      ; sys_clk  ; 48       ; 16       ; 0        ; 0        ;
; sys_clk    ; sys_clk  ; 2037     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; rst_n    ; 8        ; 0        ; 0        ; 0        ;
; rst_n      ; sys_clk  ; 48       ; 16       ; 0        ; 0        ;
; sys_clk    ; sys_clk  ; 2037     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; rst_n      ; sys_clk  ; 133      ; 133      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; rst_n      ; sys_clk  ; 133      ; 133      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Nov 30 19:58:52 2023
Info: Command: quartus_sta FIFO_sum -c FIFO_sum
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FIFO_sum.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
    Info (332105): create_clock -period 1.000 -name rst_n rst_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.108            -371.601 sys_clk 
    Info (332119):    -0.982              -7.654 rst_n 
Info (332146): Worst-case hold slack is -0.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.070              -0.070 sys_clk 
    Info (332119):     0.498               0.000 rst_n 
Info (332146): Worst-case recovery slack is -0.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.126              -2.016 sys_clk 
Info (332146): Worst-case removal slack is -0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.109             -12.701 sys_clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -331.127 sys_clk 
    Info (332119):    -3.000              -3.000 rst_n 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.668            -330.107 sys_clk 
    Info (332119):    -0.797              -6.215 rst_n 
Info (332146): Worst-case hold slack is -0.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.046              -0.046 sys_clk 
    Info (332119):     0.452               0.000 rst_n 
Info (332146): Worst-case recovery slack is -0.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.056              -0.896 sys_clk 
Info (332146): Worst-case removal slack is -0.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.105             -12.405 sys_clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -331.127 sys_clk 
    Info (332119):    -3.000              -3.000 rst_n 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.237             -56.521 sys_clk 
    Info (332119):     0.111               0.000 rst_n 
Info (332146): Worst-case hold slack is -0.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.056              -0.067 sys_clk 
    Info (332119):     0.189               0.000 rst_n 
Info (332146): Worst-case recovery slack is -0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.149             -13.252 sys_clk 
Info (332146): Worst-case removal slack is -0.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.070              -8.726 sys_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -210.362 sys_clk 
    Info (332119):    -3.000              -3.000 rst_n 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Thu Nov 30 19:58:56 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


