<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_lrc.h source code [linux-5.3.1/drivers/gpu/drm/i915/gt/intel_lrc.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/gt/intel_lrc.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>gt</a>/<a href='intel_lrc.h.html'>intel_lrc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="20">20</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</i></td></tr>
<tr><th id="21">21</th><td><i> * DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> */</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/_INTEL_LRC_H_">_INTEL_LRC_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/_INTEL_LRC_H_" data-ref="_M/_INTEL_LRC_H_">_INTEL_LRC_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>struct</b> <a class="type" href="../../../../../include/drm/drm_print.h.html#drm_printer" title='drm_printer' data-ref="drm_printer" data-ref-filename="drm_printer" id="drm_printer">drm_printer</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private" id="drm_i915_private">drm_i915_private</a>;</td></tr>
<tr><th id="32">32</th><td><b>struct</b> <a class="type" href="../gem/i915_gem_context_types.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context" id="i915_gem_context">i915_gem_context</a>;</td></tr>
<tr><th id="33">33</th><td><b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request" id="i915_request">i915_request</a>;</td></tr>
<tr><th id="34">34</th><td><b>struct</b> <a class="type" href="intel_context_types.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context" id="intel_context">intel_context</a>;</td></tr>
<tr><th id="35">35</th><td><b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs" id="intel_engine_cs">intel_engine_cs</a>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* Execlists regs */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/RING_ELSP" data-ref="_M/RING_ELSP">RING_ELSP</dfn>(base)				_MMIO((base) + 0x230)</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/RING_EXECLIST_STATUS_LO" data-ref="_M/RING_EXECLIST_STATUS_LO">RING_EXECLIST_STATUS_LO</dfn>(base)		_MMIO((base) + 0x234)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/RING_EXECLIST_STATUS_HI" data-ref="_M/RING_EXECLIST_STATUS_HI">RING_EXECLIST_STATUS_HI</dfn>(base)		_MMIO((base) + 0x234 + 4)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RING_CONTEXT_CONTROL" data-ref="_M/RING_CONTEXT_CONTROL">RING_CONTEXT_CONTROL</dfn>(base)		_MMIO((base) + 0x244)</u></td></tr>
<tr><th id="42">42</th><td><u>#define	  <dfn class="macro" id="_M/CTX_CTRL_INHIBIT_SYN_CTX_SWITCH" data-ref="_M/CTX_CTRL_INHIBIT_SYN_CTX_SWITCH">CTX_CTRL_INHIBIT_SYN_CTX_SWITCH</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="43">43</th><td><u>#define	  <dfn class="macro" id="_M/CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT" data-ref="_M/CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT">CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="44">44</th><td><u>#define   <dfn class="macro" id="_M/CTX_CTRL_RS_CTX_ENABLE" data-ref="_M/CTX_CTRL_RS_CTX_ENABLE">CTX_CTRL_RS_CTX_ENABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="45">45</th><td><u>#define	  <dfn class="macro" id="_M/CTX_CTRL_ENGINE_CTX_SAVE_INHIBIT" data-ref="_M/CTX_CTRL_ENGINE_CTX_SAVE_INHIBIT">CTX_CTRL_ENGINE_CTX_SAVE_INHIBIT</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/RING_CONTEXT_STATUS_PTR" data-ref="_M/RING_CONTEXT_STATUS_PTR">RING_CONTEXT_STATUS_PTR</dfn>(base)		_MMIO((base) + 0x3a0)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/RING_EXECLIST_SQ_CONTENTS" data-ref="_M/RING_EXECLIST_SQ_CONTENTS">RING_EXECLIST_SQ_CONTENTS</dfn>(base)		_MMIO((base) + 0x510)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/RING_EXECLIST_CONTROL" data-ref="_M/RING_EXECLIST_CONTROL">RING_EXECLIST_CONTROL</dfn>(base)		_MMIO((base) + 0x550)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define	  <dfn class="macro" id="_M/EL_CTRL_LOAD" data-ref="_M/EL_CTRL_LOAD">EL_CTRL_LOAD</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* The docs specify that the write pointer wraps around after 5h, "After status</i></td></tr>
<tr><th id="53">53</th><td><i> * is written out to the last available status QW at offset 5h, this pointer</i></td></tr>
<tr><th id="54">54</th><td><i> * wraps to 0."</i></td></tr>
<tr><th id="55">55</th><td><i> *</i></td></tr>
<tr><th id="56">56</th><td><i> * Therefore, one must infer than even though there are 3 bits available, 6 and</i></td></tr>
<tr><th id="57">57</th><td><i> * 7 appear to be * reserved.</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_ENTRIES" data-ref="_M/GEN8_CSB_ENTRIES">GEN8_CSB_ENTRIES</dfn> 6</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_PTR_MASK" data-ref="_M/GEN8_CSB_PTR_MASK">GEN8_CSB_PTR_MASK</dfn> 0x7</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_READ_PTR_MASK" data-ref="_M/GEN8_CSB_READ_PTR_MASK">GEN8_CSB_READ_PTR_MASK</dfn> (GEN8_CSB_PTR_MASK &lt;&lt; 8)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_WRITE_PTR_MASK" data-ref="_M/GEN8_CSB_WRITE_PTR_MASK">GEN8_CSB_WRITE_PTR_MASK</dfn> (GEN8_CSB_PTR_MASK &lt;&lt; 0)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/GEN11_CSB_ENTRIES" data-ref="_M/GEN11_CSB_ENTRIES">GEN11_CSB_ENTRIES</dfn> 12</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/GEN11_CSB_PTR_MASK" data-ref="_M/GEN11_CSB_PTR_MASK">GEN11_CSB_PTR_MASK</dfn> 0xf</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/GEN11_CSB_READ_PTR_MASK" data-ref="_M/GEN11_CSB_READ_PTR_MASK">GEN11_CSB_READ_PTR_MASK</dfn> (GEN11_CSB_PTR_MASK &lt;&lt; 8)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/GEN11_CSB_WRITE_PTR_MASK" data-ref="_M/GEN11_CSB_WRITE_PTR_MASK">GEN11_CSB_WRITE_PTR_MASK</dfn> (GEN11_CSB_PTR_MASK &lt;&lt; 0)</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><b>enum</b> {</td></tr>
<tr><th id="70">70</th><td>	<dfn class="enum" id="INTEL_CONTEXT_SCHEDULE_IN" title='INTEL_CONTEXT_SCHEDULE_IN' data-ref="INTEL_CONTEXT_SCHEDULE_IN" data-ref-filename="INTEL_CONTEXT_SCHEDULE_IN">INTEL_CONTEXT_SCHEDULE_IN</dfn> = <var>0</var>,</td></tr>
<tr><th id="71">71</th><td>	<dfn class="enum" id="INTEL_CONTEXT_SCHEDULE_OUT" title='INTEL_CONTEXT_SCHEDULE_OUT' data-ref="INTEL_CONTEXT_SCHEDULE_OUT" data-ref-filename="INTEL_CONTEXT_SCHEDULE_OUT">INTEL_CONTEXT_SCHEDULE_OUT</dfn>,</td></tr>
<tr><th id="72">72</th><td>	<dfn class="enum" id="INTEL_CONTEXT_SCHEDULE_PREEMPTED" title='INTEL_CONTEXT_SCHEDULE_PREEMPTED' data-ref="INTEL_CONTEXT_SCHEDULE_PREEMPTED" data-ref-filename="INTEL_CONTEXT_SCHEDULE_PREEMPTED">INTEL_CONTEXT_SCHEDULE_PREEMPTED</dfn>,</td></tr>
<tr><th id="73">73</th><td>};</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* Logical Rings */</i></td></tr>
<tr><th id="76">76</th><td><em>void</em> <dfn class="decl fn" id="intel_logical_ring_cleanup" title='intel_logical_ring_cleanup' data-ref="intel_logical_ring_cleanup" data-ref-filename="intel_logical_ring_cleanup">intel_logical_ring_cleanup</dfn>(<b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="1979engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1979engine" data-ref-filename="1979engine">engine</dfn>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><em>int</em> <dfn class="decl fn" id="intel_execlists_submission_setup" title='intel_execlists_submission_setup' data-ref="intel_execlists_submission_setup" data-ref-filename="intel_execlists_submission_setup">intel_execlists_submission_setup</dfn>(<b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="1980engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1980engine" data-ref-filename="1980engine">engine</dfn>);</td></tr>
<tr><th id="79">79</th><td><em>int</em> <dfn class="decl fn" id="intel_execlists_submission_init" title='intel_execlists_submission_init' data-ref="intel_execlists_submission_init" data-ref-filename="intel_execlists_submission_init">intel_execlists_submission_init</dfn>(<b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="1981engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1981engine" data-ref-filename="1981engine">engine</dfn>);</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/* Logical Ring Contexts */</i></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/*</i></td></tr>
<tr><th id="84">84</th><td><i> * We allocate a header at the start of the context image for our own</i></td></tr>
<tr><th id="85">85</th><td><i> * use, therefore the actual location of the logical state is offset</i></td></tr>
<tr><th id="86">86</th><td><i> * from the start of the VMA. The layout is</i></td></tr>
<tr><th id="87">87</th><td><i> *</i></td></tr>
<tr><th id="88">88</th><td><i> * | [guc]          | [hwsp] [logical state] |</i></td></tr>
<tr><th id="89">89</th><td><i> * |&lt;- our header -&gt;|&lt;- context image      -&gt;|</i></td></tr>
<tr><th id="90">90</th><td><i> *</i></td></tr>
<tr><th id="91">91</th><td><i> */</i></td></tr>
<tr><th id="92">92</th><td><i>/* The first page is used for sharing data with the GuC */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/LRC_GUCSHR_PN" data-ref="_M/LRC_GUCSHR_PN">LRC_GUCSHR_PN</dfn>	(0)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/LRC_GUCSHR_SZ" data-ref="_M/LRC_GUCSHR_SZ">LRC_GUCSHR_SZ</dfn>	(1)</u></td></tr>
<tr><th id="95">95</th><td><i>/* At the start of the context image is its per-process HWS page */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/LRC_PPHWSP_PN" data-ref="_M/LRC_PPHWSP_PN">LRC_PPHWSP_PN</dfn>	(LRC_GUCSHR_PN + LRC_GUCSHR_SZ)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/LRC_PPHWSP_SZ" data-ref="_M/LRC_PPHWSP_SZ">LRC_PPHWSP_SZ</dfn>	(1)</u></td></tr>
<tr><th id="98">98</th><td><i>/* Finally we have the logical state for the context */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/LRC_STATE_PN" data-ref="_M/LRC_STATE_PN">LRC_STATE_PN</dfn>	(LRC_PPHWSP_PN + LRC_PPHWSP_SZ)</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/*</i></td></tr>
<tr><th id="102">102</th><td><i> * Currently we include the PPHWSP in __intel_engine_context_size() so</i></td></tr>
<tr><th id="103">103</th><td><i> * the size of the header is synonymous with the start of the PPHWSP.</i></td></tr>
<tr><th id="104">104</th><td><i> */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/LRC_HEADER_PAGES" data-ref="_M/LRC_HEADER_PAGES">LRC_HEADER_PAGES</dfn> LRC_PPHWSP_PN</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>void</em> <dfn class="decl fn" id="intel_execlists_set_default_submission" title='intel_execlists_set_default_submission' data-ref="intel_execlists_set_default_submission" data-ref-filename="intel_execlists_set_default_submission">intel_execlists_set_default_submission</dfn>(<b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="1982engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1982engine" data-ref-filename="1982engine">engine</dfn>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>void</em> <dfn class="decl fn" id="intel_lr_context_reset" title='intel_lr_context_reset' data-ref="intel_lr_context_reset" data-ref-filename="intel_lr_context_reset">intel_lr_context_reset</dfn>(<b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="1983engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1983engine" data-ref-filename="1983engine">engine</dfn>,</td></tr>
<tr><th id="110">110</th><td>			    <b>struct</b> <a class="type" href="intel_context_types.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context">intel_context</a> *<dfn class="local col4 decl" id="1984ce" title='ce' data-type='struct intel_context *' data-ref="1984ce" data-ref-filename="1984ce">ce</dfn>,</td></tr>
<tr><th id="111">111</th><td>			    <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1985head" title='head' data-type='u32' data-ref="1985head" data-ref-filename="1985head">head</dfn>,</td></tr>
<tr><th id="112">112</th><td>			    <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col6 decl" id="1986scrub" title='scrub' data-type='bool' data-ref="1986scrub" data-ref-filename="1986scrub">scrub</dfn>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>void</em> <dfn class="decl fn" id="intel_execlists_show_requests" title='intel_execlists_show_requests' data-ref="intel_execlists_show_requests" data-ref-filename="intel_execlists_show_requests">intel_execlists_show_requests</dfn>(<b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="1987engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1987engine" data-ref-filename="1987engine">engine</dfn>,</td></tr>
<tr><th id="115">115</th><td>				   <b>struct</b> <a class="type" href="../../../../../include/drm/drm_print.h.html#drm_printer" title='drm_printer' data-ref="drm_printer" data-ref-filename="drm_printer">drm_printer</a> *<dfn class="local col8 decl" id="1988m" title='m' data-type='struct drm_printer *' data-ref="1988m" data-ref-filename="1988m">m</dfn>,</td></tr>
<tr><th id="116">116</th><td>				   <em>void</em> (*<dfn class="local col9 decl" id="1989show_request" title='show_request' data-type='void (*)(struct drm_printer *, struct i915_request *, const char *)' data-ref="1989show_request" data-ref-filename="1989show_request">show_request</dfn>)(<b>struct</b> <a class="type" href="../../../../../include/drm/drm_print.h.html#drm_printer" title='drm_printer' data-ref="drm_printer" data-ref-filename="drm_printer">drm_printer</a> *<dfn class="local col0 decl" id="1990m" title='m' data-type='struct drm_printer *' data-ref="1990m" data-ref-filename="1990m">m</dfn>,</td></tr>
<tr><th id="117">117</th><td>							<b>struct</b> <a class="type" href="../i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col1 decl" id="1991rq" title='rq' data-type='struct i915_request *' data-ref="1991rq" data-ref-filename="1991rq">rq</dfn>,</td></tr>
<tr><th id="118">118</th><td>							<em>const</em> <em>char</em> *<dfn class="local col2 decl" id="1992prefix" title='prefix' data-type='const char *' data-ref="1992prefix" data-ref-filename="1992prefix">prefix</dfn>),</td></tr>
<tr><th id="119">119</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="1993max" title='max' data-type='unsigned int' data-ref="1993max" data-ref-filename="1993max">max</dfn>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><b>struct</b> <a class="type" href="intel_context_types.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context">intel_context</a> *</td></tr>
<tr><th id="122">122</th><td><dfn class="decl fn" id="intel_execlists_create_virtual" title='intel_execlists_create_virtual' data-ref="intel_execlists_create_virtual" data-ref-filename="intel_execlists_create_virtual">intel_execlists_create_virtual</dfn>(<b>struct</b> <a class="type" href="../gem/i915_gem_context_types.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context">i915_gem_context</a> *<dfn class="local col4 decl" id="1994ctx" title='ctx' data-type='struct i915_gem_context *' data-ref="1994ctx" data-ref-filename="1994ctx">ctx</dfn>,</td></tr>
<tr><th id="123">123</th><td>			       <b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> **<dfn class="local col5 decl" id="1995siblings" title='siblings' data-type='struct intel_engine_cs **' data-ref="1995siblings" data-ref-filename="1995siblings">siblings</dfn>,</td></tr>
<tr><th id="124">124</th><td>			       <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="1996count" title='count' data-type='unsigned int' data-ref="1996count" data-ref-filename="1996count">count</dfn>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><b>struct</b> <a class="type" href="intel_context_types.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context">intel_context</a> *</td></tr>
<tr><th id="127">127</th><td><dfn class="decl fn" id="intel_execlists_clone_virtual" title='intel_execlists_clone_virtual' data-ref="intel_execlists_clone_virtual" data-ref-filename="intel_execlists_clone_virtual">intel_execlists_clone_virtual</dfn>(<b>struct</b> <a class="type" href="../gem/i915_gem_context_types.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context">i915_gem_context</a> *<dfn class="local col7 decl" id="1997ctx" title='ctx' data-type='struct i915_gem_context *' data-ref="1997ctx" data-ref-filename="1997ctx">ctx</dfn>,</td></tr>
<tr><th id="128">128</th><td>			      <b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="1998src" title='src' data-type='struct intel_engine_cs *' data-ref="1998src" data-ref-filename="1998src">src</dfn>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>int</em> <dfn class="decl fn" id="intel_virtual_engine_attach_bond" title='intel_virtual_engine_attach_bond' data-ref="intel_virtual_engine_attach_bond" data-ref-filename="intel_virtual_engine_attach_bond">intel_virtual_engine_attach_bond</dfn>(<b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="1999engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1999engine" data-ref-filename="1999engine">engine</dfn>,</td></tr>
<tr><th id="131">131</th><td>				     <em>const</em> <b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="2000master" title='master' data-type='const struct intel_engine_cs *' data-ref="2000master" data-ref-filename="2000master">master</dfn>,</td></tr>
<tr><th id="132">132</th><td>				     <em>const</em> <b>struct</b> <a class="type" href="intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="2001sibling" title='sibling' data-type='const struct intel_engine_cs *' data-ref="2001sibling" data-ref-filename="2001sibling">sibling</dfn>);</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#<span data-ppcond="24">endif</span> /* _INTEL_LRC_H_ */</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../display/dvo_ch7017.c.html'>linux-5.3.1/drivers/gpu/drm/i915/display/dvo_ch7017.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
