#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18ec740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18ec8d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18df2d0 .functor NOT 1, L_0x193abd0, C4<0>, C4<0>, C4<0>;
L_0x193a9b0 .functor XOR 2, L_0x193a850, L_0x193a910, C4<00>, C4<00>;
L_0x193aac0 .functor XOR 2, L_0x193a9b0, L_0x193aa20, C4<00>, C4<00>;
v0x19362e0_0 .net *"_ivl_10", 1 0, L_0x193aa20;  1 drivers
v0x19363e0_0 .net *"_ivl_12", 1 0, L_0x193aac0;  1 drivers
v0x19364c0_0 .net *"_ivl_2", 1 0, L_0x1939650;  1 drivers
v0x1936580_0 .net *"_ivl_4", 1 0, L_0x193a850;  1 drivers
v0x1936660_0 .net *"_ivl_6", 1 0, L_0x193a910;  1 drivers
v0x1936790_0 .net *"_ivl_8", 1 0, L_0x193a9b0;  1 drivers
v0x1936870_0 .net "a", 0 0, v0x1933330_0;  1 drivers
v0x1936910_0 .net "b", 0 0, v0x19333d0_0;  1 drivers
v0x19369b0_0 .net "c", 0 0, v0x1933470_0;  1 drivers
v0x1936a50_0 .var "clk", 0 0;
v0x1936af0_0 .net "d", 0 0, v0x19335b0_0;  1 drivers
v0x1936b90_0 .net "out_pos_dut", 0 0, L_0x193a5c0;  1 drivers
v0x1936c30_0 .net "out_pos_ref", 0 0, L_0x1938160;  1 drivers
v0x1936cd0_0 .net "out_sop_dut", 0 0, L_0x1939380;  1 drivers
v0x1936d70_0 .net "out_sop_ref", 0 0, L_0x190dae0;  1 drivers
v0x1936e10_0 .var/2u "stats1", 223 0;
v0x1936eb0_0 .var/2u "strobe", 0 0;
v0x1936f50_0 .net "tb_match", 0 0, L_0x193abd0;  1 drivers
v0x1937020_0 .net "tb_mismatch", 0 0, L_0x18df2d0;  1 drivers
v0x19370c0_0 .net "wavedrom_enable", 0 0, v0x1933880_0;  1 drivers
v0x1937190_0 .net "wavedrom_title", 511 0, v0x1933920_0;  1 drivers
L_0x1939650 .concat [ 1 1 0 0], L_0x1938160, L_0x190dae0;
L_0x193a850 .concat [ 1 1 0 0], L_0x1938160, L_0x190dae0;
L_0x193a910 .concat [ 1 1 0 0], L_0x193a5c0, L_0x1939380;
L_0x193aa20 .concat [ 1 1 0 0], L_0x1938160, L_0x190dae0;
L_0x193abd0 .cmp/eeq 2, L_0x1939650, L_0x193aac0;
S_0x18eca60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18ec8d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18df6b0 .functor AND 1, v0x1933470_0, v0x19335b0_0, C4<1>, C4<1>;
L_0x18dfa90 .functor NOT 1, v0x1933330_0, C4<0>, C4<0>, C4<0>;
L_0x18dfe70 .functor NOT 1, v0x19333d0_0, C4<0>, C4<0>, C4<0>;
L_0x18e00f0 .functor AND 1, L_0x18dfa90, L_0x18dfe70, C4<1>, C4<1>;
L_0x18f7350 .functor AND 1, L_0x18e00f0, v0x1933470_0, C4<1>, C4<1>;
L_0x190dae0 .functor OR 1, L_0x18df6b0, L_0x18f7350, C4<0>, C4<0>;
L_0x19375e0 .functor NOT 1, v0x19333d0_0, C4<0>, C4<0>, C4<0>;
L_0x1937650 .functor OR 1, L_0x19375e0, v0x19335b0_0, C4<0>, C4<0>;
L_0x1937760 .functor AND 1, v0x1933470_0, L_0x1937650, C4<1>, C4<1>;
L_0x1937820 .functor NOT 1, v0x1933330_0, C4<0>, C4<0>, C4<0>;
L_0x19378f0 .functor OR 1, L_0x1937820, v0x19333d0_0, C4<0>, C4<0>;
L_0x1937960 .functor AND 1, L_0x1937760, L_0x19378f0, C4<1>, C4<1>;
L_0x1937ae0 .functor NOT 1, v0x19333d0_0, C4<0>, C4<0>, C4<0>;
L_0x1937b50 .functor OR 1, L_0x1937ae0, v0x19335b0_0, C4<0>, C4<0>;
L_0x1937a70 .functor AND 1, v0x1933470_0, L_0x1937b50, C4<1>, C4<1>;
L_0x1937ce0 .functor NOT 1, v0x1933330_0, C4<0>, C4<0>, C4<0>;
L_0x1937de0 .functor OR 1, L_0x1937ce0, v0x19335b0_0, C4<0>, C4<0>;
L_0x1937ea0 .functor AND 1, L_0x1937a70, L_0x1937de0, C4<1>, C4<1>;
L_0x1938050 .functor XNOR 1, L_0x1937960, L_0x1937ea0, C4<0>, C4<0>;
v0x18dec00_0 .net *"_ivl_0", 0 0, L_0x18df6b0;  1 drivers
v0x18df000_0 .net *"_ivl_12", 0 0, L_0x19375e0;  1 drivers
v0x18df3e0_0 .net *"_ivl_14", 0 0, L_0x1937650;  1 drivers
v0x18df7c0_0 .net *"_ivl_16", 0 0, L_0x1937760;  1 drivers
v0x18dfba0_0 .net *"_ivl_18", 0 0, L_0x1937820;  1 drivers
v0x18dff80_0 .net *"_ivl_2", 0 0, L_0x18dfa90;  1 drivers
v0x18e0200_0 .net *"_ivl_20", 0 0, L_0x19378f0;  1 drivers
v0x19318a0_0 .net *"_ivl_24", 0 0, L_0x1937ae0;  1 drivers
v0x1931980_0 .net *"_ivl_26", 0 0, L_0x1937b50;  1 drivers
v0x1931a60_0 .net *"_ivl_28", 0 0, L_0x1937a70;  1 drivers
v0x1931b40_0 .net *"_ivl_30", 0 0, L_0x1937ce0;  1 drivers
v0x1931c20_0 .net *"_ivl_32", 0 0, L_0x1937de0;  1 drivers
v0x1931d00_0 .net *"_ivl_36", 0 0, L_0x1938050;  1 drivers
L_0x7fe134023018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1931dc0_0 .net *"_ivl_38", 0 0, L_0x7fe134023018;  1 drivers
v0x1931ea0_0 .net *"_ivl_4", 0 0, L_0x18dfe70;  1 drivers
v0x1931f80_0 .net *"_ivl_6", 0 0, L_0x18e00f0;  1 drivers
v0x1932060_0 .net *"_ivl_8", 0 0, L_0x18f7350;  1 drivers
v0x1932140_0 .net "a", 0 0, v0x1933330_0;  alias, 1 drivers
v0x1932200_0 .net "b", 0 0, v0x19333d0_0;  alias, 1 drivers
v0x19322c0_0 .net "c", 0 0, v0x1933470_0;  alias, 1 drivers
v0x1932380_0 .net "d", 0 0, v0x19335b0_0;  alias, 1 drivers
v0x1932440_0 .net "out_pos", 0 0, L_0x1938160;  alias, 1 drivers
v0x1932500_0 .net "out_sop", 0 0, L_0x190dae0;  alias, 1 drivers
v0x19325c0_0 .net "pos0", 0 0, L_0x1937960;  1 drivers
v0x1932680_0 .net "pos1", 0 0, L_0x1937ea0;  1 drivers
L_0x1938160 .functor MUXZ 1, L_0x7fe134023018, L_0x1937960, L_0x1938050, C4<>;
S_0x1932800 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18ec8d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1933330_0 .var "a", 0 0;
v0x19333d0_0 .var "b", 0 0;
v0x1933470_0 .var "c", 0 0;
v0x1933510_0 .net "clk", 0 0, v0x1936a50_0;  1 drivers
v0x19335b0_0 .var "d", 0 0;
v0x19336a0_0 .var/2u "fail", 0 0;
v0x1933740_0 .var/2u "fail1", 0 0;
v0x19337e0_0 .net "tb_match", 0 0, L_0x193abd0;  alias, 1 drivers
v0x1933880_0 .var "wavedrom_enable", 0 0;
v0x1933920_0 .var "wavedrom_title", 511 0;
E_0x18eb0b0/0 .event negedge, v0x1933510_0;
E_0x18eb0b0/1 .event posedge, v0x1933510_0;
E_0x18eb0b0 .event/or E_0x18eb0b0/0, E_0x18eb0b0/1;
S_0x1932b30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1932800;
 .timescale -12 -12;
v0x1932d70_0 .var/2s "i", 31 0;
E_0x18eaf50 .event posedge, v0x1933510_0;
S_0x1932e70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1932800;
 .timescale -12 -12;
v0x1933070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1933150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1932800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1933b00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18ec8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1938310 .functor NOT 1, v0x1933330_0, C4<0>, C4<0>, C4<0>;
L_0x19383a0 .functor NOT 1, v0x19333d0_0, C4<0>, C4<0>, C4<0>;
L_0x1938540 .functor AND 1, L_0x1938310, L_0x19383a0, C4<1>, C4<1>;
L_0x1938650 .functor NOT 1, v0x1933470_0, C4<0>, C4<0>, C4<0>;
L_0x1938800 .functor AND 1, L_0x1938540, L_0x1938650, C4<1>, C4<1>;
L_0x1938910 .functor AND 1, L_0x1938800, v0x19335b0_0, C4<1>, C4<1>;
L_0x1938b20 .functor AND 1, v0x1933330_0, v0x19333d0_0, C4<1>, C4<1>;
L_0x1938ca0 .functor NOT 1, v0x1933470_0, C4<0>, C4<0>, C4<0>;
L_0x1938d60 .functor AND 1, L_0x1938b20, L_0x1938ca0, C4<1>, C4<1>;
L_0x1938e70 .functor NOT 1, v0x19335b0_0, C4<0>, C4<0>, C4<0>;
L_0x1938f40 .functor AND 1, L_0x1938d60, L_0x1938e70, C4<1>, C4<1>;
L_0x1939000 .functor OR 1, L_0x1938910, L_0x1938f40, C4<0>, C4<0>;
L_0x1939180 .functor AND 1, v0x1933330_0, v0x19333d0_0, C4<1>, C4<1>;
L_0x19391f0 .functor AND 1, L_0x1939180, v0x1933470_0, C4<1>, C4<1>;
L_0x1939110 .functor AND 1, L_0x19391f0, v0x19335b0_0, C4<1>, C4<1>;
L_0x1939380 .functor OR 1, L_0x1939000, L_0x1939110, C4<0>, C4<0>;
L_0x1939570 .functor NOT 1, v0x1933330_0, C4<0>, C4<0>, C4<0>;
L_0x19395e0 .functor NOT 1, v0x19333d0_0, C4<0>, C4<0>, C4<0>;
L_0x19396f0 .functor OR 1, L_0x1939570, L_0x19395e0, C4<0>, C4<0>;
L_0x1939800 .functor NOT 1, v0x1933470_0, C4<0>, C4<0>, C4<0>;
L_0x1939920 .functor OR 1, L_0x19396f0, L_0x1939800, C4<0>, C4<0>;
L_0x1939a30 .functor OR 1, L_0x1939920, v0x19335b0_0, C4<0>, C4<0>;
L_0x1939bb0 .functor OR 1, v0x1933330_0, v0x19333d0_0, C4<0>, C4<0>;
L_0x1939c20 .functor NOT 1, v0x1933470_0, C4<0>, C4<0>, C4<0>;
L_0x1939d60 .functor OR 1, L_0x1939bb0, L_0x1939c20, C4<0>, C4<0>;
L_0x1939e70 .functor NOT 1, v0x19335b0_0, C4<0>, C4<0>, C4<0>;
L_0x1939fc0 .functor OR 1, L_0x1939d60, L_0x1939e70, C4<0>, C4<0>;
L_0x193a0d0 .functor AND 1, L_0x1939a30, L_0x1939fc0, C4<1>, C4<1>;
L_0x193a2d0 .functor OR 1, v0x1933330_0, v0x19333d0_0, C4<0>, C4<0>;
L_0x193a340 .functor OR 1, L_0x193a2d0, v0x1933470_0, C4<0>, C4<0>;
L_0x193a500 .functor OR 1, L_0x193a340, v0x19335b0_0, C4<0>, C4<0>;
L_0x193a5c0 .functor AND 1, L_0x193a0d0, L_0x193a500, C4<1>, C4<1>;
v0x1933cc0_0 .net *"_ivl_0", 0 0, L_0x1938310;  1 drivers
v0x1933da0_0 .net *"_ivl_10", 0 0, L_0x1938910;  1 drivers
v0x1933e80_0 .net *"_ivl_12", 0 0, L_0x1938b20;  1 drivers
v0x1933f70_0 .net *"_ivl_14", 0 0, L_0x1938ca0;  1 drivers
v0x1934050_0 .net *"_ivl_16", 0 0, L_0x1938d60;  1 drivers
v0x1934180_0 .net *"_ivl_18", 0 0, L_0x1938e70;  1 drivers
v0x1934260_0 .net *"_ivl_2", 0 0, L_0x19383a0;  1 drivers
v0x1934340_0 .net *"_ivl_20", 0 0, L_0x1938f40;  1 drivers
v0x1934420_0 .net *"_ivl_22", 0 0, L_0x1939000;  1 drivers
v0x1934590_0 .net *"_ivl_24", 0 0, L_0x1939180;  1 drivers
v0x1934670_0 .net *"_ivl_26", 0 0, L_0x19391f0;  1 drivers
v0x1934750_0 .net *"_ivl_28", 0 0, L_0x1939110;  1 drivers
v0x1934830_0 .net *"_ivl_32", 0 0, L_0x1939570;  1 drivers
v0x1934910_0 .net *"_ivl_34", 0 0, L_0x19395e0;  1 drivers
v0x19349f0_0 .net *"_ivl_36", 0 0, L_0x19396f0;  1 drivers
v0x1934ad0_0 .net *"_ivl_38", 0 0, L_0x1939800;  1 drivers
v0x1934bb0_0 .net *"_ivl_4", 0 0, L_0x1938540;  1 drivers
v0x1934da0_0 .net *"_ivl_40", 0 0, L_0x1939920;  1 drivers
v0x1934e80_0 .net *"_ivl_42", 0 0, L_0x1939a30;  1 drivers
v0x1934f60_0 .net *"_ivl_44", 0 0, L_0x1939bb0;  1 drivers
v0x1935040_0 .net *"_ivl_46", 0 0, L_0x1939c20;  1 drivers
v0x1935120_0 .net *"_ivl_48", 0 0, L_0x1939d60;  1 drivers
v0x1935200_0 .net *"_ivl_50", 0 0, L_0x1939e70;  1 drivers
v0x19352e0_0 .net *"_ivl_52", 0 0, L_0x1939fc0;  1 drivers
v0x19353c0_0 .net *"_ivl_54", 0 0, L_0x193a0d0;  1 drivers
v0x19354a0_0 .net *"_ivl_56", 0 0, L_0x193a2d0;  1 drivers
v0x1935580_0 .net *"_ivl_58", 0 0, L_0x193a340;  1 drivers
v0x1935660_0 .net *"_ivl_6", 0 0, L_0x1938650;  1 drivers
v0x1935740_0 .net *"_ivl_60", 0 0, L_0x193a500;  1 drivers
v0x1935820_0 .net *"_ivl_8", 0 0, L_0x1938800;  1 drivers
v0x1935900_0 .net "a", 0 0, v0x1933330_0;  alias, 1 drivers
v0x19359a0_0 .net "b", 0 0, v0x19333d0_0;  alias, 1 drivers
v0x1935a90_0 .net "c", 0 0, v0x1933470_0;  alias, 1 drivers
v0x1935d90_0 .net "d", 0 0, v0x19335b0_0;  alias, 1 drivers
v0x1935e80_0 .net "out_pos", 0 0, L_0x193a5c0;  alias, 1 drivers
v0x1935f40_0 .net "out_sop", 0 0, L_0x1939380;  alias, 1 drivers
S_0x19360c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18ec8d0;
 .timescale -12 -12;
E_0x18d49f0 .event anyedge, v0x1936eb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1936eb0_0;
    %nor/r;
    %assign/vec4 v0x1936eb0_0, 0;
    %wait E_0x18d49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1932800;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1933740_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1932800;
T_4 ;
    %wait E_0x18eb0b0;
    %load/vec4 v0x19337e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19336a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1932800;
T_5 ;
    %wait E_0x18eaf50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %wait E_0x18eaf50;
    %load/vec4 v0x19336a0_0;
    %store/vec4 v0x1933740_0, 0, 1;
    %fork t_1, S_0x1932b30;
    %jmp t_0;
    .scope S_0x1932b30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1932d70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1932d70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18eaf50;
    %load/vec4 v0x1932d70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1932d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1932d70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1932800;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18eb0b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1933470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19333d0_0, 0;
    %assign/vec4 v0x1933330_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19336a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1933740_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18ec8d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1936a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1936eb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18ec8d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1936a50_0;
    %inv;
    %store/vec4 v0x1936a50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18ec8d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1933510_0, v0x1937020_0, v0x1936870_0, v0x1936910_0, v0x19369b0_0, v0x1936af0_0, v0x1936d70_0, v0x1936cd0_0, v0x1936c30_0, v0x1936b90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18ec8d0;
T_9 ;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18ec8d0;
T_10 ;
    %wait E_0x18eb0b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1936e10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936e10_0, 4, 32;
    %load/vec4 v0x1936f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936e10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1936e10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936e10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1936d70_0;
    %load/vec4 v0x1936d70_0;
    %load/vec4 v0x1936cd0_0;
    %xor;
    %load/vec4 v0x1936d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936e10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936e10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1936c30_0;
    %load/vec4 v0x1936c30_0;
    %load/vec4 v0x1936b90_0;
    %xor;
    %load/vec4 v0x1936c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936e10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1936e10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936e10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter4/response3/top_module.sv";
