always @(posedge clk) begin
  if (load) begin
    q <= data;
  end else begin
    case (ena)
      2'b01: q <= {q[99], q[99:1]};
      2'b10: q <= {q[1], q[98:0]};
      default: q <= q;
    endcase
  end
endmodule