
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2549825 heartbeat IPC: 3.92184 cumulative IPC: 3.92184 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5242348 heartbeat IPC: 3.71399 cumulative IPC: 3.81508 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005870 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 46 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005870 (Simulation time: 0 hr 0 min 46 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 58862954 heartbeat IPC: 0.196629 cumulative IPC: 0.196629 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 109279633 heartbeat IPC: 0.198347 cumulative IPC: 0.197484 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 158362454 heartbeat IPC: 0.203737 cumulative IPC: 0.199526 (Simulation time: 0 hr 2 min 47 sec) 
Finished CPU 0 instructions: 30000004 cycles: 150356585 cumulative IPC: 0.199526 (Simulation time: 0 hr 2 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.199526 instructions: 30000004 cycles: 150356585
cpu0_DTLB TOTAL     ACCESS:    7978040  HIT:    6400300  MISS:    1577740
cpu0_DTLB LOAD      ACCESS:    7871476  HIT:    6293736  MISS:    1577740
cpu0_DTLB RFO       ACCESS:     106564  HIT:     106564  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74528 cycles
cpu0_ITLB TOTAL     ACCESS:    3220915  HIT:    3220915  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3220915  HIT:    3220915  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577740  HIT:    1575402  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577740  HIT:    1575402  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.55 cycles
cpu0_L1D TOTAL     ACCESS:    6567680  HIT:    4180640  MISS:    2387040
cpu0_L1D LOAD      ACCESS:    6458410  HIT:    4073547  MISS:    2384863
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        161  MISS:       2177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 83.0129 cycles
cpu0_L2C TOTAL     ACCESS:    2474999  HIT:     821423  MISS:    1653576
cpu0_L2C LOAD      ACCESS:    2384863  HIT:     731412  MISS:    1653451
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2177  HIT:       2071  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 103.629 cycles
LLC TOTAL     ACCESS:    1741227  HIT:     990348  MISS:     750879
LLC LOAD      ACCESS:    1653451  HIT:     909664  MISS:     743787
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87670  HIT:      80583  MISS:       7087
LLC TRANSLATION ACCESS:        106  HIT:        101  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 181.965 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      17583  ROW_BUFFER_MISS:     726194
 DBUS AVG_CONGESTED_CYCLE:    3.74289
 WQ ROW_BUFFER_HIT:      43476  ROW_BUFFER_MISS:      36371  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6415
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

