
*** Running vivado
    with args -log design_1_HUB75_bus_breakout_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HUB75_bus_breakout_0_1.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jan  1 13:09:37 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_HUB75_bus_breakout_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1467.164 ; gain = 0.027 ; free physical = 948 ; free virtual = 7860
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_HUB75_bus_breakout_0_1 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76255
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.508 ; gain = 419.797 ; free physical = 267 ; free virtual = 7182
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_HUB75_bus_breakout_0_1' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_HUB75_bus_breakout_0_1/synth/design_1_HUB75_bus_breakout_0_1.vhd:75]
INFO: [Synth 8-3491] module 'HUB75_bus_breakout' declared at '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_bus_breakout.vhd:34' bound to instance 'U0' of component 'HUB75_bus_breakout' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_HUB75_bus_breakout_0_1/synth/design_1_HUB75_bus_breakout_0_1.vhd:111]
INFO: [Synth 8-638] synthesizing module 'HUB75_bus_breakout' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_bus_breakout.vhd:52]
WARNING: [Synth 8-614] signal 'i_addr' is read in the process but is not in the sensitivity list [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_bus_breakout.vhd:54]
WARNING: [Synth 8-614] signal 'i_rgb_0' is read in the process but is not in the sensitivity list [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_bus_breakout.vhd:54]
WARNING: [Synth 8-614] signal 'i_rgb_1' is read in the process but is not in the sensitivity list [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_bus_breakout.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'HUB75_bus_breakout' (0#1) [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_bus_breakout.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_HUB75_bus_breakout_0_1' (0#1) [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_HUB75_bus_breakout_0_1/synth/design_1_HUB75_bus_breakout_0_1.vhd:75]
WARNING: [Synth 8-7129] Port i_clk in module HUB75_bus_breakout is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.477 ; gain = 493.766 ; free physical = 191 ; free virtual = 7106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.289 ; gain = 511.578 ; free physical = 275 ; free virtual = 7190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.289 ; gain = 511.578 ; free physical = 275 ; free virtual = 7190
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.289 ; gain = 0.000 ; free physical = 275 ; free virtual = 7190
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.215 ; gain = 0.000 ; free physical = 251 ; free virtual = 7160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2110.215 ; gain = 0.000 ; free physical = 251 ; free virtual = 7160
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2110.215 ; gain = 560.504 ; free physical = 238 ; free virtual = 7122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2118.219 ; gain = 568.508 ; free physical = 238 ; free virtual = 7122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2118.219 ; gain = 568.508 ; free physical = 239 ; free virtual = 7122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2118.219 ; gain = 568.508 ; free physical = 237 ; free virtual = 7121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_HUB75_bus_breakout_0_1 has an empty top module
WARNING: [Synth 8-7129] Port i_clk in module design_1_HUB75_bus_breakout_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2118.219 ; gain = 568.508 ; free physical = 232 ; free virtual = 7116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2185.219 ; gain = 635.508 ; free physical = 572 ; free virtual = 7418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2185.219 ; gain = 635.508 ; free physical = 572 ; free virtual = 7418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2194.234 ; gain = 644.523 ; free physical = 564 ; free virtual = 7410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.047 ; gain = 814.336 ; free physical = 414 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.047 ; gain = 814.336 ; free physical = 414 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.047 ; gain = 814.336 ; free physical = 414 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.047 ; gain = 814.336 ; free physical = 414 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.047 ; gain = 814.336 ; free physical = 414 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.047 ; gain = 814.336 ; free physical = 414 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.047 ; gain = 814.336 ; free physical = 414 ; free virtual = 7259
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2364.047 ; gain = 765.410 ; free physical = 414 ; free virtual = 7259
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2364.055 ; gain = 814.336 ; free physical = 414 ; free virtual = 7259
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.055 ; gain = 0.000 ; free physical = 414 ; free virtual = 7259
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.055 ; gain = 0.000 ; free physical = 572 ; free virtual = 7418
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2b6a004a
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.055 ; gain = 896.891 ; free physical = 572 ; free virtual = 7418
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1693.866; main = 1553.146; forked = 266.645
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3174.223; main = 2364.051; forked = 916.984
INFO: [Common 17-1381] The checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_HUB75_bus_breakout_0_1_synth_1/design_1_HUB75_bus_breakout_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_HUB75_bus_breakout_0_1_utilization_synth.rpt -pb design_1_HUB75_bus_breakout_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  1 13:10:31 2026...
