$date
	Thu Mar 27 13:35:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DOF_stage_tb $end
$var wire 32 ! extended_imm [31:0] $end
$var wire 5 " SH [4:0] $end
$var wire 1 # RW $end
$var wire 1 $ PS $end
$var wire 1 % MW $end
$var wire 2 & MD [1:0] $end
$var wire 5 ' FS [4:0] $end
$var wire 5 ( DR [4:0] $end
$var wire 32 ) BusB [31:0] $end
$var wire 32 * BusA [31:0] $end
$var wire 32 + B_data [31:0] $end
$var wire 2 , BS [1:0] $end
$var wire 32 - A_data [31:0] $end
$var parameter 32 . CLK_PERIOD $end
$var reg 32 / PC_1 [31:0] $end
$var reg 5 0 WB_addr [4:0] $end
$var reg 32 1 WB_data [31:0] $end
$var reg 1 2 WB_en $end
$var reg 1 3 clk $end
$var reg 32 4 instruction [31:0] $end
$var reg 1 5 rst $end
$scope module dut $end
$var wire 32 6 IR [31:0] $end
$var wire 32 7 PC_1 [31:0] $end
$var wire 5 8 WB_addr [4:0] $end
$var wire 32 9 WB_data [31:0] $end
$var wire 1 2 WB_en $end
$var wire 1 3 clk $end
$var wire 32 : instruction [31:0] $end
$var wire 1 5 rst $end
$var wire 7 ; opcode [6:0] $end
$var wire 32 < extended_imm [31:0] $end
$var wire 5 = SH [4:0] $end
$var wire 5 > SB [4:0] $end
$var wire 5 ? SA [4:0] $end
$var wire 1 # RW $end
$var wire 1 $ PS $end
$var wire 1 % MW $end
$var wire 2 @ MD [1:0] $end
$var wire 1 A MB $end
$var wire 1 B MA $end
$var wire 15 C IMM [14:0] $end
$var wire 5 D FS [4:0] $end
$var wire 5 E DR [4:0] $end
$var wire 1 F CS $end
$var wire 32 G BusB [31:0] $end
$var wire 32 H BusA [31:0] $end
$var wire 32 I B_data [31:0] $end
$var wire 2 J BS [1:0] $end
$var wire 32 K A_data [31:0] $end
$scope module const_unit $end
$var wire 15 L IMM [14:0] $end
$var wire 32 M out [31:0] $end
$var wire 1 F CS $end
$upscope $end
$scope module i_decoder $end
$var wire 7 N opcode [6:0] $end
$var reg 2 O BS [1:0] $end
$var reg 1 F CS $end
$var reg 5 P FS [4:0] $end
$var reg 1 B MA $end
$var reg 1 A MB $end
$var reg 2 Q MD [1:0] $end
$var reg 1 % MW $end
$var reg 1 $ PS $end
$var reg 1 # RW $end
$upscope $end
$scope module mux_a $end
$var wire 1 B MA $end
$var wire 32 R PC_1 [31:0] $end
$var wire 32 S out [31:0] $end
$var wire 32 T A_data [31:0] $end
$upscope $end
$scope module mux_b $end
$var wire 1 A MB $end
$var wire 32 U constant [31:0] $end
$var wire 32 V out [31:0] $end
$var wire 32 W B_data [31:0] $end
$upscope $end
$scope module reg_file $end
$var wire 5 X A_addr [4:0] $end
$var wire 5 Y B_addr [4:0] $end
$var wire 5 Z D_addr [4:0] $end
$var wire 32 [ D_data [31:0] $end
$var wire 1 2 D_write $end
$var wire 1 3 clk $end
$var wire 1 5 rst $end
$var wire 32 \ B_data [31:0] $end
$var wire 32 ] A_data [31:0] $end
$var integer 32 ^ i [31:0] $end
$upscope $end
$upscope $end
$scope task initialize_registers $end
$upscope $end
$scope task test_muxA $end
$var reg 32 _ expected_busA [31:0] $end
$var reg 7 ` opcode [6:0] $end
$var reg 32 a pc_1_val [31:0] $end
$var reg 5 b reg_A [4:0] $end
$upscope $end
$scope task test_muxB $end
$var reg 32 c expected_busB [31:0] $end
$var reg 15 d imm_val [14:0] $end
$var reg 7 e opcode [6:0] $end
$var reg 5 f reg_A [4:0] $end
$var reg 5 g reg_B [4:0] $end
$upscope $end
$scope task test_register_read $end
$var reg 32 h expected_A [31:0] $end
$var reg 32 i expected_B [31:0] $end
$var reg 5 j reg_A [4:0] $end
$var reg 5 k reg_B [4:0] $end
$upscope $end
$scope task test_register_write $end
$var reg 5 l dest_reg [4:0] $end
$var reg 32 m expected_value [31:0] $end
$var reg 32 n write_data [31:0] $end
$upscope $end
$scope task verify_control_signals $end
$var reg 2 o exp_BS [1:0] $end
$var reg 1 p exp_CS $end
$var reg 5 q exp_FS [4:0] $end
$var reg 1 r exp_MA $end
$var reg 1 s exp_MB $end
$var reg 2 t exp_MD [1:0] $end
$var reg 1 u exp_MW $end
$var reg 1 v exp_PS $end
$var reg 1 w exp_RW $end
$var reg 7 x opcode [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 .
$end
#0
$dumpvars
bx x
xw
xv
xu
bx t
xs
xr
bx q
xp
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
b100000 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b1000000000 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
0F
b0 E
b0 D
b0 C
0B
0A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b1000000000 7
b0 6
15
b0 4
03
02
b0 1
b0 0
b1000000000 /
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
0$
0#
b0 "
b0 !
$end
#5000
b100000 ^
13
#10000
03
#15000
b100000 ^
13
#20000
03
05
#25000
13
#30000
b10010001101000101011001111000 *
b10010001101000101011001111000 H
b10010001101000101011001111000 S
b1010110011110001001101010111100 )
b1010110011110001001101010111100 G
b1010110011110001001101010111100 V
b10010001101000101011001111000 -
b10010001101000101011001111000 K
b10010001101000101011001111000 T
b10010001101000101011001111000 ]
b1010110011110001001101010111100 +
b1010110011110001001101010111100 I
b1010110011110001001101010111100 W
b1010110011110001001101010111100 \
b100000000000 !
b100000000000 <
b100000000000 M
b100000000000 U
b1 ?
b1 X
b10 >
b10 Y
b100000000000 C
b100000000000 L
03
b1000100000000000 6
b1000100000000000 4
b1000100000000000 :
b1010110011110001001101010111100 i
b10010001101000101011001111000 h
b10 k
b1 j
#31000
b0 *
b0 H
b0 S
b11111111111111111111111111111111 )
b11111111111111111111111111111111 G
b11111111111111111111111111111111 V
b0 -
b0 K
b0 T
b0 ]
b11111111111111111111111111111111 +
b11111111111111111111111111111111 I
b11111111111111111111111111111111 W
b11111111111111111111111111111111 \
b1000000000000 !
b1000000000000 <
b1000000000000 M
b1000000000000 U
b0 ?
b0 X
b100 >
b100 Y
b1000000000000 C
b1000000000000 L
b1000000000000 6
b1000000000000 4
b1000000000000 :
b11111111111111111111111111111111 i
b0 h
b100 k
b0 j
#32000
b0 )
b0 G
b0 V
b0 +
b0 I
b0 W
b0 \
b0 !
b0 <
b0 M
b0 U
b10 '
b10 D
b10 P
1#
b0 >
b0 Y
b0 C
b0 L
b10 ;
b10 N
b100000000000000000000000000 6
b100000000000000000000000000 4
b100000000000000000000000000 :
0p
0s
0r
b10 q
0v
b0 o
0u
b0 t
1w
b10 x
#33000
b0 '
b0 D
b0 P
b1 &
b1 @
b1 Q
b100001 ;
b100001 N
b1000010000000000000000000000000 6
b1000010000000000000000000000000 4
b1000010000000000000000000000000 :
b0 q
b1 t
b100001 x
#34000
1%
b0 &
b0 @
b0 Q
0#
b1 ;
b1 N
b10000000000000000000000000 6
b10000000000000000000000000 4
b10000000000000000000000000 :
1u
b0 t
0w
b1 x
#35000
1F
1A
0%
b1 ,
b1 J
b1 O
b100000 ;
b100000 N
b1000000000000000000000000000000 6
b1000000000000000000000000000000 4
b1000000000000000000000000000000 :
1p
1s
b1 o
0u
b100000 x
13
#36000
1$
b1100000 ;
b1100000 N
b11000000000000000000000000000000 6
b11000000000000000000000000000000 4
b11000000000000000000000000000000 :
1v
b1100000 x
#37000
0$
b11 ,
b11 J
b11 O
b1000100 ;
b1000100 N
b10001000000000000000000000000000 6
b10001000000000000000000000000000 4
b10001000000000000000000000000000 :
0v
b11 o
b1000100 x
#38000
0F
0A
b101 '
b101 D
b101 P
b0 ,
b0 J
b0 O
b10 &
b10 @
b10 Q
1#
b1100101 ;
b1100101 N
b11001010000000000000000000000000 6
b11001010000000000000000000000000 4
b11001010000000000000000000000000 :
0p
0s
b101 q
b0 o
b10 t
1w
b1100101 x
#39000
b10010001101000101011001111000 *
b10010001101000101011001111000 H
b10010001101000101011001111000 S
b10010001101000101011001111000 -
b10010001101000101011001111000 K
b10010001101000101011001111000 T
b10010001101000101011001111000 ]
b10 '
b10 D
b10 P
b0 &
b0 @
b0 Q
b1 ?
b1 X
b10 ;
b10 N
b100000000001000000000000000 6
b100000000001000000000000000 4
b100000000001000000000000000 :
b10010001101000101011001111000 _
b1000000000 a
b1 b
b10 `
#40000
b1000000000 *
b1000000000 H
b1000000000 S
1F
1B
1A
b111 '
b111 D
b111 P
b11 ,
b11 J
b11 O
b111 ;
b111 N
b1110000000001000000000000000 6
b1110000000001000000000000000 4
b1110000000001000000000000000 :
b1000000000 _
b111 `
03
#41000
b10010001101000101011001111000 *
b10010001101000101011001111000 H
b10010001101000101011001111000 S
b1010110011110001001101010111100 )
b1010110011110001001101010111100 G
b1010110011110001001101010111100 V
b1010110011110001001101010111100 +
b1010110011110001001101010111100 I
b1010110011110001001101010111100 W
b1010110011110001001101010111100 \
b100000000000 !
b100000000000 <
b100000000000 M
b100000000000 U
0F
0B
0A
b10 '
b10 D
b10 P
b0 ,
b0 J
b0 O
b1 (
b1 E
b10 >
b10 Y
b100000000000 C
b100000000000 L
b10 ;
b10 N
b100000100001000100000000000 6
b100000100001000100000000000 4
b100000100001000100000000000 :
b1010110011110001001101010111100 c
b10101011 d
b10 g
b1 f
b10 e
#42000
b11111111111111111110000010101011 )
b11111111111111111110000010101011 G
b11111111111111111110000010101011 V
b0 +
b0 I
b0 W
b0 \
b11111111111111111110000010101011 !
b11111111111111111110000010101011 <
b11111111111111111110000010101011 M
b11111111111111111110000010101011 U
1F
1A
b11000 >
b11000 Y
b110000010101011 C
b110000010101011 L
b1011 "
b1011 =
b100010 ;
b100010 N
b1000100000100001110000010101011 6
b1000100000100001110000010101011 4
b1000100000100001110000010101011 :
b11111111111111110110000010101011 c
b110000010101011 d
b0 g
b100010 e
#43000
b110000010101011 c
b1100010 e
#44000
12
b10100101101001011010010110100101 1
b10100101101001011010010110100101 9
b10100101101001011010010110100101 [
b1010 0
b1010 8
b1010 Z
b10100101101001011010010110100101 m
b10100101101001011010010110100101 n
b1010 l
#45000
13
#46000
b11011110101011011011111011101111 1
b11011110101011011011111011101111 9
b11011110101011011011111011101111 [
b0 0
b0 8
b0 Z
b0 m
b11011110101011011011111011101111 n
b0 l
12
#50000
03
#55000
13
#56000
02
#60000
03
#65000
13
#70000
03
#75000
13
#76000
