{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 19:33:08 2019 " "Info: Processing started: Sun Oct 13 19:33:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mem2 -c mem2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mem2 -c mem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mem2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design mem2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 884 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[7\] " "Info: Pin DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -48 1464 1640 -32 "DATA\[7..0\]" "" } { -352 1152 1224 -336 "DATA\[7..0\]" "" } { -368 424 504 -352 "DATA\[7..0\]" "" } { -56 288 808 -40 "DATA\[7..0\]" "" } { -56 808 1446 -40 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[6\] " "Info: Pin DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -48 1464 1640 -32 "DATA\[7..0\]" "" } { -352 1152 1224 -336 "DATA\[7..0\]" "" } { -368 424 504 -352 "DATA\[7..0\]" "" } { -56 288 808 -40 "DATA\[7..0\]" "" } { -56 808 1446 -40 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Info: Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -48 1464 1640 -32 "DATA\[7..0\]" "" } { -352 1152 1224 -336 "DATA\[7..0\]" "" } { -368 424 504 -352 "DATA\[7..0\]" "" } { -56 288 808 -40 "DATA\[7..0\]" "" } { -56 808 1446 -40 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Info: Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -48 1464 1640 -32 "DATA\[7..0\]" "" } { -352 1152 1224 -336 "DATA\[7..0\]" "" } { -368 424 504 -352 "DATA\[7..0\]" "" } { -56 288 808 -40 "DATA\[7..0\]" "" } { -56 808 1446 -40 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -48 1464 1640 -32 "DATA\[7..0\]" "" } { -352 1152 1224 -336 "DATA\[7..0\]" "" } { -368 424 504 -352 "DATA\[7..0\]" "" } { -56 288 808 -40 "DATA\[7..0\]" "" } { -56 808 1446 -40 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -48 1464 1640 -32 "DATA\[7..0\]" "" } { -352 1152 1224 -336 "DATA\[7..0\]" "" } { -368 424 504 -352 "DATA\[7..0\]" "" } { -56 288 808 -40 "DATA\[7..0\]" "" } { -56 808 1446 -40 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -48 1464 1640 -32 "DATA\[7..0\]" "" } { -352 1152 1224 -336 "DATA\[7..0\]" "" } { -368 424 504 -352 "DATA\[7..0\]" "" } { -56 288 808 -40 "DATA\[7..0\]" "" } { -56 808 1446 -40 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -48 1464 1640 -32 "DATA\[7..0\]" "" } { -352 1152 1224 -336 "DATA\[7..0\]" "" } { -368 424 504 -352 "DATA\[7..0\]" "" } { -56 288 808 -40 "DATA\[7..0\]" "" } { -56 808 1446 -40 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_ram " "Info: Pin rom_ram not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { rom_ram } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -632 -40 128 -616 "rom_ram" "" } { -640 128 200 -624 "rom_ram" "" } { -200 1184 1272 -184 "rom_ram" "" } { -184 120 184 -168 "rom_ram" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -648 -40 128 -632 "clk" "" } { -304 1152 1224 -288 "clk" "" } { -288 1152 1224 -272 "clk" "" } { -344 48 104 -328 "clk" "" } { -328 48 104 -312 "clk" "" } { -352 424 504 -336 "clk" "" } { -640 352 416 -624 "clk" "" } { -656 128 200 -640 "clk" "" } { -160 -256 -184 -144 "clk" "" } { -528 152 184 -512 "clk" "" } { -160 392 464 -144 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[0\] " "Info: Pin adress\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -616 -40 128 -600 "adress\[4..0\]" "" } { -624 128 200 -608 "adress\[4..0\]" "" } { -600 688 800 -584 "adress\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[1\] " "Info: Pin adress\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -616 -40 128 -600 "adress\[4..0\]" "" } { -624 128 200 -608 "adress\[4..0\]" "" } { -600 688 800 -584 "adress\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[2\] " "Info: Pin adress\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -616 -40 128 -600 "adress\[4..0\]" "" } { -624 128 200 -608 "adress\[4..0\]" "" } { -600 688 800 -584 "adress\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[3\] " "Info: Pin adress\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -616 -40 128 -600 "adress\[4..0\]" "" } { -624 128 200 -608 "adress\[4..0\]" "" } { -600 688 800 -584 "adress\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress\[4\] " "Info: Pin adress\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -616 -40 128 -600 "adress\[4..0\]" "" } { -624 128 200 -608 "adress\[4..0\]" "" } { -600 688 800 -584 "adress\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { start } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -600 -40 128 -584 "start" "" } { -512 152 184 -496 "start" "" } { -608 128 200 -592 "start" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:4|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:4|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:4|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:4|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:4|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:4|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:4|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:4\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:4|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|lpm_counter_1:5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node start_pin:inst1\|lpm_counter_1:5\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_04i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_04i.tdf" 83 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_counter_1:5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -648 -40 128 -632 "clk" "" } { -304 1152 1224 -288 "clk" "" } { -288 1152 1224 -272 "clk" "" } { -344 48 104 -328 "clk" "" } { -328 48 104 -312 "clk" "" } { -352 424 504 -336 "clk" "" } { -640 352 416 -624 "clk" "" } { -656 128 200 -640 "clk" "" } { -160 -256 -184 -144 "clk" "" } { -528 152 184 -512 "clk" "" } { -160 392 464 -144 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 31 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 33 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 34 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 35 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 36 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 37 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_pin:inst1\|inst17  " "Info: Automatically promoted node start_pin:inst1\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "start_pin.bdf" "" { Schematic "d:/altera/quartus/lab3_2/start_pin.bdf" { { 192 512 576 240 "inst17" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_pin:inst1\|lpm_decode_to_wr_re:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode21w\[3\]  " "Info: Automatically promoted node start_pin:inst1\|lpm_decode_to_wr_re:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode21w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_e9f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_e9f.tdf" 41 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_decode_to_wr_re:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_pin:inst1\|lpm_decode_to_wr_re:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode41w\[3\]  " "Info: Automatically promoted node start_pin:inst1\|lpm_decode_to_wr_re:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode41w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_e9f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_e9f.tdf" 43 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_decode_to_wr_re:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_pin:inst1\|lpm_decode_to_wr_re:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\]  " "Info: Automatically promoted node start_pin:inst1\|lpm_decode_to_wr_re:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_e9f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_e9f.tdf" 42 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_decode_to_wr_re:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_pin:inst1\|inst17~0  " "Info: Automatically promoted node start_pin:inst1\|inst17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|inst17 " "Info: Destination node start_pin:inst1\|inst17" {  } { { "start_pin.bdf" "" { Schematic "d:/altera/quartus/lab3_2/start_pin.bdf" { { 192 512 576 240 "inst17" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "start_pin.bdf" "" { Schematic "d:/altera/quartus/lab3_2/start_pin.bdf" { { 192 512 576 240 "inst17" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|inst17~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 715 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_pin:inst1\|lpm_dff_start:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node start_pin:inst1\|lpm_dff_start:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_pin:inst1\|inst17 " "Info: Destination node start_pin:inst1\|inst17" {  } { { "start_pin.bdf" "" { Schematic "d:/altera/quartus/lab3_2/start_pin.bdf" { { 192 512 576 240 "inst17" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_dff_start:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_pin:inst1\|lpm_dff_write:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node start_pin:inst1\|lpm_dff_write:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[6]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 643 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[5]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 651 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[3]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[2]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 659 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[1]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 667 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_mux_to_write:inst19\|lpm_mux:lpm_mux_component\|mux_rnc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Info: Destination node lpm_mux_to_write:inst19\|lpm_mux:lpm_mux_component\|mux_rnc:auto_generated\|l1_w0_n0_mux_dataout~0" {  } { { "db/mux_rnc.tdf" "" { Text "d:/altera/quartus/lab3_2/db/mux_rnc.tdf" 29 2 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_mux_to_write:inst19|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 692 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_pin:inst1|lpm_dff_write:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 580 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_dff_to_ram_dealay:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node lpm_dff_to_ram_dealay:inst13\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[6]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 643 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[5]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 651 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[3]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[2]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 659 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[1]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 " "Info: Destination node lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 667 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_to_ram_dealay:inst13|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 7 8 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 7 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.674 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer:inst4\|lpm_dff_1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LAB_X15_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y12; Fanout = 1; REG Node = 'buffer:inst4\|lpm_dff_1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.148 ns) + CELL(0.357 ns) 0.505 ns buffer:inst4\|lpm_mux_6:inst9\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|l1_w3_n0_mux_dataout~0 2 COMB LAB_X15_Y12 1 " "Info: 2: + IC(0.148 ns) + CELL(0.357 ns) = 0.505 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'buffer:inst4\|lpm_mux_6:inst9\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { buffer:inst4|lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[3] buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_5oc.tdf" "" { Text "d:/altera/quartus/lab3_2/db/mux_5oc.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 1.306 ns buffer:inst4\|lpm_mux_6:inst9\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|l3_w3_n0_mux_dataout~1 3 COMB LAB_X15_Y14 1 " "Info: 3: + IC(0.444 ns) + CELL(0.357 ns) = 1.306 ns; Loc. = LAB_X15_Y14; Fanout = 1; COMB Node = 'buffer:inst4\|lpm_mux_6:inst9\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|l3_w3_n0_mux_dataout~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l1_w3_n0_mux_dataout~0 buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w3_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_5oc.tdf" "" { Text "d:/altera/quartus/lab3_2/db/mux_5oc.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 1.801 ns lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13 4 COMB LAB_X14_Y14 8 " "Info: 4: + IC(0.223 ns) + CELL(0.272 ns) = 1.801 ns; Loc. = LAB_X14_Y14; Fanout = 8; COMB Node = 'lpm_bustri_ram:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w3_n0_mux_dataout~1 lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[3]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.134 ns) 2.674 ns lpm_ram_dq_6:inst3\|altsyncram:altsyncram_component\|altsyncram_0fc1:auto_generated\|ram_block1a3~porta_datain_reg0 5 MEM M512_X16_Y13 1 " "Info: 5: + IC(0.739 ns) + CELL(0.134 ns) = 2.674 ns; Loc. = M512_X16_Y13; Fanout = 1; MEM Node = 'lpm_ram_dq_6:inst3\|altsyncram:altsyncram_component\|altsyncram_0fc1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[3]~13 lpm_ram_dq_6:inst3|altsyncram:altsyncram_component|altsyncram_0fc1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0fc1.tdf" "" { Text "d:/altera/quartus/lab3_2/db/altsyncram_0fc1.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.120 ns ( 41.88 % ) " "Info: Total cell delay = 1.120 ns ( 41.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.554 ns ( 58.12 % ) " "Info: Total interconnect delay = 1.554 ns ( 58.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { buffer:inst4|lpm_dff_1:inst|lpm_ff:lpm_ff_component|dffs[3] buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l1_w3_n0_mux_dataout~0 buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w3_n0_mux_dataout~1 lpm_bustri_ram:inst9|lpm_bustri:lpm_bustri_component|dout[3]~13 lpm_ram_dq_6:inst3|altsyncram:altsyncram_component|altsyncram_0fc1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Info: Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Info: Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Info: Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Info: Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Info: Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Info: Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Info: Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Info: Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 19:33:11 2019 " "Info: Processing ended: Sun Oct 13 19:33:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
