

================================================================
== Vitis HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Thu Oct 20 18:56:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%do_cos_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_cos" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 21 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 22 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %t_in_read" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 23 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 24 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 25 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i32 %data_V"   --->   Operation 26 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.55ns)   --->   "%closepath = icmp_ult  i8 %din_exp_V, i8 126"   --->   Operation 27 'icmp' 'closepath' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i32 %data_V"   --->   Operation 28 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.91ns)   --->   "%add_ln214 = add i8 %din_exp_V, i8 194"   --->   Operation 29 'add' 'add_ln214' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.24ns)   --->   "%addr_V = select i1 %closepath, i8 63, i8 %add_ln214"   --->   Operation 30 'select' 'addr_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_V = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr_V, i32 4, i32 7"   --->   Operation 31 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %r_V"   --->   Operation 32 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_addr = getelementptr i100 %ref_4oPi_table_100_V, i64 0, i64 %zext_ln541_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 33 'getelementptr' 'ref_4oPi_table_100_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.30ns)   --->   "%table_100_V = load i4 %ref_4oPi_table_100_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 34 'load' 'table_100_V' <Predicate = true> <Delay = 2.30> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i8 %addr_V"   --->   Operation 35 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.44ns)   --->   "%icmp_ln1019 = icmp_eq  i23 %din_sig_V, i23 0"   --->   Operation 36 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 37 [1/2] (2.30ns)   --->   "%table_100_V = load i4 %ref_4oPi_table_100_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 37 'load' 'table_100_V' <Predicate = true> <Delay = 2.30> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i4 %trunc_ln628"   --->   Operation 38 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (4.77ns)   --->   "%r_V_9 = shl i100 %table_100_V, i100 %zext_ln930"   --->   Operation 39 'shl' 'r_V_9' <Predicate = true> <Delay = 4.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%Med_V = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %r_V_9, i32 20, i32 99"   --->   Operation 40 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %p_Result_12"   --->   Operation 41 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i24 %p_Result_13"   --->   Operation 42 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [5/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 43 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 44 [4/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 44 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 45 [3/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 45 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 46 [2/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 46 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 47 [1/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 47 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %ret_V, i32 19, i32 76"   --->   Operation 48 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %ret_V, i32 77, i32 79"   --->   Operation 49 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.34>
ST_8 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %ret_V, i32 77" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 50 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.98ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 51 'select' 'k_V_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 52 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp, i1 %xor_ln1027"   --->   Operation 53 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (3.36ns)   --->   "%Mx_bits_V_1 = sub i58 0, i58 %Mx_bits_V"   --->   Operation 54 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (1.07ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i58 %Mx_bits_V_1, i58 %Mx_bits_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 55 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_V_3, i32 29, i32 57"   --->   Operation 56 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_2, i1 1"   --->   Operation 57 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i30 @llvm.part.select.i30, i30 %p_Result_14, i32 29, i32 0"   --->   Operation 58 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 1, i30 %p_Result_2"   --->   Operation 59 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1198 = sext i31 %p_Result_15"   --->   Operation 60 'sext' 'sext_ln1198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%val_assign = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198, i1 1"   --->   Operation 61 'cttz' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i32 %val_assign"   --->   Operation 62 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (2.30ns)   --->   "%tmp_s = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 63 'mux' 'tmp_s' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node cos_basis)   --->   "%xor_ln271 = xor i1 %tmp_s, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 64 'xor' 'xor_ln271' <Predicate = (do_cos_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%cos_basis = select i1 %do_cos_read, i1 %xor_ln271, i1 %tmp_s" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 65 'select' 'cos_basis' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.97ns)   --->   "%xor_ln25 = xor i1 %do_cos_read, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:25]   --->   Operation 66 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.97ns)   --->   "%sin_basis = xor i1 %tmp_s, i1 %xor_ln25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:25]   --->   Operation 67 'xor' 'sin_basis' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_11, i3 %k_V_1"   --->   Operation 68 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019)   --->   "%tmp_7 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_17" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 69 'mux' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019)   --->   "%tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_17" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 70 'mux' 'tmp_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_7, i1 %tmp_8" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 71 'select' 'results_sign_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019)   --->   "%results_sign_V_2 = and i1 %p_Result_11, i1 %xor_ln25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:307]   --->   Operation 72 'and' 'results_sign_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln300 = icmp_eq  i8 %din_exp_V, i8 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 73 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln1019 = and i1 %icmp_ln300, i1 %icmp_ln1019"   --->   Operation 74 'and' 'and_ln1019' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (2.06ns) (out node of the LUT)   --->   "%select_ln1019 = select i1 %and_ln1019, i1 %results_sign_V_2, i1 %results_sign_V"   --->   Operation 75 'select' 'select_ln1019' <Predicate = true> <Delay = 2.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 76 [1/1] (1.91ns)   --->   "%Ex_V = add i8 %din_exp_V, i8 131"   --->   Operation 76 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i8 %Ex_V, i8 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 77 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i6 %Mx_zeros"   --->   Operation 78 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i6 %Mx_zeros"   --->   Operation 79 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (4.60ns)   --->   "%r = shl i58 %Mx_bits_V_3, i58 %zext_ln1454"   --->   Operation 80 'shl' 'r' <Predicate = true> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%Mx_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r, i32 29, i32 57"   --->   Operation 81 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.91ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i8 %select_ln482, i8 %zext_ln841"   --->   Operation 82 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i8 %Ex_V_3"   --->   Operation 83 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_V_3, i32 7"   --->   Operation 84 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i9 0, i9 %sext_ln1535"   --->   Operation 85 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sub_ln1512, i9 %sext_ln1535"   --->   Operation 86 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (1.55ns)   --->   "%icmp_ln300_1 = icmp_ne  i8 %din_exp_V, i8 255" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 87 'icmp' 'icmp_ln300_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%results_sign_V_3 = and i1 %select_ln1019, i1 %icmp_ln300_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 88 'and' 'results_sign_V_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln300_2 = icmp_eq  i8 %din_exp_V, i8 255" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 89 'icmp' 'icmp_ln300_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.48>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i9 %ush"   --->   Operation 90 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i29 %Mx_V"   --->   Operation 91 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%lshr_ln1488 = lshr i32 %zext_ln1488, i32 %sext_ln1512"   --->   Operation 92 'lshr' 'lshr_ln1488' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%shl_ln1454 = shl i32 %zext_ln1488, i32 %sext_ln1512"   --->   Operation 93 'shl' 'shl_ln1454' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (4.33ns) (out node of the LUT)   --->   "%select_ln1513 = select i1 %isNeg, i32 %lshr_ln1488, i32 %shl_ln1454"   --->   Operation 94 'select' 'select_ln1513' <Predicate = true> <Delay = 4.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln1513"   --->   Operation 95 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln1513, i32 22, i32 28"   --->   Operation 96 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln1513, i32 7, i32 21"   --->   Operation 97 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i15 %B_trunc"   --->   Operation 98 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 99 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 100 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 100 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 101 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_1"   --->   Operation 102 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_16"   --->   Operation 103 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K0_V_addr = getelementptr i30 %second_order_float_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 104 'getelementptr' 'second_order_float_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr"   --->   Operation 105 'load' 'second_order_float_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K1_V_addr = getelementptr i23 %second_order_float_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 106 'getelementptr' 'second_order_float_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr"   --->   Operation 107 'load' 'second_order_float_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K2_V_addr = getelementptr i15 %second_order_float_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 108 'getelementptr' 'second_order_float_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr"   --->   Operation 109 'load' 'second_order_float_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 4.47>
ST_13 : Operation 110 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 110 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%B_squared = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %r_V_2, i32 15, i32 29"   --->   Operation 111 'partselect' 'B_squared' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i15 %B_squared"   --->   Operation 112 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr"   --->   Operation 113 'load' 'second_order_float_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%t1_V = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %second_order_float_sin_cos_K0_V_load, i32 1, i32 29"   --->   Operation 114 'partselect' 't1_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr"   --->   Operation 115 'load' 'second_order_float_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_13 : Operation 116 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr"   --->   Operation 116 'load' 'second_order_float_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i15 %second_order_float_sin_cos_K2_V_load"   --->   Operation 117 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 118 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i22 %B"   --->   Operation 119 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i23 %second_order_float_sin_cos_K1_V_load"   --->   Operation 120 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (6.43ns)   --->   "%r_V_4 = mul i45 %sext_ln1273, i45 %zext_ln1271_1"   --->   Operation 121 'mul' 'r_V_4' <Predicate = true> <Delay = 6.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %r_V_4, i32 23, i32 44"   --->   Operation 122 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 123 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 124 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 124 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 4.31>
ST_16 : Operation 125 [1/1] (0.80ns)   --->   "%Mx_V_1 = select i1 %cos_basis, i29 536870911, i29 %Mx_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 125 'select' 'Mx_V_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 126 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 126 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %r_V_6, i32 16, i32 29"   --->   Operation 127 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i29 %t1_V"   --->   Operation 128 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i22 %rhs_1"   --->   Operation 129 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_1 = add i30 %sext_ln813, i30 %sext_ln813_1"   --->   Operation 130 'add' 'ret_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i14 %rhs_2"   --->   Operation 131 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i30 %ret_V_1, i30 %sext_ln1347"   --->   Operation 132 'add' 'ret_V_2' <Predicate = true> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i30 %ret_V_2"   --->   Operation 133 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i29 %Mx_V_1"   --->   Operation 134 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [2/2] (6.91ns)   --->   "%r_V_8 = mul i58 %sext_ln1270, i58 %zext_ln1273"   --->   Operation 135 'mul' 'r_V_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 136 [1/2] (6.91ns)   --->   "%r_V_8 = mul i58 %sext_ln1270, i58 %zext_ln1273"   --->   Operation 136 'mul' 'r_V_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%result_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r_V_8, i32 29, i32 57"   --->   Operation 137 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i58.i32.i32, i58 %r_V_8, i32 42, i32 57"   --->   Operation 138 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i58.i32.i32, i58 %r_V_8, i32 29, i32 41"   --->   Operation 139 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.08>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_3, i16 32768"   --->   Operation 140 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_4, i19 262144"   --->   Operation 141 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_s_26 = partselect i32 @llvm.part.select.i32, i32 %p_Result_6, i32 31, i32 0"   --->   Operation 142 'partselect' 'p_Result_s_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_s_26, i1 1"   --->   Operation 143 'cttz' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_32_1 = partselect i32 @llvm.part.select.i32, i32 %p_Result_7, i32 31, i32 0"   --->   Operation 144 'partselect' 'p_Result_32_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_6_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_32_1, i1 1"   --->   Operation 145 'cttz' 'tmp_6_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln329)   --->   "%Ex_V_4 = select i1 %cos_basis, i8 0, i8 %Ex_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 146 'select' 'Ex_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln329)   --->   "%sext_ln186 = sext i8 %Ex_V_4"   --->   Operation 147 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i29 %result_V"   --->   Operation 148 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (4.42ns)   --->   "%shl_ln1454_2 = shl i32 %zext_ln1488_1, i32 %tmp_6"   --->   Operation 149 'shl' 'shl_ln1454_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (2.47ns)   --->   "%icmp_ln321 = icmp_eq  i32 %tmp_6, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 150 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln319 = add i32 %tmp_6_1, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 151 'add' 'add_ln319' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%select_ln321 = select i1 %icmp_ln321, i32 %add_ln319, i32 %tmp_6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 152 'select' 'select_ln321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln329 = add i9 %sext_ln186, i9 127" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 153 'add' 'add_ln329' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln329 = sext i9 %add_ln329" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 154 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln329, i32 %select_ln321" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 155 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:335]   --->   Operation 156 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (2.46ns)   --->   "%icmp_ln1653 = icmp_eq  i29 %result_V, i29 0"   --->   Operation 157 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln335 = or i1 %tmp_11, i1 %icmp_ln1653" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:335]   --->   Operation 158 'or' 'or_ln335' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.41>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln404 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:404]   --->   Operation 159 'specmemcore' 'specmemcore_ln404' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i30 %second_order_float_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:16]   --->   Operation 160 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i23 %second_order_float_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:17]   --->   Operation 161 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i15 %second_order_float_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:18]   --->   Operation 162 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%trunc_ln1513 = trunc i32 %shl_ln1454_2"   --->   Operation 163 'trunc' 'trunc_ln1513' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%zext_ln1488_2 = zext i28 %trunc_ln1513"   --->   Operation 164 'zext' 'zext_ln1488_2' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%shl_ln1454_3 = shl i32 %zext_ln1488_2, i32 %tmp_6_1"   --->   Operation 165 'shl' 'shl_ln1454_3' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%tmp_9 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_3, i32 5, i32 27"   --->   Operation 166 'partselect' 'tmp_9' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_2, i32 5, i32 27"   --->   Operation 167 'partselect' 'tmp_5' <Predicate = (!icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%select_ln321_1 = select i1 %icmp_ln321, i23 %tmp_9, i23 %tmp_5" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 168 'select' 'select_ln321_1' <Predicate = (!or_ln335)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%empty = trunc i32 %newexp" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 169 'trunc' 'empty' <Predicate = (!icmp_ln300_2 & !or_ln335 & !and_ln1019)> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%out_exp_V = select i1 %or_ln335, i8 0, i8 %empty" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:335]   --->   Operation 170 'select' 'out_exp_V' <Predicate = (!icmp_ln300_2 & !and_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln288 = select i1 %do_cos_read, i8 127, i8 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:288]   --->   Operation 171 'select' 'select_ln288' <Predicate = (!icmp_ln300_2 & and_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln1019_1 = select i1 %and_ln1019, i8 %select_ln288, i8 %out_exp_V"   --->   Operation 172 'select' 'select_ln1019_1' <Predicate = (!icmp_ln300_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (1.24ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %icmp_ln300_2, i8 255, i8 %select_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 173 'select' 'results_exp_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_2 = select i1 %icmp_ln300_2, i23 8388607, i23 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 174 'select' 'select_ln300_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%or_ln300 = or i1 %icmp_ln300_2, i1 %and_ln1019" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 175 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln300_1 = select i1 %or_ln335, i23 0, i23 %select_ln321_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 176 'select' 'select_ln300_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i23 %select_ln300_2, i23 %select_ln300_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 177 'select' 'results_sig_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %results_sign_V_3, i8 %results_exp_V, i23 %results_sig_V"   --->   Operation 178 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln356 = bitcast i32 %p_Result_18" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 179 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i32 %bitcast_ln356" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 180 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.47ns
The critical path consists of the following:
	wire read operation ('t_in_read', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317) on port 't_in' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317) [8]  (0 ns)
	'add' operation ('add_ln214') [19]  (1.92 ns)
	'select' operation ('addr.V') [20]  (1.25 ns)
	'getelementptr' operation ('ref_4oPi_table_100_V_addr', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407) [23]  (0 ns)
	'load' operation ('table_100.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407) on array 'ref_4oPi_table_100_V' [24]  (2.3 ns)

 <State 2>: 7.07ns
The critical path consists of the following:
	'load' operation ('table_100.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407) on array 'ref_4oPi_table_100_V' [24]  (2.3 ns)
	'shl' operation ('r.V') [27]  (4.77 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [30]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [30]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [30]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [30]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [30]  (6.98 ns)

 <State 8>: 6.34ns
The critical path consists of the following:
	'select' operation ('k.V') [34]  (0.98 ns)
	'mux' operation ('tmp_s', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271) [61]  (2.3 ns)
	'select' operation ('cos_basis', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271) [63]  (0.993 ns)
	'select' operation ('results.sign.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271) [133]  (0 ns)
	'select' operation ('select_ln1019') [139]  (2.06 ns)

 <State 9>: 6.71ns
The critical path consists of the following:
	'add' operation ('Ex.V') [14]  (1.92 ns)
	'select' operation ('select_ln482', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482) [15]  (0 ns)
	'sub' operation ('Ex.V') [50]  (1.92 ns)
	'sub' operation ('sub_ln1512') [53]  (1.92 ns)
	'select' operation ('ush') [54]  (0.968 ns)

 <State 10>: 6.49ns
The critical path consists of the following:
	'shl' operation ('shl_ln1454') [58]  (0 ns)
	'select' operation ('select_ln1513') [59]  (4.34 ns)
	'mul' operation of DSP[71] ('r.V') [71]  (2.15 ns)

 <State 11>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[71] ('r.V') [71]  (2.15 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('second_order_float_sin_cos_K0_V_addr') [78]  (0 ns)
	'load' operation ('second_order_float_sin_cos_K0_V_load') on array 'second_order_float_sin_cos_K0_V' [79]  (2.32 ns)

 <State 13>: 4.47ns
The critical path consists of the following:
	'load' operation ('second_order_float_sin_cos_K2_V_load') on array 'second_order_float_sin_cos_K2_V' [88]  (2.32 ns)
	'mul' operation of DSP[90] ('r.V') [90]  (2.15 ns)

 <State 14>: 6.43ns
The critical path consists of the following:
	'mul' operation ('r.V') [85]  (6.43 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[90] ('r.V') [90]  (2.15 ns)

 <State 16>: 4.31ns
The critical path consists of the following:
	'mul' operation of DSP[90] ('r.V') [90]  (0 ns)
	'add' operation ('ret.V') [96]  (4.31 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [99]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [99]  (6.91 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'cttz' operation ('tmp_6_1') [108]  (0 ns)
	'add' operation ('add_ln319', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:319) [115]  (2.55 ns)
	'select' operation ('select_ln321', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:321) [118]  (0 ns)
	'sub' operation ('newexp', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329) [121]  (2.55 ns)
	'or' operation ('or_ln335', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:335) [124]  (0.978 ns)

 <State 20>: 5.41ns
The critical path consists of the following:
	'shl' operation ('shl_ln1454_3') [117]  (0 ns)
	'select' operation ('select_ln321_1', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:321) [127]  (0 ns)
	'select' operation ('select_ln300_1', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300) [147]  (4.42 ns)
	'select' operation ('results.sig.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300) [148]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
