<h1 id="code-generation-attributes">Code generation attributes</h1> <p>The following <a href="../attributes.html">attributes</a> are used for controlling code generation.</p> <h2 id="optimization-hints">Optimization hints</h2> <p>The <code>cold</code> and <code>inline</code> <a href="../attributes.html">attributes</a> give suggestions to generate code in a way that may be faster than what it would do without the hint. The attributes are only hints, and may be ignored.</p> <p>Both attributes can be used on <a href="../items/functions.html">functions</a>. When applied to a function in a <a href="../items/traits.html">trait</a>, they apply only to that function when used as a default function for a trait implementation and not to all trait implementations. The attributes have no effect on a trait function without a body.</p> <h3 id="the-inline-attribute">The <code id="">inline</code> attribute</h3> <p>The <em><code>inline</code> <a href="../attributes.html">attribute</a></em> suggests that a copy of the attributed function should be placed in the caller, rather than generating code to call the function where it is defined.</p> <blockquote> <p><em><strong>Note</strong></em>: The <code>rustc</code> compiler automatically inlines functions based on internal heuristics. Incorrectly inlining functions can make the program slower, so this attribute should be used with care.</p> </blockquote> <p>There are three ways to use the inline attribute:</p> <ul> <li>
<code>#[inline]</code> <em>suggests</em> performing an inline expansion.</li> <li>
<code>#[inline(always)]</code> <em>suggests</em> that an inline expansion should always be performed.</li> <li>
<code>#[inline(never)]</code> <em>suggests</em> that an inline expansion should never be performed.</li> </ul> <blockquote> <p><em><strong>Note</strong></em>: <code>#[inline]</code> in every form is a hint, with no <em>requirements</em> on the language to place a copy of the attributed function in the caller.</p> </blockquote> <h3 id="the-cold-attribute">The <code id="">cold</code> attribute</h3> <p>The <em><code>cold</code> <a href="../attributes.html">attribute</a></em> suggests that the attributed function is unlikely to be called.</p> <h2 id="the-no_builtins-attribute">The <code id="">no_builtins</code> attribute</h2> <p>The <em><code>no_builtins</code> <a href="../attributes.html">attribute</a></em> may be applied at the crate level to disable optimizing certain code patterns to invocations of library functions that are assumed to exist.</p> <h2 id="the-target_feature-attribute">The <code id="">target_feature</code> attribute</h2> <p>The <em><code>target_feature</code> <a href="../attributes.html">attribute</a></em> may be applied to a function to enable code generation of that function for specific platform architecture features. It uses the <a href="../attributes.html#meta-item-attribute-syntax"><em>MetaListNameValueStr</em></a> syntax with a single key of <code>enable</code> whose value is a string of comma-separated feature names to enable.</p> <pre data-language="rust">#![allow(unused)]
fn main() {
#[cfg(target_feature = "avx2")]
#[target_feature(enable = "avx2")]
unsafe fn foo_avx2() {}
}</pre> <p>Each <a href="../conditional-compilation.html#target_arch">target architecture</a> has a set of features that may be enabled. It is an error to specify a feature for a target architecture that the crate is not being compiled for.</p> <p>It is <a href="../behavior-considered-undefined.html">undefined behavior</a> to call a function that is compiled with a feature that is not supported on the current platform the code is running on, <em>except</em> if the platform explicitly documents this to be safe.</p> <p>Functions marked with <code>target_feature</code> are not inlined into a context that does not support the given features. The <code>#[inline(always)]</code> attribute may not be used with a <code>target_feature</code> attribute.</p> <h3 id="available-features">Available features</h3> <p>The following is a list of the available feature names.</p> <h4 id="x86-or-x86_64">
<code id="">x86</code> or <code>x86_64</code>
</h4> <p>Executing code with unsupported features is undefined behavior on this platform. Hence this platform requires that <code>#[target_feature]</code> is only applied to <a href="../unsafe-keyword.html"><code>unsafe</code> functions</a>.</p> <div class="table-wrapper">
<table>
<thead><tr>
<th>Feature</th>
<th>Implicitly Enables</th>
<th>Description</th>
</tr></thead>
<tbody> <tr>
<td><code>adx</code></td>
<td></td>
<td>
<a href="https://en.wikipedia.org/wiki/Intel_ADX">ADX</a> — Multi-Precision Add-Carry Instruction Extensions</td>
</tr> <tr>
<td><code>aes</code></td>
<td><code>sse2</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/AES_instruction_set">AES</a> — Advanced Encryption Standard</td>
</tr> <tr>
<td><code>avx</code></td>
<td><code>sse4.2</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions">AVX</a> — Advanced Vector Extensions</td>
</tr> <tr>
<td><code>avx2</code></td>
<td><code>avx</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions#AVX2">AVX2</a> — Advanced Vector Extensions 2</td>
</tr> <tr>
<td><code>bmi1</code></td>
<td></td>
<td>
<a href="https://en.wikipedia.org/wiki/Bit_Manipulation_Instruction_Sets">BMI1</a> — Bit Manipulation Instruction Sets</td>
</tr> <tr>
<td><code>bmi2</code></td>
<td></td>
<td>
<a href="https://en.wikipedia.org/wiki/Bit_Manipulation_Instruction_Sets#BMI2">BMI2</a> — Bit Manipulation Instruction Sets 2</td>
</tr> <tr>
<td><code>cmpxchg16b</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/cmpxchg8b:cmpxchg16b"><code>cmpxchg16b</code></a> - Compares and exchange 16 bytes (128 bits) of data atomically</td>
</tr> <tr>
<td><code>f16c</code></td>
<td><code>avx</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/F16C">F16C</a> — 16-bit floating point conversion instructions</td>
</tr> <tr>
<td><code>fma</code></td>
<td><code>avx</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/FMA_instruction_set">FMA3</a> — Three-operand fused multiply-add</td>
</tr> <tr>
<td><code>fxsr</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/fxsave"><code>fxsave</code></a> and <a href="https://www.felixcloutier.com/x86/fxrstor"><code>fxrstor</code></a> — Save and restore x87 FPU, MMX Technology, and SSE State</td>
</tr> <tr>
<td><code>lzcnt</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/lzcnt"><code>lzcnt</code></a> — Leading zeros count</td>
</tr> <tr>
<td><code>movbe</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/movbe"><code>movbe</code></a> - Move data after swapping bytes</td>
</tr> <tr>
<td><code>pclmulqdq</code></td>
<td><code>sse2</code></td>
<td>
<a href="https://www.felixcloutier.com/x86/pclmulqdq"><code>pclmulqdq</code></a> — Packed carry-less multiplication quadword</td>
</tr> <tr>
<td><code>popcnt</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/popcnt"><code>popcnt</code></a> — Count of bits set to 1</td>
</tr> <tr>
<td><code>rdrand</code></td>
<td></td>
<td>
<a href="https://en.wikipedia.org/wiki/RdRand"><code>rdrand</code></a> — Read random number</td>
</tr> <tr>
<td><code>rdseed</code></td>
<td></td>
<td>
<a href="https://en.wikipedia.org/wiki/RdRand"><code>rdseed</code></a> — Read random seed</td>
</tr> <tr>
<td><code>sha</code></td>
<td><code>sse2</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/Intel_SHA_extensions">SHA</a> — Secure Hash Algorithm</td>
</tr> <tr>
<td><code>sse</code></td>
<td></td>
<td>
<a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions">SSE</a> — Streaming <abbr title="Single Instruction Multiple Data">SIMD</abbr> Extensions</td>
</tr> <tr>
<td><code>sse2</code></td>
<td><code>sse</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/SSE2">SSE2</a> — Streaming SIMD Extensions 2</td>
</tr> <tr>
<td><code>sse3</code></td>
<td><code>sse2</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/SSE3">SSE3</a> — Streaming SIMD Extensions 3</td>
</tr> <tr>
<td><code>sse4.1</code></td>
<td><code>ssse3</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/SSE4#SSE4.1">SSE4.1</a> — Streaming SIMD Extensions 4.1</td>
</tr> <tr>
<td><code>sse4.2</code></td>
<td><code>sse4.1</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/SSE4#SSE4.2">SSE4.2</a> — Streaming SIMD Extensions 4.2</td>
</tr> <tr>
<td><code>ssse3</code></td>
<td><code>sse3</code></td>
<td>
<a href="https://en.wikipedia.org/wiki/SSSE3">SSSE3</a> — Supplemental Streaming SIMD Extensions 3</td>
</tr> <tr>
<td><code>xsave</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/xsave"><code>xsave</code></a> — Save processor extended states</td>
</tr> <tr>
<td><code>xsavec</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/xsavec"><code>xsavec</code></a> — Save processor extended states with compaction</td>
</tr> <tr>
<td><code>xsaveopt</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/xsaveopt"><code>xsaveopt</code></a> — Save processor extended states optimized</td>
</tr> <tr>
<td><code>xsaves</code></td>
<td></td>
<td>
<a href="https://www.felixcloutier.com/x86/xsaves"><code>xsaves</code></a> — Save processor extended states supervisor</td>
</tr> </tbody>
</table> </div> <h4 id="aarch64"><code id="">aarch64</code></h4> <p>This platform requires that <code>#[target_feature]</code> is only applied to <a href="../unsafe-keyword.html"><code>unsafe</code> functions</a>.</p> <p>Further documentation on these features can be found in the <a href="https://developer.arm.com/documentation/ddi0487/latest">ARM Architecture Reference Manual</a>, or elsewhere on <a href="https://developer.arm.com">developer.arm.com</a>.</p> <blockquote> <p><em><strong>Note</strong></em>: The following pairs of features should both be marked as enabled or disabled together if used:</p> <ul> <li>
<code>paca</code> and <code>pacg</code>, which LLVM currently implements as one feature.</li> </ul> </blockquote> <div class="table-wrapper">
<table>
<thead><tr>
<th>Feature</th>
<th>Implicitly Enables</th>
<th>Feature Name</th>
</tr></thead>
<tbody> <tr>
<td><code>aes</code></td>
<td><code>neon</code></td>
<td>FEAT_AES &amp; FEAT_PMULL - Advanced <abbr title="Single Instruction Multiple Data">SIMD</abbr> AES &amp; PMULL instructions</td>
</tr> <tr>
<td><code>bf16</code></td>
<td></td>
<td>FEAT_BF16 - BFloat16 instructions</td>
</tr> <tr>
<td><code>bti</code></td>
<td></td>
<td>FEAT_BTI - Branch Target Identification</td>
</tr> <tr>
<td><code>crc</code></td>
<td></td>
<td>FEAT_CRC - CRC32 checksum instructions</td>
</tr> <tr>
<td><code>dit</code></td>
<td></td>
<td>FEAT_DIT - Data Independent Timing instructions</td>
</tr> <tr>
<td><code>dotprod</code></td>
<td></td>
<td>FEAT_DotProd - Advanced SIMD Int8 dot product instructions</td>
</tr> <tr>
<td><code>dpb</code></td>
<td></td>
<td>FEAT_DPB - Data cache clean to point of persistence</td>
</tr> <tr>
<td><code>dpb2</code></td>
<td></td>
<td>FEAT_DPB2 - Data cache clean to point of deep persistence</td>
</tr> <tr>
<td><code>f32mm</code></td>
<td><code>sve</code></td>
<td>FEAT_F32MM - SVE single-precision FP matrix multiply instruction</td>
</tr> <tr>
<td><code>f64mm</code></td>
<td><code>sve</code></td>
<td>FEAT_F64MM - SVE double-precision FP matrix multiply instruction</td>
</tr> <tr>
<td><code>fcma</code></td>
<td><code>neon</code></td>
<td>FEAT_FCMA - Floating point complex number support</td>
</tr> <tr>
<td><code>fhm</code></td>
<td><code>fp16</code></td>
<td>FEAT_FHM - Half-precision FP FMLAL instructions</td>
</tr> <tr>
<td><code>flagm</code></td>
<td></td>
<td>FEAT_FlagM - Conditional flag manipulation</td>
</tr> <tr>
<td><code>fp16</code></td>
<td><code>neon</code></td>
<td>FEAT_FP16 - Half-precision FP data processing</td>
</tr> <tr>
<td><code>frintts</code></td>
<td></td>
<td>FEAT_FRINTTS - Floating-point to int helper instructions</td>
</tr> <tr>
<td><code>i8mm</code></td>
<td></td>
<td>FEAT_I8MM - Int8 Matrix Multiplication</td>
</tr> <tr>
<td><code>jsconv</code></td>
<td><code>neon</code></td>
<td>FEAT_JSCVT - JavaScript conversion instruction</td>
</tr> <tr>
<td><code>lse</code></td>
<td></td>
<td>FEAT_LSE - Large System Extension</td>
</tr> <tr>
<td><code>lor</code></td>
<td></td>
<td>FEAT_LOR - Limited Ordering Regions extension</td>
</tr> <tr>
<td><code>mte</code></td>
<td></td>
<td>FEAT_MTE &amp; FEAT_MTE2 - Memory Tagging Extension</td>
</tr> <tr>
<td><code>neon</code></td>
<td></td>
<td>FEAT_FP &amp; FEAT_AdvSIMD - Floating Point and Advanced SIMD extension</td>
</tr> <tr>
<td><code>pan</code></td>
<td></td>
<td>FEAT_PAN - Privileged Access-Never extension</td>
</tr> <tr>
<td><code>paca</code></td>
<td></td>
<td>FEAT_PAuth - Pointer Authentication (address authentication)</td>
</tr> <tr>
<td><code>pacg</code></td>
<td></td>
<td>FEAT_PAuth - Pointer Authentication (generic authentication)</td>
</tr> <tr>
<td><code>pmuv3</code></td>
<td></td>
<td>FEAT_PMUv3 - Performance Monitors extension (v3)</td>
</tr> <tr>
<td><code>rand</code></td>
<td></td>
<td>FEAT_RNG - Random Number Generator</td>
</tr> <tr>
<td><code>ras</code></td>
<td></td>
<td>FEAT_RAS &amp; FEAT_RASv1p1 - Reliability, Availability and Serviceability extension</td>
</tr> <tr>
<td><code>rcpc</code></td>
<td></td>
<td>FEAT_LRCPC - Release consistent Processor Consistent</td>
</tr> <tr>
<td><code>rcpc2</code></td>
<td><code>rcpc</code></td>
<td>FEAT_LRCPC2 - RcPc with immediate offsets</td>
</tr> <tr>
<td><code>rdm</code></td>
<td></td>
<td>FEAT_RDM - Rounding Double Multiply accumulate</td>
</tr> <tr>
<td><code>sb</code></td>
<td></td>
<td>FEAT_SB - Speculation Barrier</td>
</tr> <tr>
<td><code>sha2</code></td>
<td><code>neon</code></td>
<td>FEAT_SHA1 &amp; FEAT_SHA256 - Advanced SIMD SHA instructions</td>
</tr> <tr>
<td><code>sha3</code></td>
<td><code>sha2</code></td>
<td>FEAT_SHA512 &amp; FEAT_SHA3 - Advanced SIMD SHA instructions</td>
</tr> <tr>
<td><code>sm4</code></td>
<td><code>neon</code></td>
<td>FEAT_SM3 &amp; FEAT_SM4 - Advanced SIMD SM3/4 instructions</td>
</tr> <tr>
<td><code>spe</code></td>
<td></td>
<td>FEAT_SPE - Statistical Profiling Extension</td>
</tr> <tr>
<td><code>ssbs</code></td>
<td></td>
<td>FEAT_SSBS &amp; FEAT_SSBS2 - Speculative Store Bypass Safe</td>
</tr> <tr>
<td><code>sve</code></td>
<td><code>fp16</code></td>
<td>FEAT_SVE - Scalable Vector Extension</td>
</tr> <tr>
<td><code>sve2</code></td>
<td><code>sve</code></td>
<td>FEAT_SVE2 - Scalable Vector Extension 2</td>
</tr> <tr>
<td><code>sve2-aes</code></td>
<td>
<code>sve2</code>, <code>aes</code>
</td>
<td>FEAT_SVE_AES - SVE AES instructions</td>
</tr> <tr>
<td><code>sve2-sm4</code></td>
<td>
<code>sve2</code>, <code>sm4</code>
</td>
<td>FEAT_SVE_SM4 - SVE SM4 instructions</td>
</tr> <tr>
<td><code>sve2-sha3</code></td>
<td>
<code>sve2</code>, <code>sha3</code>
</td>
<td>FEAT_SVE_SHA3 - SVE SHA3 instructions</td>
</tr> <tr>
<td><code>sve2-bitperm</code></td>
<td><code>sve2</code></td>
<td>FEAT_SVE_BitPerm - SVE Bit Permute</td>
</tr> <tr>
<td><code>tme</code></td>
<td></td>
<td>FEAT_TME - Transactional Memory Extension</td>
</tr> <tr>
<td><code>vh</code></td>
<td></td>
<td>FEAT_VHE - Virtualization Host Extensions</td>
</tr> </tbody>
</table> </div> <h4 id="riscv32-or-riscv64">
<code id="">riscv32</code> or <code>riscv64</code>
</h4> <p>This platform requires that <code>#[target_feature]</code> is only applied to <a href="../unsafe-keyword.html"><code>unsafe</code> functions</a>.</p> <p>Further documentation on these features can be found in their respective specification. Many specifications are described in the <a href="https://github.com/riscv/riscv-isa-manual">RISC-V ISA Manual</a> or in another manual hosted on the <a href="https://github.com/riscv">RISC-V GitHub Account</a>.</p> <div class="table-wrapper">
<table>
<thead><tr>
<th>Feature</th>
<th>Implicitly Enables</th>
<th>Description</th>
</tr></thead>
<tbody> <tr>
<td><code>a</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-isa-manual/blob/de46343a245c6ee1f7b1a40c92fe1a86bd4f4978/src/a-st-ext.adoc">A</a> — Atomic instructions</td>
</tr> <tr>
<td><code>c</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-isa-manual/blob/de46343a245c6ee1f7b1a40c92fe1a86bd4f4978/src/c-st-ext.adoc">C</a> — Compressed instructions</td>
</tr> <tr>
<td><code>m</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-isa-manual/blob/de46343a245c6ee1f7b1a40c92fe1a86bd4f4978/src/m-st-ext.adoc">M</a> — Integer Multiplication and Division instructions</td>
</tr> <tr>
<td><code>zb</code></td>
<td>
<code>zba</code>, <code>zbc</code>, <code>zbs</code>
</td>
<td>
<a href="https://github.com/riscv/riscv-bitmanip">Zb</a> — Bit Manipulation instructions</td>
</tr> <tr>
<td><code>zba</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-bitmanip/blob/main/bitmanip/zba.adoc">Zba</a> — Address Generation instructions</td>
</tr> <tr>
<td><code>zbb</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-bitmanip/blob/main/bitmanip/zbb.adoc">Zbb</a> — Basic bit-manipulation</td>
</tr> <tr>
<td><code>zbc</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-bitmanip/blob/main/bitmanip/zbc.adoc">Zbc</a> — Carry-less multiplication</td>
</tr> <tr>
<td><code>zbkb</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-bitmanip/blob/main/bitmanip/zbkb.adoc">Zbkb</a> — Bit Manipulation Instructions for Cryptography</td>
</tr> <tr>
<td><code>zbkc</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-bitmanip/blob/main/bitmanip/zbc.adoc">Zbkc</a> — Carry-less multiplication for Cryptography</td>
</tr> <tr>
<td><code>zbkx</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-bitmanip/blob/main/bitmanip/zbkx.adoc">Zbkx</a> — Crossbar permutations</td>
</tr> <tr>
<td><code>zbs</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-bitmanip/blob/main/bitmanip/zbs.adoc">Zbs</a> — Single-bit instructions</td>
</tr> <tr>
<td><code>zk</code></td>
<td>
<code>zkn</code>, <code>zkr</code>, <code>zks</code>, <code>zkt</code>, <code>zbkb</code>, <code>zbkc</code>, <code>zkbx</code>
</td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zk.adoc">Zk</a> — Scalar Cryptography</td>
</tr> <tr>
<td><code>zkn</code></td>
<td>
<code>zknd</code>, <code>zkne</code>, <code>zknh</code>, <code>zbkb</code>, <code>zbkc</code>, <code>zkbx</code>
</td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zkn.adoc">Zkn</a> — NIST Algorithm suite extension</td>
</tr> <tr>
<td><code>zknd</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zknd.adoc">Zknd</a> — NIST Suite: AES Decryption</td>
</tr> <tr>
<td><code>zkne</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zkne.adoc">Zkne</a> — NIST Suite: AES Encryption</td>
</tr> <tr>
<td><code>zknh</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zknh.adoc">Zknh</a> — NIST Suite: Hash Function Instructions</td>
</tr> <tr>
<td><code>zkr</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zkr.adoc">Zkr</a> — Entropy Source Extension</td>
</tr> <tr>
<td><code>zks</code></td>
<td>
<code>zksed</code>, <code>zksh</code>, <code>zbkb</code>, <code>zbkc</code>, <code>zkbx</code>
</td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zks.adoc">Zks</a> — ShangMi Algorithm Suite</td>
</tr> <tr>
<td><code>zksed</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zksed.adoc">Zksed</a> — ShangMi Suite: SM4 Block Cipher Instructions</td>
</tr> <tr>
<td><code>zksh</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zksh.adoc">Zksh</a> — ShangMi Suite: SM3 Hash Function Instructions</td>
</tr> <tr>
<td><code>zkt</code></td>
<td></td>
<td>
<a href="https://github.com/riscv/riscv-crypto/blob/e2dd7d98b7f34d477e38cb5fd7a3af4379525189/doc/scalar/riscv-crypto-scalar-zkt.adoc">Zkt</a> — Data Independent Execution Latency Subset</td>
</tr> </tbody>
</table> </div> <h4 id="wasm32-or-wasm64">
<code id="">wasm32</code> or <code>wasm64</code>
</h4> <p><code>#[target_feature]</code> may be used with both safe and <a href="../unsafe-keyword.html"><code>unsafe</code> functions</a> on Wasm platforms. It is impossible to cause undefined behavior via the <code>#[target_feature]</code> attribute because attempting to use instructions unsupported by the Wasm engine will fail at load time without the risk of being interpreted in a way different from what the compiler expected.</p> <div class="table-wrapper">
<table>
<thead><tr>
<th>Feature</th>
<th>Description</th>
</tr></thead>
<tbody> <tr>
<td><code>bulk-memory</code></td>
<td><a href="https://github.com/WebAssembly/bulk-memory-operations">WebAssembly bulk memory operations proposal</a></td>
</tr> <tr>
<td><code>extended-const</code></td>
<td><a href="https://github.com/WebAssembly/extended-const">WebAssembly extended const expressions proposal</a></td>
</tr> <tr>
<td><code>mutable-globals</code></td>
<td><a href="https://github.com/WebAssembly/mutable-global">WebAssembly mutable global proposal</a></td>
</tr> <tr>
<td><code>nontrapping-fptoint</code></td>
<td><a href="https://github.com/WebAssembly/nontrapping-float-to-int-conversions">WebAssembly non-trapping float-to-int conversion proposal</a></td>
</tr> <tr>
<td><code>sign-ext</code></td>
<td><a href="https://github.com/WebAssembly/sign-extension-ops">WebAssembly sign extension operators Proposal</a></td>
</tr> <tr>
<td><code>simd128</code></td>
<td><a href="https://github.com/webassembly/simd">WebAssembly simd proposal</a></td>
</tr> </tbody>
</table> </div> <h3 id="additional-information">Additional information</h3> <p>See the <a href="../conditional-compilation.html#target_feature"><code>target_feature</code> conditional compilation option</a> for selectively enabling or disabling compilation of code based on compile-time settings. Note that this option is not affected by the <code>target_feature</code> attribute, and is only driven by the features enabled for the entire crate.</p> <p>See the <a href="../../std/arch/macro.is_x86_feature_detected.html"><code>is_x86_feature_detected</code></a> or <a href="../../std/arch/macro.is_aarch64_feature_detected.html"><code>is_aarch64_feature_detected</code></a> macros in the standard library for runtime feature detection on these platforms.</p> <blockquote> <p>Note: <code>rustc</code> has a default set of features enabled for each target and CPU. The CPU may be chosen with the <a href="https://doc.rust-lang.org/rustc/codegen-options/index.html#target-cpu"><code>-C target-cpu</code></a> flag. Individual features may be enabled or disabled for an entire crate with the <a href="https://doc.rust-lang.org/rustc/codegen-options/index.html#target-feature"><code>-C target-feature</code></a> flag.</p> </blockquote> <h2 id="the-track_caller-attribute">The <code id="">track_caller</code> attribute</h2> <p>The <code>track_caller</code> attribute may be applied to any function with <a href="../items/external-blocks.html#abi"><code>"Rust"</code> ABI</a> with the exception of the entry point <code>fn main</code>. When applied to functions and methods in trait declarations, the attribute applies to all implementations. If the trait provides a default implementation with the attribute, then the attribute also applies to override implementations.</p> <p>When applied to a function in an <code>extern</code> block the attribute must also be applied to any linked implementations, otherwise undefined behavior results. When applied to a function which is made available to an <code>extern</code> block, the declaration in the <code>extern</code> block must also have the attribute, otherwise undefined behavior results.</p> <h3 id="behavior">Behavior</h3> <p>Applying the attribute to a function <code>f</code> allows code within <code>f</code> to get a hint of the <a href="https://doc.rust-lang.org/core/panic/struct.Location.html"><code>Location</code></a> of the "topmost" tracked call that led to <code>f</code>'s invocation. At the point of observation, an implementation behaves as if it walks up the stack from <code>f</code>'s frame to find the nearest frame of an <em>unattributed</em> function <code>outer</code>, and it returns the <a href="https://doc.rust-lang.org/core/panic/struct.Location.html"><code>Location</code></a> of the tracked call in <code>outer</code>.</p> <pre data-language="rust">#![allow(unused)]
fn main() {
#[track_caller]
fn f() {
    println!("{}", std::panic::Location::caller());
}
}</pre> <blockquote> <p>Note: <code>core</code> provides <a href="https://doc.rust-lang.org/core/panic/struct.Location.html#method.caller"><code>core::panic::Location::caller</code></a> for observing caller locations. It wraps the <a href="https://doc.rust-lang.org/core/intrinsics/fn.caller_location.html"><code>core::intrinsics::caller_location</code></a> intrinsic implemented by <code>rustc</code>.</p> </blockquote> <blockquote> <p>Note: because the resulting <code>Location</code> is a hint, an implementation may halt its walk up the stack early. See <a href="#limitations">Limitations</a> for important caveats.</p> </blockquote> <h4 id="examples">Examples</h4> <p>When <code>f</code> is called directly by <code>calls_f</code>, code in <code>f</code> observes its callsite within <code>calls_f</code>:</p> <pre data-language="rust">#![allow(unused)]
fn main() {
#[track_caller]
fn f() {
    println!("{}", std::panic::Location::caller());
}
fn calls_f() {
    f(); // &lt;-- f() prints this location
}
}</pre> <p>When <code>f</code> is called by another attributed function <code>g</code> which is in turn called by <code>calls_g</code>, code in both <code>f</code> and <code>g</code> observes <code>g</code>'s callsite within <code>calls_g</code>:</p> <pre data-language="rust">#![allow(unused)]
fn main() {
#[track_caller]
fn f() {
    println!("{}", std::panic::Location::caller());
}
#[track_caller]
fn g() {
    println!("{}", std::panic::Location::caller());
    f();
}

fn calls_g() {
    g(); // &lt;-- g() prints this location twice, once itself and once from f()
}
}</pre> <p>When <code>g</code> is called by another attributed function <code>h</code> which is in turn called by <code>calls_h</code>, all code in <code>f</code>, <code>g</code>, and <code>h</code> observes <code>h</code>'s callsite within <code>calls_h</code>:</p> <pre data-language="rust">#![allow(unused)]
fn main() {
#[track_caller]
fn f() {
    println!("{}", std::panic::Location::caller());
}
#[track_caller]
fn g() {
    println!("{}", std::panic::Location::caller());
    f();
}
#[track_caller]
fn h() {
    println!("{}", std::panic::Location::caller());
    g();
}

fn calls_h() {
    h(); // &lt;-- prints this location three times, once itself, once from g(), once from f()
}
}</pre> <p>And so on.</p> <h3 id="limitations">Limitations</h3> <p>This information is a hint and implementations are not required to preserve it.</p> <p>In particular, coercing a function with <code>#[track_caller]</code> to a function pointer creates a shim which appears to observers to have been called at the attributed function's definition site, losing actual caller information across virtual calls. A common example of this coercion is the creation of a trait object whose methods are attributed.</p> <blockquote> <p>Note: The aforementioned shim for function pointers is necessary because <code>rustc</code> implements <code>track_caller</code> in a codegen context by appending an implicit parameter to the function ABI, but this would be unsound for an indirect call because the parameter is not a part of the function's type and a given function pointer type may or may not refer to a function with the attribute. The creation of a shim hides the implicit parameter from callers of the function pointer, preserving soundness.</p> </blockquote> <h2 id="the-instruction_set-attribute">The <code id="">instruction_set</code> attribute</h2> <p>The <em><code>instruction_set</code> <a href="../attributes.html">attribute</a></em> may be applied to a function to control which instruction set the function will be generated for. This allows mixing more than one instruction set in a single program on CPU architectures that support it. It uses the <a href="../attributes.html#meta-item-attribute-syntax"><em>MetaListPath</em></a> syntax, and a path comprised of the architecture family name and instruction set name.</p> <p>It is a compilation error to use the <code>instruction_set</code> attribute on a target that does not support it.</p> <h3 id="on-arm">On ARM</h3> <p>For the <code>ARMv4T</code> and <code>ARMv5te</code> architectures, the following are supported:</p> <ul> <li>
<code>arm::a32</code> - Generate the function as A32 "ARM" code.</li> <li>
<code>arm::t32</code> - Generate the function as T32 "Thumb" code.</li> </ul>  <pre data-language="rust">#[instruction_set(arm::a32)]
fn foo_arm_code() {}

#[instruction_set(arm::t32)]
fn bar_thumb_code() {}</pre> <p>Using the <code>instruction_set</code> attribute has the following effects:</p> <ul> <li>If the address of the function is taken as a function pointer, the low bit of the address will be set to 0 (arm) or 1 (thumb) depending on the instruction set.</li> <li>Any inline assembly in the function must use the specified instruction set instead of the target default.</li> </ul><div class="_attribution">
  <p class="_attribution-p">
    &copy; 2010 The Rust Project Developers<br>Licensed under the Apache License, Version 2.0 or the MIT license, at your option.<br>
    <a href="https://doc.rust-lang.org/reference/attributes/codegen.html" class="_attribution-link">https://doc.rust-lang.org/reference/attributes/codegen.html</a>
  </p>
</div>
