Release 7.1.02i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "sram_512kx8_flash_2mx8_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc3s100etq144-4
Output File Name                   : "../implementation/sram_512kx8_flash_2mx8_wrapper/sram_512kx8_flash_2mx8_wrapper.ngc"

---- Source Options
Top Module Name                    : sram_512kx8_flash_2mx8_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/sram_512kx8_flash_2mx8_wrapper}

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_a/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif_control_wr.vhd" in Library opb_ipif_v2_00_a.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library opb_ipif_v2_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library opb_ipif_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library opb_ipif_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library opb_ipif_v2_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library opb_ipif_v2_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif_reset.vhd" in Library opb_ipif_v2_00_a.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd" in Library proc_common_v1_00_b.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v1_00_b.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ip2bus_dmux.vhd" in Library opb_ipif_v2_00_a.
Entity <ip2bus_dmux> compiled.
Entity <ip2bus_dmux> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ip2bus_srmux.vhd" in Library opb_ipif_v2_00_a.
Entity <ip2bus_srmux> compiled.
Entity <ip2bus_srmux> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/addr_load_and_incr.vhd" in Library opb_ipif_v2_00_a.
Entity <addr_load_and_incr> compiled.
Entity <addr_load_and_incr> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/mst_module.vhd" in Library opb_ipif_v2_00_a.
Entity <mst_module> compiled.
Entity <mst_module> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/dma_sg_pkg.vhd" in Library opb_ipif_v2_00_a.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/dma_sg_cmp.vhd" in Library opb_ipif_v2_00_a.
Package <dma_sg_cmp> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" in Library opb_ipif_v2_00_a.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/address_decoder.vhd" in Library opb_ipif_v2_00_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ip2bus_srmux_blk.vhd" in Library opb_ipif_v2_00_a.
Entity <ip2bus_srmux_blk> compiled.
Entity <ip2bus_srmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/bus2ip_amux.vhd" in Library opb_ipif_v2_00_a.
Entity <bus2ip_amux> compiled.
Entity <bus2ip_amux> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ip2bus_dmux_blk.vhd" in Library opb_ipif_v2_00_a.
Entity <ip2bus_dmux_blk> compiled.
Entity <ip2bus_dmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/slave_attachment.vhd" in Library opb_ipif_v2_00_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_a/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/reset_control.vhd" in Library opb_ipif_v2_00_a.
Entity <reset_control> compiled.
Entity <reset_control> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_a/hdl/vhdl/interrupt_control.vhd" in Library ipif_common_v1_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library opb_ipif_v2_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library opb_ipif_v2_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/dma_sg.vhd" in Library opb_ipif_v2_00_a.
Entity <dma_sg> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/io_registers.vhd" in Library emc_common_v1_10_b.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/wait_states.vhd" in Library emc_common_v1_10_b.
Entity <Wait_States> compiled.
Entity <Wait_States> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/mem_state_machine.vhd" in Library emc_common_v1_10_b.
Entity <Mem_State_Machine> compiled.
Entity <Mem_State_Machine> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" in Library emc_common_v1_10_b.
Entity <data_path> compiled.
Entity <data_path> (Architecture <imp>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/select_param.vhd" in Library emc_common_v1_10_b.
Entity <select_param> compiled.
Entity <select_param> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/addr_counter_mux.vhd" in Library emc_common_v1_10_b.
Entity <addr_counter_mux> compiled.
Entity <addr_counter_mux> (Architecture <imp>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" in Library opb_ipif_v2_00_a.
Entity <ipif> compiled.
Entity <ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ctrl_reg.vhd" in Library opb_ipif_v2_00_a.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/dma_sg_sim.vhd" in Library opb_ipif_v2_00_a.
Entity <dma_sg> (Architecture <sim>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v2_00_a.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/emc.vhd" in Library emc_common_v1_10_b.
Entity <EMC> compiled.
Entity <EMC> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" in Library opb_emc_v1_10_b.
Entity <opb_emc> compiled.
Entity <opb_emc> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/temp/rufino/flashwriter/synthesis/../hdl/sram_512kx8_flash_2mx8_wrapper.vhd" in Library work.
Entity <sram_512kx8_flash_2mx8_wrapper> compiled.
Entity <sram_512kx8_flash_2mx8_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_512kx8_flash_2mx8_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  opb_emc_v1_10_b" for unit <sram_512kx8_flash_2mx8_wrapper>.
Instantiating component <opb_emc> from Library <opb_emc_v1_10_b>.
Entity <sram_512kx8_flash_2mx8_wrapper> analyzed. Unit <sram_512kx8_flash_2mx8_wrapper> generated.

Analyzing generic Entity <opb_emc> (Architecture <implementation>).
	C_NUM_BANKS_MEM = 1
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_BASEADDR = <u>11111111111111111111111111111111
	C_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM0_BASEADDR = <u>00100000010000000000000000000000
	C_MEM0_HIGHADDR = <u>00100000011111111111111111111111
	C_MEM1_BASEADDR = <u>11111111111111111111111111111111
	C_MEM1_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM2_BASEADDR = <u>11111111111111111111111111111111
	C_MEM2_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM3_BASEADDR = <u>11111111111111111111111111111111
	C_MEM3_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM4_BASEADDR = <u>11111111111111111111111111111111
	C_MEM4_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM5_BASEADDR = <u>11111111111111111111111111111111
	C_MEM5_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM6_BASEADDR = <u>11111111111111111111111111111111
	C_MEM6_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM7_BASEADDR = <u>11111111111111111111111111111111
	C_MEM7_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM0_WIDTH = 8
	C_MEM1_WIDTH = 32
	C_MEM2_WIDTH = 32
	C_MEM3_WIDTH = 32
	C_MEM4_WIDTH = 32
	C_MEM5_WIDTH = 32
	C_MEM6_WIDTH = 32
	C_MEM7_WIDTH = 32
	C_MAX_MEM_WIDTH = 8
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_4 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_5 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_6 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_7 = 1
	C_SYNCH_MEM_0 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_0 = 120000
	C_WRITE_ADDR_TO_OUT_SLOW_PS_0 = 55000
	C_WRITE_MIN_PULSE_WIDTH_PS_0 = 75000
	C_READ_ADDR_TO_OUT_FAST_PS_0 = 25000
	C_WRITE_ADDR_TO_OUT_FAST_PS_0 = 75000
	C_READ_RECOVERY_BEFORE_WRITE_PS_0 = 15000
	C_WRITE_RECOVERY_BEFORE_READ_PS_0 = 35000
	C_SYNCH_MEM_1 = 0
	C_SYNCH_PIPEDELAY_1 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_1 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_1 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_1 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_1 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_1 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_1 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_PIPEDELAY_2 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_2 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_2 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_2 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_2 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_2 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_2 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_3 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_3 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_3 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_3 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_3 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_3 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_3 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_3 = 0
	C_SYNCH_MEM_4 = 0
	C_SYNCH_PIPEDELAY_4 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_4 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_4 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_4 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_4 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_4 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_4 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_4 = 0
	C_SYNCH_MEM_5 = 0
	C_SYNCH_PIPEDELAY_5 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_5 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_5 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_5 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_5 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_5 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_5 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_5 = 0
	C_SYNCH_MEM_6 = 0
	C_SYNCH_PIPEDELAY_6 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_6 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_6 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_6 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_6 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_6 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_6 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_6 = 0
	C_SYNCH_MEM_7 = 0
	C_SYNCH_PIPEDELAY_7 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_7 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_7 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_7 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_7 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_7 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_7 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_7 = 0
	C_OPB_DWIDTH = 32
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 20000
	C_DEV_BLK_ID = 1
	C_DEV_MIR_ENABLE = 1
Instantiating component <opb_ipif> from Library <opb_ipif_v2_00_a>.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Mn_ABus' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Bus2IP_MstWrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Bus2IP_MstRdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Bus2IP_MstRetry' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Bus2IP_MstError' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Bus2IP_MstTimeOut' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Bus2IP_MstLastAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Mn_request' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Mn_busLock' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Mn_select' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Mn_RNW' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Mn_BE' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Mn_seqAddr' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Bus2IP_DMA_Ack' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd" line 1213: Unconnected output port 'IP2INTC_Irpt' of component 'opb_ipif'.
Instantiating component <emc> from Library <emc_common_v1_10_b>.
Entity <opb_emc> analyzed. Unit <opb_emc> generated.

Analyzing generic Entity <opb_ipif> (Architecture <implementation>).
	C_ARD_ID_ARRAY = (120, 121, 122, 123, 124, 125, 126, 127, 128, 2)
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111)
	C_ARD_DWIDTH_ARRAY = (32, 8, 8, 8, 8, 8, 8, 8, 8, 32)
	C_ARD_NUM_CE_ARRAY = (8, 1, 1, 1, 1, 1, 1, 1, 1, 1)
	C_DEV_BLK_ID = 1
	C_DEV_MIR_ENABLE = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 0
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_IP_INTR_MODE_ARRAY = (0, 0)
	C_IP_MASTER_PRESENT = 0
	C_DMA_CHAN_TYPE_ARRAY = (2, 3)
	C_DMA_LENGTH_WIDTH_ARRAY = (11, 11)
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000000000000000000000000000000)
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000000000000000000000000000000)
	C_DMA_INTR_COALESCE_ARRAY = (0, 0)
	C_DMA_ALLOW_BURST = 1
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 20000
	C_IPIF_DWIDTH = 32
	C_FAMILY = "virtex2"
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <ipif> (Architecture <implementation>).
	C_ARD_ID_ARRAY = (120, 121, 122, 123, 124, 125, 126, 127, 128, 2)
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111)
	C_ARD_DWIDTH_ARRAY = (32, 8, 8, 8, 8, 8, 8, 8, 8, 32)
	C_ARD_NUM_CE_ARRAY = (8, 1, 1, 1, 1, 1, 1, 1, 1, 1)
	C_DEV_BLK_ID = 1
	C_DEV_MIR_ENABLE = <u>1
	C_DEV_BURST_ENABLE = <u>0
	C_DEV_MAX_BURST_SIZE = 0
	C_INCLUDE_DEV_ISC = <u>0
	C_INCLUDE_DEV_PENCODER = <u>0
	C_IP_INTR_MODE_ARRAY = (0, 0)
	C_IP_MASTER_PRESENT = <u>0
	C_DMA_CHAN_TYPE_ARRAY = (2, 3)
	C_DMA_LENGTH_WIDTH_ARRAY = (11, 11)
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000000000000000000000000000000)
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000000000000000000000000000000)
	C_DMA_INTR_COALESCE_ARRAY = (0, 0)
	C_DMA_ALLOW_BURST = <u>1
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 20000
	C_IPIF_DWIDTH = 32
	C_FAMILY = "virtex2"
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:821 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 634: Loop body will iterate zero times
WARNING:Xst:753 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 1497: Unconnected output port 'Addr_Match' of component 'address_decoder'.
WARNING:Xst:752 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd" line 1606: Unconnected input port 'MA2SA_Retry' of component 'slave_attachment' is tied to default value.
Instantiating component <IPIF_Steer> from Library <ipif_common_v1_00_a>.
Entity <ipif> analyzed. Unit <ipif> generated.

Analyzing generic Entity <address_decoder> (Architecture <imp>).
	C_BUS_AWIDTH = 32
	C_USE_REG_OUTPUTS = <u>1
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000000100000010000000000000000000000, <u>0000000000000000000000000000000000100000011111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111, <u>0000000000000000000000000000000011111111111111111111111111111111)
	C_ARD_DWIDTH_ARRAY = (32, 8, 8, 8, 8, 8, 8, 8, 8, 32)
	C_ARD_NUM_CE_ARRAY = (8, 1, 1, 1, 1, 1, 1, 1, 1, 1)
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <or_gate> from Library <proc_common_v1_00_b>.
Instantiating component <or_gate> from Library <proc_common_v1_00_b>.
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing generic Entity <pselect> (Architecture <imp>).
	C_AB = 32
	C_AW = 32
	C_BAR = <u>11111111111111111111111111111111
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <pselect.0> (Architecture <imp>).
	C_AB = 10
	C_AW = 32
	C_BAR = <u>00100000010000000000000000000000
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect.0> analyzed. Unit <pselect.0> generated.

Analyzing generic Entity <or_gate> (Architecture <imp>).
	C_OR_WIDTH = 10
	C_BUS_WIDTH = 3
	C_USE_LUT_OR = <u>1
Entity <or_gate> analyzed. Unit <or_gate> generated.

Analyzing generic Entity <or_gate.1> (Architecture <imp>).
	C_OR_WIDTH = 10
	C_BUS_WIDTH = 1
	C_USE_LUT_OR = <u>1
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing Entity <ip2bus_srmux_blk> (Architecture <implementation>).
Entity <ip2bus_srmux_blk> analyzed. Unit <ip2bus_srmux_blk> generated.

Analyzing Entity <ip2bus_srmux> (Architecture <implementation>).
Entity <ip2bus_srmux> analyzed. Unit <ip2bus_srmux> generated.

Analyzing generic Entity <bus2ip_amux> (Architecture <implementation>).
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
Entity <bus2ip_amux> analyzed. Unit <bus2ip_amux> generated.

Analyzing generic Entity <ip2bus_dmux_blk> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux_blk> analyzed. Unit <ip2bus_dmux_blk> generated.

Analyzing generic Entity <ip2bus_dmux> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux> analyzed. Unit <ip2bus_dmux> generated.

Analyzing generic Entity <slave_attachment> (Architecture <implementation>).
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_DEV_ADDR_DECODE_WIDTH = 0
	C_DEV_BASEADDR = <u>11111111111111111111111111111111
	C_DEV_BURST_ENABLE = <u>0
	C_DEV_IS_SLAVE_ONLY = <u>1
	C_MA2SA_NUM_WIDTH = 4
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
Entity <slave_attachment> analyzed. Unit <slave_attachment> generated.

Analyzing generic Entity <pselect.2> (Architecture <imp>).
	C_AB = 0
	C_AW = 32
	C_BAR = <u>11111111111111111111111111111111
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <IPIF_Steer> (Architecture <imp>).
	C_DWIDTH = 32
	C_SMALLEST = 8
	C_AWIDTH = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <reset_control> (Architecture <implementation>).
	C_IPIF_MIR_ENABLE = <u>1
	C_IPIF_TYPE = 1
	C_IPIF_BLK_ID = 1
	C_IPIF_REVISION = 0
	C_IPIF_MINOR_VERSION = 0
	C_IPIF_MAJOR_VERSION = 2
	C_OPB_DBUS_WIDTH = 32
Entity <reset_control> analyzed. Unit <reset_control> generated.

Analyzing generic Entity <ipif_reset> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
	C_IPIF_MIR_ENABLE = <u>1
	C_IPIF_TYPE = 1
	C_IPIF_BLK_ID = 1
	C_IPIF_REVISION = 0
	C_IPIF_MINOR_VERSION = 0
	C_IPIF_MAJOR_VERSION = 2
Entity <ipif_reset> analyzed. Unit <ipif_reset> generated.

Analyzing generic Entity <emc> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_INCLUDE_BURST = 0
	C_IPIF_DWIDTH = 32
	C_IPIF_AWIDTH = 32
	C_MEM0_WIDTH = 8
	C_MEM1_WIDTH = 32
	C_MEM2_WIDTH = 32
	C_MEM3_WIDTH = 32
	C_MEM4_WIDTH = 32
	C_MEM5_WIDTH = 32
	C_MEM6_WIDTH = 32
	C_MEM7_WIDTH = 32
	C_MAX_MEM_WIDTH = 8
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_4 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_5 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_6 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_7 = 1
	C_BUS_CLOCK_PERIOD_PS = 20000
	C_SYNCH_MEM_0 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_0 = 120000
	C_WRITE_ADDR_TO_OUT_SLOW_PS_0 = 55000
	C_WRITE_MIN_PULSE_WIDTH_PS_0 = 75000
	C_READ_ADDR_TO_OUT_FAST_PS_0 = 25000
	C_WRITE_ADDR_TO_OUT_FAST_PS_0 = 75000
	C_READ_RECOVERY_BEFORE_WRITE_PS_0 = 15000
	C_WRITE_RECOVERY_BEFORE_READ_PS_0 = 35000
	C_SYNCH_MEM_1 = 0
	C_SYNCH_PIPEDELAY_1 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_1 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_1 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_1 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_1 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_1 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_1 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_PIPEDELAY_2 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_2 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_2 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_2 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_2 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_2 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_2 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_3 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_3 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_3 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_3 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_3 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_3 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_3 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_3 = 0
	C_SYNCH_MEM_4 = 0
	C_SYNCH_PIPEDELAY_4 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_4 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_4 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_4 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_4 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_4 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_4 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_4 = 0
	C_SYNCH_MEM_5 = 0
	C_SYNCH_PIPEDELAY_5 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_5 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_5 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_5 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_5 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_5 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_5 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_5 = 0
	C_SYNCH_MEM_6 = 0
	C_SYNCH_PIPEDELAY_6 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_6 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_6 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_6 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_6 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_6 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_6 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_6 = 0
	C_SYNCH_MEM_7 = 0
	C_SYNCH_PIPEDELAY_7 = 2
	C_READ_ADDR_TO_OUT_SLOW_PS_7 = 0
	C_WRITE_ADDR_TO_OUT_SLOW_PS_7 = 0
	C_WRITE_MIN_PULSE_WIDTH_PS_7 = 0
	C_READ_ADDR_TO_OUT_FAST_PS_7 = 0
	C_WRITE_ADDR_TO_OUT_FAST_PS_7 = 0
	C_READ_RECOVERY_BEFORE_WRITE_PS_7 = 0
	C_WRITE_RECOVERY_BEFORE_READ_PS_7 = 0
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <mux_onehot> from Library <proc_common_v1_00_b>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/emc.vhd" line 1304: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/emc.vhd" line 1312: Generating a Black Box for component <FDRE>.
Entity <emc> analyzed. Unit <emc> generated.

Analyzing generic Entity <io_registers> (Architecture <imp>).
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_MAX_MEM_WIDTH = 8
	C_NUM_BANKS_MEM = 1
Entity <io_registers> analyzed. Unit <io_registers> generated.

Analyzing generic Entity <mux_onehot> (Architecture <imp>).
	C_DW = 2
	C_NB = 1
Entity <mux_onehot> analyzed. Unit <mux_onehot> generated.

Analyzing generic Entity <Wait_States> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1
	C_RD_SLOW_0 = 7
	C_RD_FAST_0 = 3
	C_WR_SLOW_0 = 5
	C_WR_FAST_0 = 5
	C_RD_RECOVERY_0 = 1
	C_WR_RECOVERY_0 = 2
	C_RD_SLOW_1 = 2
	C_RD_FAST_1 = 2
	C_WR_SLOW_1 = 2
	C_WR_FAST_1 = 2
	C_RD_RECOVERY_1 = 0
	C_WR_RECOVERY_1 = 0
	C_RD_SLOW_2 = 2
	C_RD_FAST_2 = 2
	C_WR_SLOW_2 = 2
	C_WR_FAST_2 = 2
	C_RD_RECOVERY_2 = 0
	C_WR_RECOVERY_2 = 0
	C_RD_SLOW_3 = 2
	C_RD_FAST_3 = 2
	C_WR_SLOW_3 = 2
	C_WR_FAST_3 = 2
	C_RD_RECOVERY_3 = 0
	C_WR_RECOVERY_3 = 0
	C_RD_SLOW_4 = 2
	C_RD_FAST_4 = 2
	C_WR_SLOW_4 = 2
	C_WR_FAST_4 = 2
	C_RD_RECOVERY_4 = 0
	C_WR_RECOVERY_4 = 0
	C_RD_SLOW_5 = 2
	C_RD_FAST_5 = 2
	C_WR_SLOW_5 = 2
	C_WR_FAST_5 = 2
	C_RD_RECOVERY_5 = 0
	C_WR_RECOVERY_5 = 0
	C_RD_SLOW_6 = 2
	C_RD_FAST_6 = 2
	C_WR_SLOW_6 = 2
	C_WR_FAST_6 = 2
	C_RD_RECOVERY_6 = 0
	C_WR_RECOVERY_6 = 0
	C_RD_SLOW_7 = 2
	C_RD_FAST_7 = 2
	C_WR_SLOW_7 = 2
	C_WR_FAST_7 = 2
	C_RD_RECOVERY_7 = 0
	C_WR_RECOVERY_7 = 0
Entity <Wait_States> analyzed. Unit <Wait_States> generated.

Analyzing generic Entity <Mem_State_Machine> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 2
	C_INCLUDE_BURST = 0
WARNING:Xst:819 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/mem_state_machine.vhd" line 233: The following signals are missing in the process sensitivity list:
   Two_pipe_delay, Valid_Memory_Access.
INFO:Xst:1304 - Contents of register <read_xfer_next> in unit <Mem_State_Machine> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <Mem_Wrcycle_Done> in unit <Mem_State_Machine> never changes during circuit operation. The register is replaced by logic.
Entity <Mem_State_Machine> analyzed. Unit <Mem_State_Machine> generated.

Analyzing generic Entity <data_path> (Architecture <imp>).
	C_MAX_MEM_WIDTH = 8
	C_MIN_MEM_WIDTH = 8
	C_IPIF_DWIDTH = 32
	C_ADDR_CNTR_WIDTH = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 0
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 332: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 332: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 332: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 332: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 332: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 332: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 332: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 332: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd" line 351: Generating a Black Box for component <FDR>.
Entity <data_path> analyzed. Unit <data_path> generated.

Analyzing generic Entity <select_param> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1
	C_GLOBAL_SYNC_MEM = 0
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_MEM_4 = 0
	C_SYNCH_MEM_5 = 0
	C_SYNCH_MEM_6 = 0
	C_SYNCH_MEM_7 = 0
	C_ACCESS_CNTR_0 = <u>00
	C_ACCESS_CNTR_1 = <u>00
	C_ACCESS_CNTR_2 = <u>00
	C_ACCESS_CNTR_3 = <u>00
	C_ACCESS_CNTR_4 = <u>00
	C_ACCESS_CNTR_5 = <u>00
	C_ACCESS_CNTR_6 = <u>00
	C_ACCESS_CNTR_7 = <u>00
	C_ADDR_CNTR_WIDTH = 2
	C_MEM0_WIDTH = 8
	C_MEM1_WIDTH = 32
	C_MEM2_WIDTH = 32
	C_MEM3_WIDTH = 32
	C_MEM4_WIDTH = 32
	C_MEM5_WIDTH = 32
	C_MEM6_WIDTH = 32
	C_MEM7_WIDTH = 32
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_SYNCH_PIPEDELAY_4 = 2
	C_SYNCH_PIPEDELAY_5 = 2
	C_SYNCH_PIPEDELAY_6 = 2
	C_SYNCH_PIPEDELAY_7 = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_4 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_5 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_6 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_7 = 1
Entity <select_param> analyzed. Unit <select_param> generated.

Analyzing generic Entity <addr_counter_mux> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 2
	C_IPIF_AWIDTH = 32
	C_ADDR_OFFSET = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
Entity <addr_counter_mux> analyzed. Unit <addr_counter_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <addr_counter_mux>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/addr_counter_mux.vhd".
WARNING:Xst:647 - Input <Clk> is never used.
WARNING:Xst:647 - Input <valid_Memory_Access> is never used.
WARNING:Xst:647 - Input <Datawidth_match> is never used.
WARNING:Xst:647 - Input <Rst> is never used.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used.
WARNING:Xst:647 - Input <Addr_cnt_ce> is never used.
WARNING:Xst:647 - Input <Addr_cnt_rst> is never used.
WARNING:Xst:1780 - Signal <addr_suffix> is never used or assigned.
WARNING:Xst:1780 - Signal <Addr_cnt_rst_int> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_i> is never used or assigned.
Unit <addr_counter_mux> synthesized.


Synthesizing Unit <select_param>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/select_param.vhd".
WARNING:Xst:647 - Input <Bus2IP_Mem_CS<0>> is never used.
WARNING:Xst:1780 - Signal <mem_width> is never used or assigned.
WARNING:Xst:1780 - Signal <synch_mem_sig> is never used or assigned.
Unit <select_param> synthesized.


Synthesizing Unit <data_path>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/data_path.vhd".
WARNING:Xst:647 - Input <Datawidth_match> is never used.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used.
WARNING:Xst:647 - Input <Mem_OEN> is never used.
WARNING:Xst:647 - Input <Mem_Wrcycle_Done> is never used.
WARNING:Xst:647 - Input <Bus2IP_BE<1:3>> is never used.
WARNING:Xst:647 - Input <Addr_cnt> is never used.
WARNING:Xst:1780 - Signal <final_read_ce_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_oen_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_oen_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_rdcycle_done_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_rdcycle_done_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <final_read_ce> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <read_ce_reg1> is never used or assigned.
WARNING:Xst:646 - Signal <write_data<8:31>> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cnt_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <final_read_ce_re> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_data_in> is never used or assigned.
WARNING:Xst:1780 - Signal <read_ce_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <read_ce<1:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_readdata_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <final_readce_rst> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_pipe<8:31>> is never used or assigned.
    Found 1-bit register for signal <read_ce<0>>.
    Found 1-bit register for signal <read_ce0_d1>.
    Found 32-bit 4-to-1 multiplexer for signal <write_data>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <data_path> synthesized.


Synthesizing Unit <Mem_State_Machine>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/mem_state_machine.vhd".
WARNING:Xst:646 - Signal <count_wait_1> is assigned but never used.
WARNING:Xst:1780 - Signal <counter_recover> is never used or assigned.
WARNING:Xst:646 - Signal <count_recover_2> is assigned but never used.
WARNING:Xst:646 - Signal <read_xfer_next> is assigned but never used.
WARNING:Xst:1780 - Signal <write_xfer_next> is never used or assigned.
WARNING:Xst:1780 - Signal <write_xfer> is never used or assigned.
WARNING:Xst:1780 - Signal <read_xfer> is never used or assigned.
    Found finite state machine <FSM_0> for signal <current_State>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 40                                             |
    | Inputs             | 15                                             |
    | Outputs            | 13                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | $n0055 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | start_state                                    |
    | Power Up State     | start_state                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Reg_RdAck>.
    Found 1-bit register for signal <Mem_WrAck>.
    Found 1-bit register for signal <Reg_WrAck>.
    Found 1-bit register for signal <Mem_Rdcycle_Done>.
    Found 2-bit comparator equal for signal <$n0056> created at line 305.
    Found 32-bit subtractor for signal <$n0072> created at line 260.
    Found 32-bit subtractor for signal <$n0074>.
    Found 32-bit register for signal <count_recover_current>.
    Found 32-bit register for signal <count_wait_current>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  68 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Mem_State_Machine> synthesized.


Synthesizing Unit <Wait_States>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/wait_states.vhd".
WARNING:Xst:646 - Signal <rec_wait_states> is assigned but never used.
WARNING:Xst:646 - Signal <rw_wait_states> is assigned but never used.
Unit <Wait_States> synthesized.


Synthesizing Unit <mux_onehot>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd".
WARNING:Xst:1780 - Signal <lutout> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout> is never used or assigned.
WARNING:Xst:1780 - Signal <one> is never used or assigned.
WARNING:Xst:1780 - Signal <zero> is never used or assigned.
WARNING:Xst:646 - Signal <sel<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <sel<2:3>> is never used or assigned.
WARNING:Xst:646 - Signal <Dreord<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <Dreord<2:3>> is never used or assigned.
Unit <mux_onehot> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/io_registers.vhd".
WARNING:Xst:647 - Input <Input_datareg_rst> is never used.
    Register <mem_adv_ldn_reg> equivalent to <mem_cken_reg> has been removed
    Register <mem_lbon_reg> equivalent to <mem_cken_reg> has been removed
    Found 32-bit register for signal <mem_a_reg>.
    Found 1-bit register for signal <mem_ben_reg<0>>.
    Found 1-bit register for signal <mem_ce_reg<0>>.
    Found 1-bit register for signal <mem_cen_reg<0>>.
    Found 1-bit register for signal <mem_cken_reg>.
    Found 8-bit register for signal <mem_dq_o_reg>.
    Found 8-bit register for signal <mem_dq_t_reg>.
    Found 1-bit register for signal <mem_oen_reg<0>>.
    Found 1-bit register for signal <mem_oen_reg_d1<0>>.
    Found 1-bit register for signal <mem_qwen_reg<0>>.
    Found 1-bit register for signal <mem_rnw_reg>.
    Found 1-bit register for signal <mem_rpn_reg>.
    Found 1-bit register for signal <mem_wen_reg>.
    Summary:
	inferred  58 D-type flip-flop(s).
Unit <io_registers> synthesized.


Synthesizing Unit <ipif_reset>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif_reset.vhd".
WARNING:Xst:647 - Input <Bus_DBus<0:27>> is never used.
    Found finite state machine <FSM_1> for signal <sw_reset_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk_i (rising_edge)                     |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <$n0013>.
    Found 1-bit register for signal <error_reply>.
    Found 1-bit register for signal <Reg_IP_Reset_RdCE>.
    Found 1-bit register for signal <sm_reset>.
    Found 1-bit register for signal <sm_wrack>.
    Found 1-bit register for signal <strt_sm_reset>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ipif_reset> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A> is never used.
WARNING:Xst:1780 - Signal <lut_out> is never used or assigned.
Unit <pselect_1> synthesized.


Synthesizing Unit <ip2bus_dmux>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ip2bus_dmux.vhd".
Unit <ip2bus_dmux> synthesized.


Synthesizing Unit <ip2bus_srmux>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ip2bus_srmux.vhd".
Unit <ip2bus_srmux> synthesized.


Synthesizing Unit <or_gate_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_0> synthesized.


Synthesizing Unit <or_gate>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate> synthesized.


Synthesizing Unit <pselect_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<10:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<3>> is never used or assigned.
Unit <pselect_0> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<8>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <reset_control>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/reset_control.vhd".
Unit <reset_control> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr<0:29>> is never used.
    Found 16-bit 4-to-1 multiplexer for signal <Wr_Data_Out<0:15>>.
    Found 8-bit 4-to-1 multiplexer for signal <Rd_Data_Out<8:15>>.
    Found 4-bit 4-to-1 multiplexer for signal <BE_Out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0015> created at line 200.
    Summary:
	inferred  29 Multiplexer(s).
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <slave_attachment>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/slave_attachment.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used.
WARNING:Xst:1305 - Output <SA2MA_Error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SA2MA_Retry> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used.
WARNING:Xst:647 - Input <MA2SA_Retry> is never used.
WARNING:Xst:647 - Input <MA2SA_Select> is never used.
WARNING:Xst:647 - Input <Bus_MnGrant> is never used.
WARNING:Xst:647 - Input <OPB_SeqAddr> is never used.
WARNING:Xst:1780 - Signal <opb_burst> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_burst_mstr> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_mstr> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_opb_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <addrcntr_ce_opb> is never used or assigned.
WARNING:Xst:1780 - Signal <sln_dbus_data> is never used or assigned.
WARNING:Xst:1780 - Signal <opb_seqaddr_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_rd_flag> is never used or assigned.
WARNING:Xst:1780 - Signal <addrcntr_ce_mstr_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_dec> is never used or assigned.
WARNING:Xst:1780 - Signal <addrcntr_ce_opb_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_burst_fe> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_burstcntr_ld> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_sel_opb_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <sa2ma_rdrdy_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_opb_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <devicesel_rst> is never used or assigned.
WARNING:Xst:1780 - Signal <sln_rst_mstr> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_sel_mstr_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <valid_decode_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_rd_flag_rst> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_burstcntr_reset> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_mstr_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_sel_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <sob_ctrlsm_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sa2ma_wrack_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_busy> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_rd_re> is never used or assigned.
WARNING:Xst:1780 - Signal <sa2ma_rdrdy_i> is never used or assigned.
WARNING:Xst:1780 - Signal <slv_opbsm_cs> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_burst_opb> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_mstr_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <slv_mstrsm_cs> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_mstr> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_opb_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_sel_vec> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_i> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_select_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_select_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_mstr_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_burst> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_busy_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_sel_mstr> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_burst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <sln_dbus_fifo_notmt> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cntr_clken_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_burst_opb_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <sln_dbus_fifo_rd> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_xferack_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_xferack_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <sa2ma_retry_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <opb_busy_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <slv_opbsm_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <slv_mstrsm_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_sel_i> is never used or assigned.
WARNING:Xst:1780 - Signal <sln_dbus_rst> is never used or assigned.
WARNING:Xst:1780 - Signal <read_buf_data> is never used or assigned.
WARNING:Xst:1780 - Signal <sln_dbus_ce> is never used or assigned.
WARNING:Xst:1780 - Signal <sln_dbus_fifo_wr> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_sel_opb> is never used or assigned.
WARNING:Xst:1780 - Signal <opb_busy_set> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_mstr> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_opb> is never used or assigned.
WARNING:Xst:1780 - Signal <opb_busy_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_rd_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <sln_dbus_fifo_rst> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_opb> is never used or assigned.
WARNING:Xst:1780 - Signal <ma2sa_select_re> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_burst_cnt> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_opb> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_burstcntr_ce> is never used or assigned.
WARNING:Xst:1780 - Signal <devicesel_set> is never used or assigned.
WARNING:Xst:1780 - Signal <sob_ctrlsm_cs> is never used or assigned.
WARNING:Xst:1780 - Signal <opb_busy> is never used or assigned.
WARNING:Xst:1780 - Signal <mstr_burst_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_devicesel_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_sel_vec_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <burst> is never used or assigned.
    Found finite state machine <FSM_2> for signal <sonb_ctrlsm_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <$n0012> created at line 1990.
    Found 1-bit register for signal <bus2ip_rdreq_dec>.
    Found 1-bit register for signal <bus2ip_wrreq_dec>.
    Found 32-bit register for signal <opb_abus_d1>.
    Found 4-bit register for signal <opb_be_d1>.
    Found 32-bit register for signal <opb_dbus_d1>.
    Found 1-bit register for signal <opb_rnw_d1>.
    Found 1-bit register for signal <opb_select_d1>.
    Found 32-bit register for signal <sln_dbus_i>.
    Found 1-bit register for signal <sln_errack_i>.
    Found 1-bit register for signal <sln_retry_i>.
    Found 1-bit register for signal <sln_rst>.
    Found 1-bit register for signal <sln_xferack_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 108 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <slave_attachment> synthesized.


Synthesizing Unit <ip2bus_dmux_blk>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ip2bus_dmux_blk.vhd".
Unit <ip2bus_dmux_blk> synthesized.


Synthesizing Unit <bus2ip_amux>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/bus2ip_amux.vhd".
    Found 32-bit adder for signal <addr_plus1>.
    Found 32-bit register for signal <reg_addr_plus1>.
    Found 32-bit 4-to-1 multiplexer for signal <selected_addr>.
    Found 4-bit 4-to-1 multiplexer for signal <selected_be>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  36 Multiplexer(s).
Unit <bus2ip_amux> synthesized.


Synthesizing Unit <ip2bus_srmux_blk>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ip2bus_srmux_blk.vhd".
Unit <ip2bus_srmux_blk> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/address_decoder.vhd".
    Found 17-bit register for signal <CE_Out_i_reg>.
    Found 10-bit register for signal <CS_Out_i_reg>.
    Found 3-bit register for signal <CS_Size_i_reg>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 17-bit register for signal <RdCE_Out_i_reg>.
    Found 17-bit register for signal <WrCE_Out_i_reg>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <ipif>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <OPB_timeout> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <OPB_MnGrant> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used.
WARNING:Xst:647 - Input <OPB_errAck> is never used.
WARNING:Xst:647 - Input <OPB_xferAck> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2Bus_IntrEvent<1>> is never used.
WARNING:Xst:647 - Input <OPB_retry> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstBE> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstRdReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used.
WARNING:Xst:653 - Signal <CONST_ALL_IP_BYTES_ENABLED> is used but never assigned. Tied to value 1111.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_Error> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstWrReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstBusLock> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_MstBurst> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used.
Unit <ipif> synthesized.


Synthesizing Unit <emc>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v1_10_b/hdl/vhdl/emc.vhd".
WARNING:Xst:1780 - Signal <IP2Bus_WrAck_Out> is never used or assigned.
WARNING:Xst:1780 - Signal <IP2Bus_RdAck_Out> is never used or assigned.
WARNING:Xst:646 - Signal <burst_rdack> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mem_cs> is assigned but never used.
WARNING:Xst:1780 - Signal <ReadReg2_ReadMux> is never used or assigned.
WARNING:Xst:1780 - Signal <reg_Select> is never used or assigned.
WARNING:Xst:646 - Signal <burst_wrack> is assigned but never used.
WARNING:Xst:1780 - Signal <Bus2IP_RNW_d1> is never used or assigned.
    Found 29-bit comparator equal for signal <$n0008> created at line 1555.
    Found 1-bit register for signal <input_datareg_rst>.
    Found 1-bit register for signal <prev_Access_Read>.
    Found 29-bit register for signal <prev_Addr>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <emc> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_a/hdl/vhdl/opb_ipif.vhd".
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_emc>.
    Related source file is "C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/hdl/vhdl/opb_emc.vhd".
WARNING:Xst:653 - Signal <ZERO_DWIDTH> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <Bus2IP_RdCE<1:16>> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_WrCE<1:16>> is assigned but never used.
WARNING:Xst:653 - Signal <ZERO_AWIDTH> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_BE> is used but never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <IP2Bus_errAck> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_CE> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_CS<9>> is assigned but never used.
WARNING:Xst:646 - Signal <memcon_cs_bus_full<1:7>> is assigned but never used.
Unit <opb_emc> synthesized.


Synthesizing Unit <sram_512kx8_flash_2mx8_wrapper>.
    Related source file is "C:/temp/rufino/flashwriter/synthesis/../hdl/sram_512kx8_flash_2mx8_wrapper.vhd".
Unit <sram_512kx8_flash_2mx8_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <FSM_2> on signal <sonb_ctrlsm_cs[1:5]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00001
 ack            | 01000
 set_device_sel | 00010
 set_req        | 00100
 wait_ack       | 10000
----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <sw_reset_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00
 wait_for_bus | 01
 reset_1      | 11
 reset_2      | 10
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_State[1:11]> with one-hot encoding.
-------------------------------
 State          | Encoding
-------------------------------
 start_state    | 00000000001
 assert_we      | 00000100000
 negate_we      | 00010000000
 set_addr       | 00100000000
 delay_one      | 00001000000
 delay_two      | 10000000000
 assert_oe      | 00000001000
 read_recovery  | 00000010000
 write_recovery | 00000000100
 wait_xferack   | 01000000000
 after_xferack  | 00000000010
-------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 3
 32-bit adder                      : 1
 32-bit subtractor                 : 2
# Registers                        : 66
 1-bit register                    : 50
 10-bit register                   : 1
 17-bit register                   : 3
 29-bit register                   : 1
 3-bit register                    : 1
 32-bit register                   : 7
 4-bit register                    : 1
 8-bit register                    : 2
# Comparators                      : 2
 2-bit comparator equal            : 1
 29-bit comparator equal           : 1
# Multiplexers                     : 34
 1-bit 4-to-1 multiplexer          : 31
 32-bit 4-to-1 multiplexer         : 2
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <mem_cken_reg> (without init value) has a constant value of 0 in block <io_registers>.
Register <CE_Out_i_reg_16> equivalent to <CS_Out_i_reg_9> has been removed
Register <CE_Out_i_reg_15> equivalent to <CS_Out_i_reg_8> has been removed
Register <CE_Out_i_reg_14> equivalent to <CS_Out_i_reg_7> has been removed
Register <CE_Out_i_reg_13> equivalent to <CS_Out_i_reg_6> has been removed
Register <CE_Out_i_reg_12> equivalent to <CS_Out_i_reg_5> has been removed
Register <CE_Out_i_reg_11> equivalent to <CS_Out_i_reg_4> has been removed
Register <CE_Out_i_reg_10> equivalent to <CS_Out_i_reg_3> has been removed
Register <CE_Out_i_reg_9> equivalent to <CS_Out_i_reg_2> has been removed
Register <CE_Out_i_reg_8> equivalent to <CS_Out_i_reg_1> has been removed
WARNING:Xst:1291 - FF/Latch <decode_hit_reg> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CE_Out_i_reg_0> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_0> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CE_Out_i_reg_1> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1290 - Hierarchical block <I_OR_CS> is unconnected in block <I_ADDRESS_DECODER>.
   It will be removed from the design.
WARNING:Xst:1291 - FF/Latch <CE_Out_i_reg_2> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_15> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_14> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_13> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_12> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_11> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_10> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CE_Out_i_reg_3> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_9> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_8> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CS_Out_i_reg_9> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CS_Out_i_reg_8> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CS_Out_i_reg_7> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CS_Out_i_reg_6> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CS_Out_i_reg_5> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CS_Out_i_reg_4> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CS_Out_i_reg_3> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CS_Out_i_reg_2> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_15> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_14> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_13> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_12> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_11> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_10> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_9> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_8> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_7> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_6> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_5> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_4> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_3> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_2> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <WrCE_Out_i_reg_1> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_1> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_2> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_3> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_4> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_5> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_6> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <RdCE_Out_i_reg_7> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CE_Out_i_reg_7> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CE_Out_i_reg_6> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CE_Out_i_reg_5> is unconnected in block <I_ADDRESS_DECODER>.
WARNING:Xst:1291 - FF/Latch <CE_Out_i_reg_4> is unconnected in block <I_ADDRESS_DECODER>.
Register <mem_dq_t_reg_0> equivalent to <mem_dq_t_reg_7> has been removed
Register <mem_dq_t_reg_1> equivalent to <mem_dq_t_reg_7> has been removed
Register <mem_dq_t_reg_6> equivalent to <mem_dq_t_reg_7> has been removed
Register <mem_dq_t_reg_5> equivalent to <mem_dq_t_reg_7> has been removed
Register <mem_dq_t_reg_4> equivalent to <mem_dq_t_reg_7> has been removed
Register <mem_dq_t_reg_3> equivalent to <mem_dq_t_reg_7> has been removed
Register <mem_dq_t_reg_2> equivalent to <mem_dq_t_reg_7> has been removed
WARNING:Xst:1293 - FF/Latch  <current_State_FFd1> has a constant value of 0 in block <Mem_State_Machine>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <current_State_FFd5> has a constant value of 0 in block <Mem_State_Machine>.
Register <Mem_WrAck> equivalent to <current_State_FFd4> has been removed
WARNING:Xst:1291 - FF/Latch <count_wait_current_23> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_25> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_31> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_31> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_24> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_29> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_30> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_27> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_28> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_26> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_5> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_6> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_7> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_8> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_9> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_10> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_11> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_12> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_13> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_14> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_15> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_16> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_17> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_18> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_19> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_20> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_21> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_22> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_23> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_24> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_25> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_26> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_27> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_28> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_29> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_recover_current_30> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_5> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_6> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_7> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_8> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_9> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_10> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_11> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_12> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_13> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_14> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_15> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_16> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_17> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_18> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_19> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_20> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_21> is unconnected in block <Mem_State_Machine>.
WARNING:Xst:1291 - FF/Latch <count_wait_current_22> is unconnected in block <Mem_State_Machine>.
Register <sm_reset> equivalent to <sw_reset_state_FFd1> has been removed
Loading device for application Rf_Device from file '3s100e.nph' in environment c:/xilinx71.

Optimizing unit <sram_512kx8_flash_2mx8_wrapper> ...

Optimizing unit <bus2ip_amux> ...

Optimizing unit <or_gate> ...

Optimizing unit <or_gate_0> ...

Optimizing unit <emc> ...

Optimizing unit <ip2bus_dmux> ...

Optimizing unit <Mem_State_Machine> ...

Optimizing unit <IPIF_Steer> ...

Optimizing unit <Wait_States> ...

Optimizing unit <address_decoder> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <io_registers> ...

Optimizing unit <ipif_reset> ...

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_14> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_13> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_12> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_11> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_10> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_9> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_8> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_7> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_6> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_5> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_4> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_3> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_2> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_1> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/current_State_FFd3> has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Size_i_reg_0> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_SLAVE_ATTACHMENT/sln_retry_i> has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_0> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_31> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_30> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_29> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_28> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_27> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_26> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_25> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_24> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_23> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_22> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_21> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_20> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_19> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_18> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_17> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_16> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_BUS2IP_AMUX/reg_addr_plus1_15> (without init value) has a constant value of 0 in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/decode_hit_reg> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_0> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_0> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_1> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_2> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_15> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_14> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_13> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_12> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_11> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_10> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_3> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_9> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_8> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_9> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_8> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_7> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_6> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_5> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_4> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_3> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_2> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_15> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_14> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_13> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_12> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_11> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_10> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_9> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_8> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_7> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_6> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_5> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_4> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_3> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_2> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/WrCE_Out_i_reg_1> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_1> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_2> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_3> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_4> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_5> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_6> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/RdCE_Out_i_reg_7> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_7> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_6> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_5> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
WARNING:Xst:1291 - FF/Latch <sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_4> is unconnected in block <sram_512kx8_flash_2mx8_wrapper>.
Building and optimizing final netlist ...
FlipFlop sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_30 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/sram_512kx8_flash_2mx8_wrapper/sram_512kx8_flash_2mx8_wrapper.ngr
Top Level Output File Name         : ../implementation/sram_512kx8_flash_2mx8_wrapper/sram_512kx8_flash_2mx8_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 176

Macro Statistics :
# Registers                        : 48
#      1-bit register              : 32
#      10-bit register             : 1
#      17-bit register             : 3
#      29-bit register             : 1
#      3-bit register              : 1
#      32-bit register             : 7
#      4-bit register              : 1
#      8-bit register              : 2
# Multiplexers                     : 34
#      1-bit 4-to-1 multiplexer    : 31
#      32-bit 4-to-1 multiplexer   : 2
#      4-bit 4-to-1 multiplexer    : 1
# Adders/Subtractors               : 3
#      32-bit adder                : 1
#      32-bit subtractor           : 2
# Comparators                      : 1
#      29-bit comparator equal     : 1

Cell Usage :
# BELS                             : 280
#      GND                         : 1
#      INV                         : 11
#      LUT1_L                      : 2
#      LUT2                        : 17
#      LUT2_D                      : 4
#      LUT2_L                      : 9
#      LUT3                        : 36
#      LUT3_D                      : 8
#      LUT3_L                      : 7
#      LUT4                        : 30
#      LUT4_D                      : 17
#      LUT4_L                      : 55
#      MUXCY                       : 63
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 241
#      FDC                         : 6
#      FDR                         : 142
#      FDRE                        : 73
#      FDRS                        : 9
#      FDS                         : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                     191  out of    960    19%  
 Number of Slice Flip Flops:           241  out of   1920    12%  
 Number of 4 input LUTs:               185  out of   1920     9%  
 Number of bonded IOBs:                176  out of    108   162% (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OPB_Clk                            | NONE                   | 241   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.482ns (Maximum Frequency: 133.645MHz)
   Minimum input arrival time before clock: 4.069ns
   Maximum output required time after clock: 2.605ns
   Maximum combinational path delay: 0.962ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 7.482ns (frequency: 133.645MHz)
  Total number of paths / destination ports: 1683 / 398
-------------------------------------------------------------------------
Delay:               7.482ns (Levels of Logic = 5)
  Source:            sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_0 (FF)
  Destination:       sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_2 (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_0 to sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             7   0.455   1.271  sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_0 (sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_0)
     LUT1_L:I0->LO         1   0.757   0.000  sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_0_rt (sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_0_rt)
     MUXCY:S->O            1   0.476   0.000  sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/Mem_State_Machine__n0072<0>cy (sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/Mem_State_Machine__n0072<0>_cyo)
     MUXCY:CI->O           1   0.073   0.000  sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/Mem_State_Machine__n0072<1>cy (sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/Mem_State_Machine__n0072<1>_cyo)
     XORCY:CI->O           1   0.974   0.931  sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/Mem_State_Machine__n0072<2>_xor (sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/_n0072<2>)
     LUT4:I1->O            1   0.778   0.801  sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/_n0070<2>_SW0 (N61)
     FDRS:S                    0.967          sram_512kx8_flash_2mx8/I_EMC/MEM_STATE_MACHINE_I/count_wait_current_2
    ----------------------------------------
    Total                      7.482ns (4.479ns logic, 3.003ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 276 / 274
-------------------------------------------------------------------------
Offset:              4.069ns (Levels of Logic = 1)
  Source:            OPB_Rst (PAD)
  Destination:       sram_512kx8_flash_2mx8/I_EMC/IO_REGISTERS_I/mem_dq_o_reg_1 (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_Rst to sram_512kx8_flash_2mx8/I_EMC/IO_REGISTERS_I/mem_dq_o_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           82   0.757   2.140  sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_RESET_CONTROL/I_RESET_CONTROLLER/Reset2IP_Reset1 (sram_512kx8_flash_2mx8/Bus2IP_Reset)
     FDS:S                     0.967          sram_512kx8_flash_2mx8/I_EMC/IO_REGISTERS_I/mem_ben_reg_0
    ----------------------------------------
    Total                      4.069ns (1.929ns logic, 2.140ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 92 / 91
-------------------------------------------------------------------------
Offset:              2.605ns (Levels of Logic = 1)
  Source:            sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_1 (FF)
  Destination:       Sln_toutSup (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_1 to Sln_toutSup
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.455   1.393  sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_1 (sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_ADDRESS_DECODER/CS_Out_i_reg_1)
     LUT2:I0->O            0   0.757   0.000  sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_SLAVE_ATTACHMENT/Sln_toutSup1 (Sln_toutSup)
    ----------------------------------------
    Total                      2.605ns (1.212ns logic, 1.393ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.962ns (Levels of Logic = 1)
  Source:            OPB_select (PAD)
  Destination:       Sln_xferAck (PAD)

  Data Path: OPB_select to Sln_xferAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            0   0.757   0.000  sram_512kx8_flash_2mx8/I_OPB_IPIf/IPIF_I/I_SLAVE_ATTACHMENT/Sln_xferAck1 (Sln_xferAck)
    ----------------------------------------
    Total                      0.962ns (0.962ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 27.87 / 28.14 s | Elapsed : 28.00 / 28.00 s
 
--> 

Total memory usage is 133624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  493 (   0 filtered)
Number of infos    :    4 (   0 filtered)

