// Seed: 3927259220
`timescale 1ps / 1 ps
module module_0;
  always id_0 <= 1'b0;
  logic id_1, id_2;
  logic id_3 = 1, id_4, id_5, id_6, id_7;
  type_12 id_8 (
      .id_0(1),
      .id_1(id_9),
      .id_2(1'b0),
      .id_3(id_7),
      .id_4(id_4),
      .id_5()
  );
endmodule
