{"vcs1":{"timestamp_begin":1684264718.828975731, "rt":1.28, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684264720.197289385, "rt":1.23, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1684264721.502963536, "rt":0.42, "ut":0.20, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264718.174178648}
{"VCS_COMP_START_TIME": 1684264718.174178648}
{"VCS_COMP_END_TIME": 1684264723.468175741}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211968}}
